
ElementalCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012444  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d1c  080125d4  080125d4  000135d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080132f0  080132f0  000150fc  2**0
                  CONTENTS
  4 .ARM          00000008  080132f0  080132f0  000142f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080132f8  080132f8  000150fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080132f8  080132f8  000142f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080132fc  080132fc  000142fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  08013300  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000150fc  2**0
                  CONTENTS
 10 .bss          0000469c  200000fc  200000fc  000150fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004798  20004798  000150fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000150fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025107  00000000  00000000  0001512c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005c18  00000000  00000000  0003a233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002220  00000000  00000000  0003fe50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a68  00000000  00000000  00042070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028e58  00000000  00000000  00043ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002bfcb  00000000  00000000  0006c930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2d5f  00000000  00000000  000988fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017b65a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009a30  00000000  00000000  0017b6a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  001850d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000fc 	.word	0x200000fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080125bc 	.word	0x080125bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000100 	.word	0x20000100
 80001cc:	080125bc 	.word	0x080125bc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__gedf2>:
 800083c:	f04f 3cff 	mov.w	ip, #4294967295
 8000840:	e006      	b.n	8000850 <__cmpdf2+0x4>
 8000842:	bf00      	nop

08000844 <__ledf2>:
 8000844:	f04f 0c01 	mov.w	ip, #1
 8000848:	e002      	b.n	8000850 <__cmpdf2+0x4>
 800084a:	bf00      	nop

0800084c <__cmpdf2>:
 800084c:	f04f 0c01 	mov.w	ip, #1
 8000850:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000866:	d01b      	beq.n	80008a0 <__cmpdf2+0x54>
 8000868:	b001      	add	sp, #4
 800086a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800086e:	bf0c      	ite	eq
 8000870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000874:	ea91 0f03 	teqne	r1, r3
 8000878:	bf02      	ittt	eq
 800087a:	ea90 0f02 	teqeq	r0, r2
 800087e:	2000      	moveq	r0, #0
 8000880:	4770      	bxeq	lr
 8000882:	f110 0f00 	cmn.w	r0, #0
 8000886:	ea91 0f03 	teq	r1, r3
 800088a:	bf58      	it	pl
 800088c:	4299      	cmppl	r1, r3
 800088e:	bf08      	it	eq
 8000890:	4290      	cmpeq	r0, r2
 8000892:	bf2c      	ite	cs
 8000894:	17d8      	asrcs	r0, r3, #31
 8000896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800089a:	f040 0001 	orr.w	r0, r0, #1
 800089e:	4770      	bx	lr
 80008a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a8:	d102      	bne.n	80008b0 <__cmpdf2+0x64>
 80008aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ae:	d107      	bne.n	80008c0 <__cmpdf2+0x74>
 80008b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d1d6      	bne.n	8000868 <__cmpdf2+0x1c>
 80008ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008be:	d0d3      	beq.n	8000868 <__cmpdf2+0x1c>
 80008c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop

080008c8 <__aeabi_cdrcmple>:
 80008c8:	4684      	mov	ip, r0
 80008ca:	4610      	mov	r0, r2
 80008cc:	4662      	mov	r2, ip
 80008ce:	468c      	mov	ip, r1
 80008d0:	4619      	mov	r1, r3
 80008d2:	4663      	mov	r3, ip
 80008d4:	e000      	b.n	80008d8 <__aeabi_cdcmpeq>
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdcmpeq>:
 80008d8:	b501      	push	{r0, lr}
 80008da:	f7ff ffb7 	bl	800084c <__cmpdf2>
 80008de:	2800      	cmp	r0, #0
 80008e0:	bf48      	it	mi
 80008e2:	f110 0f00 	cmnmi.w	r0, #0
 80008e6:	bd01      	pop	{r0, pc}

080008e8 <__aeabi_dcmpeq>:
 80008e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008ec:	f7ff fff4 	bl	80008d8 <__aeabi_cdcmpeq>
 80008f0:	bf0c      	ite	eq
 80008f2:	2001      	moveq	r0, #1
 80008f4:	2000      	movne	r0, #0
 80008f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fa:	bf00      	nop

080008fc <__aeabi_dcmplt>:
 80008fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000900:	f7ff ffea 	bl	80008d8 <__aeabi_cdcmpeq>
 8000904:	bf34      	ite	cc
 8000906:	2001      	movcc	r0, #1
 8000908:	2000      	movcs	r0, #0
 800090a:	f85d fb08 	ldr.w	pc, [sp], #8
 800090e:	bf00      	nop

08000910 <__aeabi_dcmple>:
 8000910:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000914:	f7ff ffe0 	bl	80008d8 <__aeabi_cdcmpeq>
 8000918:	bf94      	ite	ls
 800091a:	2001      	movls	r0, #1
 800091c:	2000      	movhi	r0, #0
 800091e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000922:	bf00      	nop

08000924 <__aeabi_dcmpge>:
 8000924:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000928:	f7ff ffce 	bl	80008c8 <__aeabi_cdrcmple>
 800092c:	bf94      	ite	ls
 800092e:	2001      	movls	r0, #1
 8000930:	2000      	movhi	r0, #0
 8000932:	f85d fb08 	ldr.w	pc, [sp], #8
 8000936:	bf00      	nop

08000938 <__aeabi_dcmpgt>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff ffc4 	bl	80008c8 <__aeabi_cdrcmple>
 8000940:	bf34      	ite	cc
 8000942:	2001      	movcc	r0, #1
 8000944:	2000      	movcs	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_uldivmod>:
 800094c:	b953      	cbnz	r3, 8000964 <__aeabi_uldivmod+0x18>
 800094e:	b94a      	cbnz	r2, 8000964 <__aeabi_uldivmod+0x18>
 8000950:	2900      	cmp	r1, #0
 8000952:	bf08      	it	eq
 8000954:	2800      	cmpeq	r0, #0
 8000956:	bf1c      	itt	ne
 8000958:	f04f 31ff 	movne.w	r1, #4294967295
 800095c:	f04f 30ff 	movne.w	r0, #4294967295
 8000960:	f000 b988 	b.w	8000c74 <__aeabi_idiv0>
 8000964:	f1ad 0c08 	sub.w	ip, sp, #8
 8000968:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800096c:	f000 f806 	bl	800097c <__udivmoddi4>
 8000970:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000974:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000978:	b004      	add	sp, #16
 800097a:	4770      	bx	lr

0800097c <__udivmoddi4>:
 800097c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000980:	9d08      	ldr	r5, [sp, #32]
 8000982:	468e      	mov	lr, r1
 8000984:	4604      	mov	r4, r0
 8000986:	4688      	mov	r8, r1
 8000988:	2b00      	cmp	r3, #0
 800098a:	d14a      	bne.n	8000a22 <__udivmoddi4+0xa6>
 800098c:	428a      	cmp	r2, r1
 800098e:	4617      	mov	r7, r2
 8000990:	d962      	bls.n	8000a58 <__udivmoddi4+0xdc>
 8000992:	fab2 f682 	clz	r6, r2
 8000996:	b14e      	cbz	r6, 80009ac <__udivmoddi4+0x30>
 8000998:	f1c6 0320 	rsb	r3, r6, #32
 800099c:	fa01 f806 	lsl.w	r8, r1, r6
 80009a0:	fa20 f303 	lsr.w	r3, r0, r3
 80009a4:	40b7      	lsls	r7, r6
 80009a6:	ea43 0808 	orr.w	r8, r3, r8
 80009aa:	40b4      	lsls	r4, r6
 80009ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009b0:	fa1f fc87 	uxth.w	ip, r7
 80009b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80009b8:	0c23      	lsrs	r3, r4, #16
 80009ba:	fb0e 8811 	mls	r8, lr, r1, r8
 80009be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009c2:	fb01 f20c 	mul.w	r2, r1, ip
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0x62>
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	f101 30ff 	add.w	r0, r1, #4294967295
 80009d0:	f080 80ea 	bcs.w	8000ba8 <__udivmoddi4+0x22c>
 80009d4:	429a      	cmp	r2, r3
 80009d6:	f240 80e7 	bls.w	8000ba8 <__udivmoddi4+0x22c>
 80009da:	3902      	subs	r1, #2
 80009dc:	443b      	add	r3, r7
 80009de:	1a9a      	subs	r2, r3, r2
 80009e0:	b2a3      	uxth	r3, r4
 80009e2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009e6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009ee:	fb00 fc0c 	mul.w	ip, r0, ip
 80009f2:	459c      	cmp	ip, r3
 80009f4:	d909      	bls.n	8000a0a <__udivmoddi4+0x8e>
 80009f6:	18fb      	adds	r3, r7, r3
 80009f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009fc:	f080 80d6 	bcs.w	8000bac <__udivmoddi4+0x230>
 8000a00:	459c      	cmp	ip, r3
 8000a02:	f240 80d3 	bls.w	8000bac <__udivmoddi4+0x230>
 8000a06:	443b      	add	r3, r7
 8000a08:	3802      	subs	r0, #2
 8000a0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a0e:	eba3 030c 	sub.w	r3, r3, ip
 8000a12:	2100      	movs	r1, #0
 8000a14:	b11d      	cbz	r5, 8000a1e <__udivmoddi4+0xa2>
 8000a16:	40f3      	lsrs	r3, r6
 8000a18:	2200      	movs	r2, #0
 8000a1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d905      	bls.n	8000a32 <__udivmoddi4+0xb6>
 8000a26:	b10d      	cbz	r5, 8000a2c <__udivmoddi4+0xb0>
 8000a28:	e9c5 0100 	strd	r0, r1, [r5]
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4608      	mov	r0, r1
 8000a30:	e7f5      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a32:	fab3 f183 	clz	r1, r3
 8000a36:	2900      	cmp	r1, #0
 8000a38:	d146      	bne.n	8000ac8 <__udivmoddi4+0x14c>
 8000a3a:	4573      	cmp	r3, lr
 8000a3c:	d302      	bcc.n	8000a44 <__udivmoddi4+0xc8>
 8000a3e:	4282      	cmp	r2, r0
 8000a40:	f200 8105 	bhi.w	8000c4e <__udivmoddi4+0x2d2>
 8000a44:	1a84      	subs	r4, r0, r2
 8000a46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	4690      	mov	r8, r2
 8000a4e:	2d00      	cmp	r5, #0
 8000a50:	d0e5      	beq.n	8000a1e <__udivmoddi4+0xa2>
 8000a52:	e9c5 4800 	strd	r4, r8, [r5]
 8000a56:	e7e2      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a58:	2a00      	cmp	r2, #0
 8000a5a:	f000 8090 	beq.w	8000b7e <__udivmoddi4+0x202>
 8000a5e:	fab2 f682 	clz	r6, r2
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	f040 80a4 	bne.w	8000bb0 <__udivmoddi4+0x234>
 8000a68:	1a8a      	subs	r2, r1, r2
 8000a6a:	0c03      	lsrs	r3, r0, #16
 8000a6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a70:	b280      	uxth	r0, r0
 8000a72:	b2bc      	uxth	r4, r7
 8000a74:	2101      	movs	r1, #1
 8000a76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a82:	fb04 f20c 	mul.w	r2, r4, ip
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d907      	bls.n	8000a9a <__udivmoddi4+0x11e>
 8000a8a:	18fb      	adds	r3, r7, r3
 8000a8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a90:	d202      	bcs.n	8000a98 <__udivmoddi4+0x11c>
 8000a92:	429a      	cmp	r2, r3
 8000a94:	f200 80e0 	bhi.w	8000c58 <__udivmoddi4+0x2dc>
 8000a98:	46c4      	mov	ip, r8
 8000a9a:	1a9b      	subs	r3, r3, r2
 8000a9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000aa0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000aa4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000aa8:	fb02 f404 	mul.w	r4, r2, r4
 8000aac:	429c      	cmp	r4, r3
 8000aae:	d907      	bls.n	8000ac0 <__udivmoddi4+0x144>
 8000ab0:	18fb      	adds	r3, r7, r3
 8000ab2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ab6:	d202      	bcs.n	8000abe <__udivmoddi4+0x142>
 8000ab8:	429c      	cmp	r4, r3
 8000aba:	f200 80ca 	bhi.w	8000c52 <__udivmoddi4+0x2d6>
 8000abe:	4602      	mov	r2, r0
 8000ac0:	1b1b      	subs	r3, r3, r4
 8000ac2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ac6:	e7a5      	b.n	8000a14 <__udivmoddi4+0x98>
 8000ac8:	f1c1 0620 	rsb	r6, r1, #32
 8000acc:	408b      	lsls	r3, r1
 8000ace:	fa22 f706 	lsr.w	r7, r2, r6
 8000ad2:	431f      	orrs	r7, r3
 8000ad4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ad8:	fa20 f306 	lsr.w	r3, r0, r6
 8000adc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ae0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ae4:	4323      	orrs	r3, r4
 8000ae6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aea:	fa1f fc87 	uxth.w	ip, r7
 8000aee:	fbbe f0f9 	udiv	r0, lr, r9
 8000af2:	0c1c      	lsrs	r4, r3, #16
 8000af4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000af8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000afc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b00:	45a6      	cmp	lr, r4
 8000b02:	fa02 f201 	lsl.w	r2, r2, r1
 8000b06:	d909      	bls.n	8000b1c <__udivmoddi4+0x1a0>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b0e:	f080 809c 	bcs.w	8000c4a <__udivmoddi4+0x2ce>
 8000b12:	45a6      	cmp	lr, r4
 8000b14:	f240 8099 	bls.w	8000c4a <__udivmoddi4+0x2ce>
 8000b18:	3802      	subs	r0, #2
 8000b1a:	443c      	add	r4, r7
 8000b1c:	eba4 040e 	sub.w	r4, r4, lr
 8000b20:	fa1f fe83 	uxth.w	lr, r3
 8000b24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b28:	fb09 4413 	mls	r4, r9, r3, r4
 8000b2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b34:	45a4      	cmp	ip, r4
 8000b36:	d908      	bls.n	8000b4a <__udivmoddi4+0x1ce>
 8000b38:	193c      	adds	r4, r7, r4
 8000b3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b3e:	f080 8082 	bcs.w	8000c46 <__udivmoddi4+0x2ca>
 8000b42:	45a4      	cmp	ip, r4
 8000b44:	d97f      	bls.n	8000c46 <__udivmoddi4+0x2ca>
 8000b46:	3b02      	subs	r3, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b4e:	eba4 040c 	sub.w	r4, r4, ip
 8000b52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b56:	4564      	cmp	r4, ip
 8000b58:	4673      	mov	r3, lr
 8000b5a:	46e1      	mov	r9, ip
 8000b5c:	d362      	bcc.n	8000c24 <__udivmoddi4+0x2a8>
 8000b5e:	d05f      	beq.n	8000c20 <__udivmoddi4+0x2a4>
 8000b60:	b15d      	cbz	r5, 8000b7a <__udivmoddi4+0x1fe>
 8000b62:	ebb8 0203 	subs.w	r2, r8, r3
 8000b66:	eb64 0409 	sbc.w	r4, r4, r9
 8000b6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b72:	431e      	orrs	r6, r3
 8000b74:	40cc      	lsrs	r4, r1
 8000b76:	e9c5 6400 	strd	r6, r4, [r5]
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	e74f      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000b7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b82:	0c01      	lsrs	r1, r0, #16
 8000b84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b88:	b280      	uxth	r0, r0
 8000b8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b8e:	463b      	mov	r3, r7
 8000b90:	4638      	mov	r0, r7
 8000b92:	463c      	mov	r4, r7
 8000b94:	46b8      	mov	r8, r7
 8000b96:	46be      	mov	lr, r7
 8000b98:	2620      	movs	r6, #32
 8000b9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ba2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ba6:	e766      	b.n	8000a76 <__udivmoddi4+0xfa>
 8000ba8:	4601      	mov	r1, r0
 8000baa:	e718      	b.n	80009de <__udivmoddi4+0x62>
 8000bac:	4610      	mov	r0, r2
 8000bae:	e72c      	b.n	8000a0a <__udivmoddi4+0x8e>
 8000bb0:	f1c6 0220 	rsb	r2, r6, #32
 8000bb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000bb8:	40b7      	lsls	r7, r6
 8000bba:	40b1      	lsls	r1, r6
 8000bbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000bc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000bca:	b2bc      	uxth	r4, r7
 8000bcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000bd0:	0c11      	lsrs	r1, r2, #16
 8000bd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bd6:	fb08 f904 	mul.w	r9, r8, r4
 8000bda:	40b0      	lsls	r0, r6
 8000bdc:	4589      	cmp	r9, r1
 8000bde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000be2:	b280      	uxth	r0, r0
 8000be4:	d93e      	bls.n	8000c64 <__udivmoddi4+0x2e8>
 8000be6:	1879      	adds	r1, r7, r1
 8000be8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bec:	d201      	bcs.n	8000bf2 <__udivmoddi4+0x276>
 8000bee:	4589      	cmp	r9, r1
 8000bf0:	d81f      	bhi.n	8000c32 <__udivmoddi4+0x2b6>
 8000bf2:	eba1 0109 	sub.w	r1, r1, r9
 8000bf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bfa:	fb09 f804 	mul.w	r8, r9, r4
 8000bfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c02:	b292      	uxth	r2, r2
 8000c04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c08:	4542      	cmp	r2, r8
 8000c0a:	d229      	bcs.n	8000c60 <__udivmoddi4+0x2e4>
 8000c0c:	18ba      	adds	r2, r7, r2
 8000c0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c12:	d2c4      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c14:	4542      	cmp	r2, r8
 8000c16:	d2c2      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c18:	f1a9 0102 	sub.w	r1, r9, #2
 8000c1c:	443a      	add	r2, r7
 8000c1e:	e7be      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c20:	45f0      	cmp	r8, lr
 8000c22:	d29d      	bcs.n	8000b60 <__udivmoddi4+0x1e4>
 8000c24:	ebbe 0302 	subs.w	r3, lr, r2
 8000c28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c2c:	3801      	subs	r0, #1
 8000c2e:	46e1      	mov	r9, ip
 8000c30:	e796      	b.n	8000b60 <__udivmoddi4+0x1e4>
 8000c32:	eba7 0909 	sub.w	r9, r7, r9
 8000c36:	4449      	add	r1, r9
 8000c38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c40:	fb09 f804 	mul.w	r8, r9, r4
 8000c44:	e7db      	b.n	8000bfe <__udivmoddi4+0x282>
 8000c46:	4673      	mov	r3, lr
 8000c48:	e77f      	b.n	8000b4a <__udivmoddi4+0x1ce>
 8000c4a:	4650      	mov	r0, sl
 8000c4c:	e766      	b.n	8000b1c <__udivmoddi4+0x1a0>
 8000c4e:	4608      	mov	r0, r1
 8000c50:	e6fd      	b.n	8000a4e <__udivmoddi4+0xd2>
 8000c52:	443b      	add	r3, r7
 8000c54:	3a02      	subs	r2, #2
 8000c56:	e733      	b.n	8000ac0 <__udivmoddi4+0x144>
 8000c58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c5c:	443b      	add	r3, r7
 8000c5e:	e71c      	b.n	8000a9a <__udivmoddi4+0x11e>
 8000c60:	4649      	mov	r1, r9
 8000c62:	e79c      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c64:	eba1 0109 	sub.w	r1, r1, r9
 8000c68:	46c4      	mov	ip, r8
 8000c6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c6e:	fb09 f804 	mul.w	r8, r9, r4
 8000c72:	e7c4      	b.n	8000bfe <__udivmoddi4+0x282>

08000c74 <__aeabi_idiv0>:
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <ILI9488_Select>:
#include "ff.h"      // Funções principais do FatFs (f_open, f_read, etc.)
#include "fatfs.h"   // Para definições do FatFs (opcional se ff.h já incluir)
#include <stdlib.h>

// Funções estáticas (privadas para este arquivo)
static void ILI9488_Select() {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2110      	movs	r1, #16
 8000c80:	4802      	ldr	r0, [pc, #8]	@ (8000c8c <ILI9488_Select+0x14>)
 8000c82:	f003 fe1f 	bl	80048c4 <HAL_GPIO_WritePin>
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40020000 	.word	0x40020000

08000c90 <ILI9488_Unselect>:

void ILI9488_Unselect() {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	2110      	movs	r1, #16
 8000c98:	4802      	ldr	r0, [pc, #8]	@ (8000ca4 <ILI9488_Unselect+0x14>)
 8000c9a:	f003 fe13 	bl	80048c4 <HAL_GPIO_WritePin>
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40020000 	.word	0x40020000

08000ca8 <ILI9488_Reset>:

static void ILI9488_Reset() {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2101      	movs	r1, #1
 8000cb0:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cb2:	f003 fe07 	bl	80048c4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000cb6:	2032      	movs	r0, #50	@ 0x32
 8000cb8:	f002 fd9a 	bl	80037f0 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	4803      	ldr	r0, [pc, #12]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cc2:	f003 fdff 	bl	80048c4 <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8000cc6:	2078      	movs	r0, #120	@ 0x78
 8000cc8:	f002 fd92 	bl	80037f0 <HAL_Delay>
}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40020400 	.word	0x40020400

08000cd4 <ILI9488_WriteCommand>:

static void ILI9488_WriteCommand(uint8_t cmd) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	4807      	ldr	r0, [pc, #28]	@ (8000d00 <ILI9488_WriteCommand+0x2c>)
 8000ce4:	f003 fdee 	bl	80048c4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000ce8:	1df9      	adds	r1, r7, #7
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4804      	ldr	r0, [pc, #16]	@ (8000d04 <ILI9488_WriteCommand+0x30>)
 8000cf2:	f008 fba6 	bl	8009442 <HAL_SPI_Transmit>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40020400 	.word	0x40020400
 8000d04:	20000444 	.word	0x20000444

08000d08 <ILI9488_WriteData>:

static void ILI9488_WriteData(uint8_t* buff, size_t buff_size) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	2102      	movs	r1, #2
 8000d16:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <ILI9488_WriteData+0x2c>)
 8000d18:	f003 fdd4 	bl	80048c4 <HAL_GPIO_WritePin>
    // Não otimizar para chunks pequenos como 1 ou 3 bytes
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	f04f 33ff 	mov.w	r3, #4294967295
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	4804      	ldr	r0, [pc, #16]	@ (8000d38 <ILI9488_WriteData+0x30>)
 8000d28:	f008 fb8b 	bl	8009442 <HAL_SPI_Transmit>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40020400 	.word	0x40020400
 8000d38:	20000444 	.word	0x20000444

08000d3c <ILI9488_WriteSmallData>:

static void ILI9488_WriteSmallData(uint8_t data) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2102      	movs	r1, #2
 8000d4a:	4807      	ldr	r0, [pc, #28]	@ (8000d68 <ILI9488_WriteSmallData+0x2c>)
 8000d4c:	f003 fdba 	bl	80048c4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8000d50:	1df9      	adds	r1, r7, #7
 8000d52:	f04f 33ff 	mov.w	r3, #4294967295
 8000d56:	2201      	movs	r2, #1
 8000d58:	4804      	ldr	r0, [pc, #16]	@ (8000d6c <ILI9488_WriteSmallData+0x30>)
 8000d5a:	f008 fb72 	bl	8009442 <HAL_SPI_Transmit>
}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40020400 	.word	0x40020400
 8000d6c:	20000444 	.word	0x20000444

08000d70 <ILI9488_SetAddressWindow>:


static void ILI9488_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000d70:	b590      	push	{r4, r7, lr}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4604      	mov	r4, r0
 8000d78:	4608      	mov	r0, r1
 8000d7a:	4611      	mov	r1, r2
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4623      	mov	r3, r4
 8000d80:	80fb      	strh	r3, [r7, #6]
 8000d82:	4603      	mov	r3, r0
 8000d84:	80bb      	strh	r3, [r7, #4]
 8000d86:	460b      	mov	r3, r1
 8000d88:	807b      	strh	r3, [r7, #2]
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	803b      	strh	r3, [r7, #0]
    // Column Address Set
    ILI9488_WriteCommand(0x2A);
 8000d8e:	202a      	movs	r0, #42	@ 0x2a
 8000d90:	f7ff ffa0 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000d94:	88fb      	ldrh	r3, [r7, #6]
 8000d96:	0a1b      	lsrs	r3, r3, #8
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	733b      	strb	r3, [r7, #12]
 8000d9e:	88fb      	ldrh	r3, [r7, #6]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	737b      	strb	r3, [r7, #13]
 8000da4:	887b      	ldrh	r3, [r7, #2]
 8000da6:	0a1b      	lsrs	r3, r3, #8
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	73bb      	strb	r3, [r7, #14]
 8000dae:	887b      	ldrh	r3, [r7, #2]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	73fb      	strb	r3, [r7, #15]
        ILI9488_WriteData(data, sizeof(data));
 8000db4:	f107 030c 	add.w	r3, r7, #12
 8000db8:	2104      	movs	r1, #4
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff ffa4 	bl	8000d08 <ILI9488_WriteData>
    }
    // Page Address Set
    ILI9488_WriteCommand(0x2B);
 8000dc0:	202b      	movs	r0, #43	@ 0x2b
 8000dc2:	f7ff ff87 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8000dc6:	88bb      	ldrh	r3, [r7, #4]
 8000dc8:	0a1b      	lsrs	r3, r3, #8
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	723b      	strb	r3, [r7, #8]
 8000dd0:	88bb      	ldrh	r3, [r7, #4]
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	727b      	strb	r3, [r7, #9]
 8000dd6:	883b      	ldrh	r3, [r7, #0]
 8000dd8:	0a1b      	lsrs	r3, r3, #8
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	72bb      	strb	r3, [r7, #10]
 8000de0:	883b      	ldrh	r3, [r7, #0]
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	72fb      	strb	r3, [r7, #11]
        ILI9488_WriteData(data, sizeof(data));
 8000de6:	f107 0308 	add.w	r3, r7, #8
 8000dea:	2104      	movs	r1, #4
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ff8b 	bl	8000d08 <ILI9488_WriteData>
    }
    // Memory Write
    ILI9488_WriteCommand(0x2C);
 8000df2:	202c      	movs	r0, #44	@ 0x2c
 8000df4:	f7ff ff6e 	bl	8000cd4 <ILI9488_WriteCommand>
}
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd90      	pop	{r4, r7, pc}

08000e00 <ILI9488_Init>:

void ILI9488_Init() {
 8000e00:	b590      	push	{r4, r7, lr}
 8000e02:	b095      	sub	sp, #84	@ 0x54
 8000e04:	af00      	add	r7, sp, #0
    ILI9488_Select();
 8000e06:	f7ff ff37 	bl	8000c78 <ILI9488_Select>
    ILI9488_Reset();
 8000e0a:	f7ff ff4d 	bl	8000ca8 <ILI9488_Reset>

    ILI9488_WriteCommand(0xE0); // Positive Gamma Control
 8000e0e:	20e0      	movs	r0, #224	@ 0xe0
 8000e10:	f7ff ff60 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x03, 0x09, 0x08, 0x16, 0x0A, 0x3F, 0x78, 0x4C, 0x09, 0x0A, 0x08, 0x16, 0x1A, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e14:	4b5b      	ldr	r3, [pc, #364]	@ (8000f84 <ILI9488_Init+0x184>)
 8000e16:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000e1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e1c:	c407      	stmia	r4!, {r0, r1, r2}
 8000e1e:	8023      	strh	r3, [r4, #0]
 8000e20:	3402      	adds	r4, #2
 8000e22:	0c1b      	lsrs	r3, r3, #16
 8000e24:	7023      	strb	r3, [r4, #0]
 8000e26:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e2a:	210f      	movs	r1, #15
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff ff6b 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE1); // Negative Gamma Control
 8000e32:	20e1      	movs	r0, #225	@ 0xe1
 8000e34:	f7ff ff4e 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x16, 0x19, 0x03, 0x0F, 0x05, 0x32, 0x45, 0x46, 0x04, 0x0E, 0x0D, 0x35, 0x37, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e38:	4b53      	ldr	r3, [pc, #332]	@ (8000f88 <ILI9488_Init+0x188>)
 8000e3a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000e3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e40:	c407      	stmia	r4!, {r0, r1, r2}
 8000e42:	8023      	strh	r3, [r4, #0]
 8000e44:	3402      	adds	r4, #2
 8000e46:	0c1b      	lsrs	r3, r3, #16
 8000e48:	7023      	strb	r3, [r4, #0]
 8000e4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e4e:	210f      	movs	r1, #15
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff59 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC0); // Power Control 1
 8000e56:	20c0      	movs	r0, #192	@ 0xc0
 8000e58:	f7ff ff3c 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x17, 0x15}; ILI9488_WriteData(data, sizeof(data)); }
 8000e5c:	f241 5317 	movw	r3, #5399	@ 0x1517
 8000e60:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000e62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e66:	2102      	movs	r1, #2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff ff4d 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC1); // Power Control 2
 8000e6e:	20c1      	movs	r0, #193	@ 0xc1
 8000e70:	f7ff ff30 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x41}; ILI9488_WriteData(data, sizeof(data)); }
 8000e74:	2341      	movs	r3, #65	@ 0x41
 8000e76:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000e7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e7e:	2101      	movs	r1, #1
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff ff41 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC5); // VCOM Control
 8000e86:	20c5      	movs	r0, #197	@ 0xc5
 8000e88:	f7ff ff24 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x12, 0x80}; ILI9488_WriteData(data, sizeof(data)); }
 8000e8c:	4a3f      	ldr	r2, [pc, #252]	@ (8000f8c <ILI9488_Init+0x18c>)
 8000e8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e92:	6812      	ldr	r2, [r2, #0]
 8000e94:	4611      	mov	r1, r2
 8000e96:	8019      	strh	r1, [r3, #0]
 8000e98:	3302      	adds	r3, #2
 8000e9a:	0c12      	lsrs	r2, r2, #16
 8000e9c:	701a      	strb	r2, [r3, #0]
 8000e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea2:	2103      	movs	r1, #3
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff2f 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0x36); // Memory Access Control
 8000eaa:	2036      	movs	r0, #54	@ 0x36
 8000eac:	f7ff ff12 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {ILI9488_ROTATION}; ILI9488_WriteData(data, sizeof(data)); }
 8000eb0:	2328      	movs	r3, #40	@ 0x28
 8000eb2:	f887 3020 	strb.w	r3, [r7, #32]
 8000eb6:	f107 0320 	add.w	r3, r7, #32
 8000eba:	2101      	movs	r1, #1
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff ff23 	bl	8000d08 <ILI9488_WriteData>
    
    // ============ MUDANÇA IMPORTANTE ANTERIOR ============
    ILI9488_WriteCommand(0x3A); // Interface Pixel Format
 8000ec2:	203a      	movs	r0, #58	@ 0x3a
 8000ec4:	f7ff ff06 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x66}; ILI9488_WriteSmallData(data[0]); } // 0x66 para 18 bits/pixel
 8000ec8:	2366      	movs	r3, #102	@ 0x66
 8000eca:	773b      	strb	r3, [r7, #28]
 8000ecc:	7f3b      	ldrb	r3, [r7, #28]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff ff34 	bl	8000d3c <ILI9488_WriteSmallData>

    ILI9488_WriteCommand(0xB0); // Interface Mode Control
 8000ed4:	20b0      	movs	r0, #176	@ 0xb0
 8000ed6:	f7ff fefd 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000eda:	2300      	movs	r3, #0
 8000edc:	763b      	strb	r3, [r7, #24]
 8000ede:	f107 0318 	add.w	r3, r7, #24
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff0f 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB1); // Frame Rate Control
 8000eea:	20b1      	movs	r0, #177	@ 0xb1
 8000eec:	f7ff fef2 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xB0, 0x11}; ILI9488_WriteData(data, sizeof(data)); }
 8000ef0:	f241 13b0 	movw	r3, #4528	@ 0x11b0
 8000ef4:	82bb      	strh	r3, [r7, #20]
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	2102      	movs	r1, #2
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ff03 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB4); // Display Inversion Control
 8000f02:	20b4      	movs	r0, #180	@ 0xb4
 8000f04:	f7ff fee6 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02}; ILI9488_WriteData(data, sizeof(data)); }
 8000f08:	2302      	movs	r3, #2
 8000f0a:	743b      	strb	r3, [r7, #16]
 8000f0c:	f107 0310 	add.w	r3, r7, #16
 8000f10:	2101      	movs	r1, #1
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fef8 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB6); // Display Function Control
 8000f18:	20b6      	movs	r0, #182	@ 0xb6
 8000f1a:	f7ff fedb 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02, 0x02, 0x3B}; ILI9488_WriteData(data, sizeof(data)); }
 8000f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8000f90 <ILI9488_Init+0x190>)
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	6812      	ldr	r2, [r2, #0]
 8000f26:	4611      	mov	r1, r2
 8000f28:	8019      	strh	r1, [r3, #0]
 8000f2a:	3302      	adds	r3, #2
 8000f2c:	0c12      	lsrs	r2, r2, #16
 8000f2e:	701a      	strb	r2, [r3, #0]
 8000f30:	f107 030c 	add.w	r3, r7, #12
 8000f34:	2103      	movs	r1, #3
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff fee6 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE9); // Set Image Function
 8000f3c:	20e9      	movs	r0, #233	@ 0xe9
 8000f3e:	f7ff fec9 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000f42:	2300      	movs	r3, #0
 8000f44:	723b      	strb	r3, [r7, #8]
 8000f46:	f107 0308 	add.w	r3, r7, #8
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fedb 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xF7); // Adjust Control 3
 8000f52:	20f7      	movs	r0, #247	@ 0xf7
 8000f54:	f7ff febe 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xA9, 0x51, 0x2C, 0x82}; ILI9488_WriteData(data, sizeof(data)); }
 8000f58:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <ILI9488_Init+0x194>)
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	1d3b      	adds	r3, r7, #4
 8000f5e:	2104      	movs	r1, #4
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff fed1 	bl	8000d08 <ILI9488_WriteData>
    
    ILI9488_WriteCommand(0x11); // Sleep Out
 8000f66:	2011      	movs	r0, #17
 8000f68:	f7ff feb4 	bl	8000cd4 <ILI9488_WriteCommand>
    HAL_Delay(120);
 8000f6c:	2078      	movs	r0, #120	@ 0x78
 8000f6e:	f002 fc3f 	bl	80037f0 <HAL_Delay>
    ILI9488_WriteCommand(0x29); // Display ON
 8000f72:	2029      	movs	r0, #41	@ 0x29
 8000f74:	f7ff feae 	bl	8000cd4 <ILI9488_WriteCommand>
    ILI9488_Unselect();
 8000f78:	f7ff fe8a 	bl	8000c90 <ILI9488_Unselect>
}
 8000f7c:	bf00      	nop
 8000f7e:	3754      	adds	r7, #84	@ 0x54
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd90      	pop	{r4, r7, pc}
 8000f84:	080125d4 	.word	0x080125d4
 8000f88:	080125e4 	.word	0x080125e4
 8000f8c:	080125f4 	.word	0x080125f4
 8000f90:	080125f8 	.word	0x080125f8
 8000f94:	822c51a9 	.word	0x822c51a9

08000f98 <ILI9488_WriteChar>:
    
    ILI9488_Unselect();
}

// ============== NOVA FUNÇÃO DE ESCRITA DE CARACTERE (3 BYTES) ==============
static void ILI9488_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000f98:	b082      	sub	sp, #8
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b08a      	sub	sp, #40	@ 0x28
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	80fb      	strh	r3, [r7, #6]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	80bb      	strh	r3, [r7, #4]
 8000faa:	4613      	mov	r3, r2
 8000fac:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;
    ILI9488_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8000fae:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	88fb      	ldrh	r3, [r7, #6]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	88bb      	ldrh	r3, [r7, #4]
 8000fc6:	440b      	add	r3, r1
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	88b9      	ldrh	r1, [r7, #4]
 8000fd0:	88f8      	ldrh	r0, [r7, #6]
 8000fd2:	f7ff fecd 	bl	8000d70 <ILI9488_SetAddressWindow>

    // Converte as cores de background e foreground para 3 bytes uma única vez
    uint8_t color_r = ((color >> 11) << 3);
 8000fd6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000fd8:	0adb      	lsrs	r3, r3, #11
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	00db      	lsls	r3, r3, #3
 8000fe0:	77fb      	strb	r3, [r7, #31]
    uint8_t color_g = ((color >> 5) & 0x3F) << 2;
 8000fe2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000fe4:	095b      	lsrs	r3, r3, #5
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	77bb      	strb	r3, [r7, #30]
    uint8_t color_b = (color & 0x1F) << 3;
 8000fee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	00db      	lsls	r3, r3, #3
 8000ff4:	777b      	strb	r3, [r7, #29]

    uint8_t bgcolor_r = ((bgcolor >> 11) << 3);
 8000ff6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000ffa:	0adb      	lsrs	r3, r3, #11
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	773b      	strb	r3, [r7, #28]
    uint8_t bgcolor_g = ((bgcolor >> 5) & 0x3F) << 2;
 8001004:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001008:	095b      	lsrs	r3, r3, #5
 800100a:	b29b      	uxth	r3, r3
 800100c:	b2db      	uxtb	r3, r3
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	76fb      	strb	r3, [r7, #27]
    uint8_t bgcolor_b = (bgcolor & 0x1F) << 3;
 8001012:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001016:	b2db      	uxtb	r3, r3
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	76bb      	strb	r3, [r7, #26]
    
    for(i = 0; i < font.height; i++) {
 800101c:	2300      	movs	r3, #0
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001020:	e03d      	b.n	800109e <ILI9488_WriteChar+0x106>
        b = font.data[(ch - 32) * font.height + i];
 8001022:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	3b20      	subs	r3, #32
 8001028:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800102c:	fb01 f303 	mul.w	r3, r1, r3
 8001030:	4619      	mov	r1, r3
 8001032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001034:	440b      	add	r3, r1
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	4413      	add	r3, r2
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800103e:	2300      	movs	r3, #0
 8001040:	623b      	str	r3, [r7, #32]
 8001042:	e023      	b.n	800108c <ILI9488_WriteChar+0xf4>
            if((b << j) & 0x8000) {
 8001044:	697a      	ldr	r2, [r7, #20]
 8001046:	6a3b      	ldr	r3, [r7, #32]
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00c      	beq.n	800106e <ILI9488_WriteChar+0xd6>
                uint8_t pixel[] = {color_r, color_g, color_b};
 8001054:	7ffb      	ldrb	r3, [r7, #31]
 8001056:	743b      	strb	r3, [r7, #16]
 8001058:	7fbb      	ldrb	r3, [r7, #30]
 800105a:	747b      	strb	r3, [r7, #17]
 800105c:	7f7b      	ldrb	r3, [r7, #29]
 800105e:	74bb      	strb	r3, [r7, #18]
                ILI9488_WriteData(pixel, sizeof(pixel));
 8001060:	f107 0310 	add.w	r3, r7, #16
 8001064:	2103      	movs	r1, #3
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fe4e 	bl	8000d08 <ILI9488_WriteData>
 800106c:	e00b      	b.n	8001086 <ILI9488_WriteChar+0xee>
            } else {
                uint8_t pixel[] = {bgcolor_r, bgcolor_g, bgcolor_b};
 800106e:	7f3b      	ldrb	r3, [r7, #28]
 8001070:	733b      	strb	r3, [r7, #12]
 8001072:	7efb      	ldrb	r3, [r7, #27]
 8001074:	737b      	strb	r3, [r7, #13]
 8001076:	7ebb      	ldrb	r3, [r7, #26]
 8001078:	73bb      	strb	r3, [r7, #14]
                ILI9488_WriteData(pixel, sizeof(pixel));
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	2103      	movs	r1, #3
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fe41 	bl	8000d08 <ILI9488_WriteData>
        for(j = 0; j < font.width; j++) {
 8001086:	6a3b      	ldr	r3, [r7, #32]
 8001088:	3301      	adds	r3, #1
 800108a:	623b      	str	r3, [r7, #32]
 800108c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001090:	461a      	mov	r2, r3
 8001092:	6a3b      	ldr	r3, [r7, #32]
 8001094:	4293      	cmp	r3, r2
 8001096:	d3d5      	bcc.n	8001044 <ILI9488_WriteChar+0xac>
    for(i = 0; i < font.height; i++) {
 8001098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109a:	3301      	adds	r3, #1
 800109c:	627b      	str	r3, [r7, #36]	@ 0x24
 800109e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80010a2:	461a      	mov	r2, r3
 80010a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d3bb      	bcc.n	8001022 <ILI9488_WriteChar+0x8a>
            }
        }
    }
}
 80010aa:	bf00      	nop
 80010ac:	bf00      	nop
 80010ae:	3728      	adds	r7, #40	@ 0x28
 80010b0:	46bd      	mov	sp, r7
 80010b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010b6:	b002      	add	sp, #8
 80010b8:	4770      	bx	lr
	...

080010bc <ILI9488_FillRectangle>:

// ============== NOVA FUNÇÃO DE PREENCHER RETÂNGULO (3 BYTES) ==============
void ILI9488_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80010bc:	b590      	push	{r4, r7, lr}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4604      	mov	r4, r0
 80010c4:	4608      	mov	r0, r1
 80010c6:	4611      	mov	r1, r2
 80010c8:	461a      	mov	r2, r3
 80010ca:	4623      	mov	r3, r4
 80010cc:	80fb      	strh	r3, [r7, #6]
 80010ce:	4603      	mov	r3, r0
 80010d0:	80bb      	strh	r3, [r7, #4]
 80010d2:	460b      	mov	r3, r1
 80010d4:	807b      	strh	r3, [r7, #2]
 80010d6:	4613      	mov	r3, r2
 80010d8:	803b      	strh	r3, [r7, #0]
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80010e0:	f080 8083 	bcs.w	80011ea <ILI9488_FillRectangle+0x12e>
 80010e4:	88bb      	ldrh	r3, [r7, #4]
 80010e6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80010ea:	d27e      	bcs.n	80011ea <ILI9488_FillRectangle+0x12e>
    if((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 80010ec:	88fa      	ldrh	r2, [r7, #6]
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	4413      	add	r3, r2
 80010f2:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80010f6:	dd03      	ble.n	8001100 <ILI9488_FillRectangle+0x44>
 80010f8:	88fb      	ldrh	r3, [r7, #6]
 80010fa:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 80010fe:	807b      	strh	r3, [r7, #2]
    if((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001100:	88ba      	ldrh	r2, [r7, #4]
 8001102:	883b      	ldrh	r3, [r7, #0]
 8001104:	4413      	add	r3, r2
 8001106:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800110a:	dd03      	ble.n	8001114 <ILI9488_FillRectangle+0x58>
 800110c:	88bb      	ldrh	r3, [r7, #4]
 800110e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001112:	803b      	strh	r3, [r7, #0]

    ILI9488_Select();
 8001114:	f7ff fdb0 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001118:	88fa      	ldrh	r2, [r7, #6]
 800111a:	887b      	ldrh	r3, [r7, #2]
 800111c:	4413      	add	r3, r2
 800111e:	b29b      	uxth	r3, r3
 8001120:	3b01      	subs	r3, #1
 8001122:	b29c      	uxth	r4, r3
 8001124:	88ba      	ldrh	r2, [r7, #4]
 8001126:	883b      	ldrh	r3, [r7, #0]
 8001128:	4413      	add	r3, r2
 800112a:	b29b      	uxth	r3, r3
 800112c:	3b01      	subs	r3, #1
 800112e:	b29b      	uxth	r3, r3
 8001130:	88b9      	ldrh	r1, [r7, #4]
 8001132:	88f8      	ldrh	r0, [r7, #6]
 8001134:	4622      	mov	r2, r4
 8001136:	f7ff fe1b 	bl	8000d70 <ILI9488_SetAddressWindow>
    
    // Converte a cor para 3 bytes
    uint8_t r = (color >> 11) & 0x1F;
 800113a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800113c:	0adb      	lsrs	r3, r3, #11
 800113e:	b29b      	uxth	r3, r3
 8001140:	b2db      	uxtb	r3, r3
 8001142:	f003 031f 	and.w	r3, r3, #31
 8001146:	74fb      	strb	r3, [r7, #19]
    uint8_t g = (color >> 5) & 0x3F;
 8001148:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800114a:	095b      	lsrs	r3, r3, #5
 800114c:	b29b      	uxth	r3, r3
 800114e:	b2db      	uxtb	r3, r3
 8001150:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001154:	74bb      	strb	r3, [r7, #18]
    uint8_t b = color & 0x1F;
 8001156:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001158:	b2db      	uxtb	r3, r3
 800115a:	f003 031f 	and.w	r3, r3, #31
 800115e:	747b      	strb	r3, [r7, #17]

    r = (r << 3) | (r >> 2);
 8001160:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001164:	00db      	lsls	r3, r3, #3
 8001166:	b25a      	sxtb	r2, r3
 8001168:	7cfb      	ldrb	r3, [r7, #19]
 800116a:	089b      	lsrs	r3, r3, #2
 800116c:	b2db      	uxtb	r3, r3
 800116e:	b25b      	sxtb	r3, r3
 8001170:	4313      	orrs	r3, r2
 8001172:	b25b      	sxtb	r3, r3
 8001174:	74fb      	strb	r3, [r7, #19]
    g = (g << 2) | (g >> 4);
 8001176:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	b25a      	sxtb	r2, r3
 800117e:	7cbb      	ldrb	r3, [r7, #18]
 8001180:	091b      	lsrs	r3, r3, #4
 8001182:	b2db      	uxtb	r3, r3
 8001184:	b25b      	sxtb	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b25b      	sxtb	r3, r3
 800118a:	74bb      	strb	r3, [r7, #18]
    b = (b << 3) | (b >> 2);
 800118c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	b25a      	sxtb	r2, r3
 8001194:	7c7b      	ldrb	r3, [r7, #17]
 8001196:	089b      	lsrs	r3, r3, #2
 8001198:	b2db      	uxtb	r3, r3
 800119a:	b25b      	sxtb	r3, r3
 800119c:	4313      	orrs	r3, r2
 800119e:	b25b      	sxtb	r3, r3
 80011a0:	747b      	strb	r3, [r7, #17]
    
    uint8_t data[] = {r, g, b};
 80011a2:	7cfb      	ldrb	r3, [r7, #19]
 80011a4:	733b      	strb	r3, [r7, #12]
 80011a6:	7cbb      	ldrb	r3, [r7, #18]
 80011a8:	737b      	strb	r3, [r7, #13]
 80011aa:	7c7b      	ldrb	r3, [r7, #17]
 80011ac:	73bb      	strb	r3, [r7, #14]
    
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 80011ae:	2201      	movs	r2, #1
 80011b0:	2102      	movs	r1, #2
 80011b2:	4810      	ldr	r0, [pc, #64]	@ (80011f4 <ILI9488_FillRectangle+0x138>)
 80011b4:	f003 fb86 	bl	80048c4 <HAL_GPIO_WritePin>
    for(uint32_t i = 0; i < (h * w); i++) {
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]
 80011bc:	e00a      	b.n	80011d4 <ILI9488_FillRectangle+0x118>
        HAL_SPI_Transmit(&ILI9488_SPI_PORT, data, 3, HAL_MAX_DELAY);
 80011be:	f107 010c 	add.w	r1, r7, #12
 80011c2:	f04f 33ff 	mov.w	r3, #4294967295
 80011c6:	2203      	movs	r2, #3
 80011c8:	480b      	ldr	r0, [pc, #44]	@ (80011f8 <ILI9488_FillRectangle+0x13c>)
 80011ca:	f008 f93a 	bl	8009442 <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (h * w); i++) {
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	3301      	adds	r3, #1
 80011d2:	617b      	str	r3, [r7, #20]
 80011d4:	883b      	ldrh	r3, [r7, #0]
 80011d6:	887a      	ldrh	r2, [r7, #2]
 80011d8:	fb02 f303 	mul.w	r3, r2, r3
 80011dc:	461a      	mov	r2, r3
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d3ec      	bcc.n	80011be <ILI9488_FillRectangle+0x102>
    }

    ILI9488_Unselect();
 80011e4:	f7ff fd54 	bl	8000c90 <ILI9488_Unselect>
 80011e8:	e000      	b.n	80011ec <ILI9488_FillRectangle+0x130>
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 80011ea:	bf00      	nop
}
 80011ec:	371c      	adds	r7, #28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd90      	pop	{r4, r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40020400 	.word	0x40020400
 80011f8:	20000444 	.word	0x20000444

080011fc <ILI9488_WriteString>:

// O restante das funções não precisa de alteração pois dependem das que foram corrigidas

void ILI9488_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80011fc:	b082      	sub	sp, #8
 80011fe:	b580      	push	{r7, lr}
 8001200:	b086      	sub	sp, #24
 8001202:	af04      	add	r7, sp, #16
 8001204:	603a      	str	r2, [r7, #0]
 8001206:	617b      	str	r3, [r7, #20]
 8001208:	4603      	mov	r3, r0
 800120a:	80fb      	strh	r3, [r7, #6]
 800120c:	460b      	mov	r3, r1
 800120e:	80bb      	strh	r3, [r7, #4]
    ILI9488_Select();
 8001210:	f7ff fd32 	bl	8000c78 <ILI9488_Select>
    while(*str) {
 8001214:	e02f      	b.n	8001276 <ILI9488_WriteString+0x7a>
        if(x + font.width >= ILI9488_WIDTH) {
 8001216:	88fb      	ldrh	r3, [r7, #6]
 8001218:	7d3a      	ldrb	r2, [r7, #20]
 800121a:	4413      	add	r3, r2
 800121c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001220:	db14      	blt.n	800124c <ILI9488_WriteString+0x50>
            x = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001226:	7d7b      	ldrb	r3, [r7, #21]
 8001228:	461a      	mov	r2, r3
 800122a:	88bb      	ldrh	r3, [r7, #4]
 800122c:	4413      	add	r3, r2
 800122e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9488_HEIGHT) break;
 8001230:	88bb      	ldrh	r3, [r7, #4]
 8001232:	7d7a      	ldrb	r2, [r7, #21]
 8001234:	4413      	add	r3, r2
 8001236:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800123a:	da21      	bge.n	8001280 <ILI9488_WriteString+0x84>
            if(*str == ' ') {
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b20      	cmp	r3, #32
 8001242:	d103      	bne.n	800124c <ILI9488_WriteString+0x50>
                str++;
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	3301      	adds	r3, #1
 8001248:	603b      	str	r3, [r7, #0]
                continue;
 800124a:	e014      	b.n	8001276 <ILI9488_WriteString+0x7a>
            }
        }
        ILI9488_WriteChar(x, y, *str, font, color, bgcolor);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	781a      	ldrb	r2, [r3, #0]
 8001250:	88b9      	ldrh	r1, [r7, #4]
 8001252:	88f8      	ldrh	r0, [r7, #6]
 8001254:	8c3b      	ldrh	r3, [r7, #32]
 8001256:	9302      	str	r3, [sp, #8]
 8001258:	8bbb      	ldrh	r3, [r7, #28]
 800125a:	9301      	str	r3, [sp, #4]
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	f7ff fe99 	bl	8000f98 <ILI9488_WriteChar>
        x += font.width;
 8001266:	7d3b      	ldrb	r3, [r7, #20]
 8001268:	461a      	mov	r2, r3
 800126a:	88fb      	ldrh	r3, [r7, #6]
 800126c:	4413      	add	r3, r2
 800126e:	80fb      	strh	r3, [r7, #6]
        str++;
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	3301      	adds	r3, #1
 8001274:	603b      	str	r3, [r7, #0]
    while(*str) {
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1cb      	bne.n	8001216 <ILI9488_WriteString+0x1a>
 800127e:	e000      	b.n	8001282 <ILI9488_WriteString+0x86>
            if(y + font.height >= ILI9488_HEIGHT) break;
 8001280:	bf00      	nop
    }
    ILI9488_Unselect();
 8001282:	f7ff fd05 	bl	8000c90 <ILI9488_Unselect>
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001290:	b002      	add	sp, #8
 8001292:	4770      	bx	lr

08001294 <ILI9488_FillScreen>:

void ILI9488_FillScreen(uint16_t color) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af02      	add	r7, sp, #8
 800129a:	4603      	mov	r3, r0
 800129c:	80fb      	strh	r3, [r7, #6]
    ILI9488_FillRectangle(0, 0, ILI9488_WIDTH, ILI9488_HEIGHT, color);
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80012a6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80012aa:	2100      	movs	r1, #0
 80012ac:	2000      	movs	r0, #0
 80012ae:	f7ff ff05 	bl	80010bc <ILI9488_FillRectangle>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <ILI9488_DrawImage_BIN>:
  * @param  filepath: Caminho completo para o arquivo .bin no SD (ex: "0:/imagem.bin").
  * @note   O arquivo .bin DEVE conter dados brutos de pixel no formato RGB666 (3 bytes por pixel).
  * @note   Esta função aloca um buffer de linha no heap (malloc).
  * @retval 1 em sucesso, 0 em falha (falha ao abrir, ler ou alocar memória).
  */
uint8_t ILI9488_DrawImage_BIN(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 80012ba:	b5b0      	push	{r4, r5, r7, lr}
 80012bc:	f5ad 7d14 	sub.w	sp, sp, #592	@ 0x250
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4605      	mov	r5, r0
 80012c4:	460c      	mov	r4, r1
 80012c6:	4610      	mov	r0, r2
 80012c8:	4619      	mov	r1, r3
 80012ca:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80012ce:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 80012d2:	462a      	mov	r2, r5
 80012d4:	801a      	strh	r2, [r3, #0]
 80012d6:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80012da:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80012de:	4622      	mov	r2, r4
 80012e0:	801a      	strh	r2, [r3, #0]
 80012e2:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80012e6:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80012ea:	4602      	mov	r2, r0
 80012ec:	801a      	strh	r2, [r3, #0]
 80012ee:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80012f2:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80012f6:	460a      	mov	r2, r1
 80012f8:	801a      	strh	r2, [r3, #0]
    FIL file;
    FRESULT res;
    UINT br = 0; // Bytes lidos
 80012fa:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80012fe:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]

    // 1. Verifica limites da tela
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 8001306:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800130a:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 800130e:	881b      	ldrh	r3, [r3, #0]
 8001310:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001314:	d207      	bcs.n	8001326 <ILI9488_DrawImage_BIN+0x6c>
 8001316:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800131a:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800131e:	881b      	ldrh	r3, [r3, #0]
 8001320:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001324:	d301      	bcc.n	800132a <ILI9488_DrawImage_BIN+0x70>
 8001326:	2300      	movs	r3, #0
 8001328:	e0d9      	b.n	80014de <ILI9488_DrawImage_BIN+0x224>
    if ((x + w - 1) >= ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 800132a:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800132e:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001332:	881a      	ldrh	r2, [r3, #0]
 8001334:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001338:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	4413      	add	r3, r2
 8001340:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001344:	dd0b      	ble.n	800135e <ILI9488_DrawImage_BIN+0xa4>
 8001346:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800134a:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 800134e:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 8001352:	f2a2 224a 	subw	r2, r2, #586	@ 0x24a
 8001356:	8812      	ldrh	r2, [r2, #0]
 8001358:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 800135c:	801a      	strh	r2, [r3, #0]
    if ((y + h - 1) >= ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 800135e:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001362:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001366:	881a      	ldrh	r2, [r3, #0]
 8001368:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800136c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	4413      	add	r3, r2
 8001374:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001378:	dd0b      	ble.n	8001392 <ILI9488_DrawImage_BIN+0xd8>
 800137a:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800137e:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001382:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 8001386:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 800138a:	8812      	ldrh	r2, [r2, #0]
 800138c:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 8001390:	801a      	strh	r2, [r3, #0]

    // 2. Calcula o tamanho de uma linha em bytes (formato RGB666 = 3 bytes/pixel)
    uint32_t line_size_bytes = (uint32_t)w * 3;
 8001392:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001396:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 800139a:	881a      	ldrh	r2, [r3, #0]
 800139c:	4613      	mov	r3, r2
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	4413      	add	r3, r2
 80013a2:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

    // 3. Aloca memória para um buffer de linha
    //    Usar heap (malloc) é mais seguro para buffers grandes do que a stack
    uint8_t* line_buffer = (uint8_t*)malloc(line_size_bytes);
 80013a6:	f8d7 0248 	ldr.w	r0, [r7, #584]	@ 0x248
 80013aa:	f00f ff1d 	bl	80111e8 <malloc>
 80013ae:	4603      	mov	r3, r0
 80013b0:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
    if (line_buffer == NULL) {
 80013b4:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d101      	bne.n	80013c0 <ILI9488_DrawImage_BIN+0x106>
        return 0; // Falha ao alocar memória
 80013bc:	2300      	movs	r3, #0
 80013be:	e08e      	b.n	80014de <ILI9488_DrawImage_BIN+0x224>
    }

    // 4. Abre o arquivo de imagem
    res = f_open(&file, filepath, FA_READ);
 80013c0:	f107 0310 	add.w	r3, r7, #16
 80013c4:	2201      	movs	r2, #1
 80013c6:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 80013ca:	4618      	mov	r0, r3
 80013cc:	f00c fad0 	bl	800d970 <f_open>
 80013d0:	4603      	mov	r3, r0
 80013d2:	f887 3243 	strb.w	r3, [r7, #579]	@ 0x243
    if (res != FR_OK) {
 80013d6:	f897 3243 	ldrb.w	r3, [r7, #579]	@ 0x243
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d005      	beq.n	80013ea <ILI9488_DrawImage_BIN+0x130>
        free(line_buffer);
 80013de:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 80013e2:	f00f ff09 	bl	80111f8 <free>
        return 0; // Falha ao abrir o arquivo
 80013e6:	2300      	movs	r3, #0
 80013e8:	e079      	b.n	80014de <ILI9488_DrawImage_BIN+0x224>
    }

    // 5. Prepara o display para receber os dados
    ILI9488_Select();
 80013ea:	f7ff fc45 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 80013ee:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013f2:	f2a3 224a 	subw	r2, r3, #586	@ 0x24a
 80013f6:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013fa:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80013fe:	8812      	ldrh	r2, [r2, #0]
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	4413      	add	r3, r2
 8001404:	b29b      	uxth	r3, r3
 8001406:	3b01      	subs	r3, #1
 8001408:	b29c      	uxth	r4, r3
 800140a:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800140e:	f5a3 7213 	sub.w	r2, r3, #588	@ 0x24c
 8001412:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001416:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800141a:	8812      	ldrh	r2, [r2, #0]
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	4413      	add	r3, r2
 8001420:	b29b      	uxth	r3, r3
 8001422:	3b01      	subs	r3, #1
 8001424:	b29a      	uxth	r2, r3
 8001426:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800142a:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800142e:	8819      	ldrh	r1, [r3, #0]
 8001430:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001434:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001438:	8818      	ldrh	r0, [r3, #0]
 800143a:	4613      	mov	r3, r2
 800143c:	4622      	mov	r2, r4
 800143e:	f7ff fc97 	bl	8000d70 <ILI9488_SetAddressWindow>

    // 6. Loop para ler linha por linha do SD e enviar para o display
    for (uint16_t i = 0; i < h; i++) {
 8001442:	2300      	movs	r3, #0
 8001444:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 8001448:	e024      	b.n	8001494 <ILI9488_DrawImage_BIN+0x1da>
        // Lê uma linha inteira do arquivo para o buffer
        res = f_read(&file, line_buffer, line_size_bytes, &br);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	f107 0010 	add.w	r0, r7, #16
 8001452:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 8001456:	f8d7 1244 	ldr.w	r1, [r7, #580]	@ 0x244
 800145a:	f00c fc4a 	bl	800dcf2 <f_read>
 800145e:	4603      	mov	r3, r0
 8001460:	f887 3243 	strb.w	r3, [r7, #579]	@ 0x243

        // Se a leitura falhar ou não ler a quantidade esperada de bytes, para.
        if (res != FR_OK || br != line_size_bytes) {
 8001464:	f897 3243 	ldrb.w	r3, [r7, #579]	@ 0x243
 8001468:	2b00      	cmp	r3, #0
 800146a:	d11c      	bne.n	80014a6 <ILI9488_DrawImage_BIN+0x1ec>
 800146c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001470:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 800147a:	429a      	cmp	r2, r3
 800147c:	d113      	bne.n	80014a6 <ILI9488_DrawImage_BIN+0x1ec>
            break; 
        }

        // Envia os dados da linha para o display
        // ILI9488_WriteData cuida de setar o pino DC e transmitir via SPI
        ILI9488_WriteData(line_buffer, line_size_bytes);
 800147e:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001482:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 8001486:	f7ff fc3f 	bl	8000d08 <ILI9488_WriteData>
    for (uint16_t i = 0; i < h; i++) {
 800148a:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 800148e:	3301      	adds	r3, #1
 8001490:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 8001494:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001498:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800149c:	f8b7 224e 	ldrh.w	r2, [r7, #590]	@ 0x24e
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d3d1      	bcc.n	800144a <ILI9488_DrawImage_BIN+0x190>
    }

    // 7. Limpeza
    ILI9488_Unselect();
 80014a6:	f7ff fbf3 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 80014aa:	f107 0310 	add.w	r3, r7, #16
 80014ae:	4618      	mov	r0, r3
 80014b0:	f00c fe16 	bl	800e0e0 <f_close>
    free(line_buffer);
 80014b4:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 80014b8:	f00f fe9e 	bl	80111f8 <free>

    // Se br (bytes lidos na última tentativa) for 0 e h > 0, algo falhou
    if (br == 0 && h > 0) {
 80014bc:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014c0:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d108      	bne.n	80014dc <ILI9488_DrawImage_BIN+0x222>
 80014ca:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014ce:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <ILI9488_DrawImage_BIN+0x222>
        return 0; // Leitura falhou antes de terminar
 80014d8:	2300      	movs	r3, #0
 80014da:	e000      	b.n	80014de <ILI9488_DrawImage_BIN+0x224>
    }

    return 1; // Sucesso
 80014dc:	2301      	movs	r3, #1
 80014de:	4618      	mov	r0, r3
 80014e0:	f507 7714 	add.w	r7, r7, #592	@ 0x250
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bdb0      	pop	{r4, r5, r7, pc}

080014e8 <TCA9548A_SelectChannel>:
#include "TCA9548A.h"

HAL_StatusTypeDef TCA9548A_SelectChannel(I2C_HandleTypeDef *hi2c, uint8_t channel)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	70fb      	strb	r3, [r7, #3]
    if (channel > 7) return HAL_ERROR; // O multiplexador tem 8 canais (0-7)
 80014f4:	78fb      	ldrb	r3, [r7, #3]
 80014f6:	2b07      	cmp	r3, #7
 80014f8:	d901      	bls.n	80014fe <TCA9548A_SelectChannel+0x16>
 80014fa:	2301      	movs	r3, #1
 80014fc:	e010      	b.n	8001520 <TCA9548A_SelectChannel+0x38>

    uint8_t buffer = 1 << channel;
 80014fe:	78fb      	ldrb	r3, [r7, #3]
 8001500:	2201      	movs	r2, #1
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	b2db      	uxtb	r3, r3
 8001508:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Master_Transmit(hi2c, MUX_ADDR, &buffer, 1, HAL_MAX_DELAY);
 800150a:	f107 020f 	add.w	r2, r7, #15
 800150e:	f04f 33ff 	mov.w	r3, #4294967295
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	2301      	movs	r3, #1
 8001516:	21e0      	movs	r1, #224	@ 0xe0
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f003 fb47 	bl	8004bac <HAL_I2C_Master_Transmit>
 800151e:	4603      	mov	r3, r0
 8001520:	4618      	mov	r0, r3
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <TCS3472_Init>:

// Configurações de inicialização
#define TCS3472_ENABLE_PON       0x01 // Power ON
#define TCS3472_ENABLE_AEN       0x02 // RGBC ADC Enable

bool TCS3472_Init(I2C_HandleTypeDef *hi2c, uint8_t channel) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b088      	sub	sp, #32
 800152c:	af04      	add	r7, sp, #16
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	70fb      	strb	r3, [r7, #3]
    uint8_t reg_data;

    // Seleciona o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 8001534:	78fb      	ldrb	r3, [r7, #3]
 8001536:	4619      	mov	r1, r3
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7ff ffd5 	bl	80014e8 <TCA9548A_SelectChannel>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <TCS3472_Init+0x20>
        return false; // Falha ao selecionar o canal
 8001544:	2300      	movs	r3, #0
 8001546:	e064      	b.n	8001612 <TCS3472_Init+0xea>
    }
    HAL_Delay(1); // Pequeno delay para estabilização
 8001548:	2001      	movs	r0, #1
 800154a:	f002 f951 	bl	80037f0 <HAL_Delay>

    // 1. Verifica se o sensor está a responder lendo o seu ID
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ID), 1, &reg_data, 1, HAL_MAX_DELAY) != HAL_OK) {
 800154e:	f04f 33ff 	mov.w	r3, #4294967295
 8001552:	9302      	str	r3, [sp, #8]
 8001554:	2301      	movs	r3, #1
 8001556:	9301      	str	r3, [sp, #4]
 8001558:	f107 030f 	add.w	r3, r7, #15
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	2301      	movs	r3, #1
 8001560:	2292      	movs	r2, #146	@ 0x92
 8001562:	2152      	movs	r1, #82	@ 0x52
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f003 fd19 	bl	8004f9c <HAL_I2C_Mem_Read>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <TCS3472_Init+0x4c>
        return false; // Falha na comunicação I2C
 8001570:	2300      	movs	r3, #0
 8001572:	e04e      	b.n	8001612 <TCS3472_Init+0xea>
    }
    if (reg_data != 0x44 && reg_data != 0x4D) {
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	2b44      	cmp	r3, #68	@ 0x44
 8001578:	d004      	beq.n	8001584 <TCS3472_Init+0x5c>
 800157a:	7bfb      	ldrb	r3, [r7, #15]
 800157c:	2b4d      	cmp	r3, #77	@ 0x4d
 800157e:	d001      	beq.n	8001584 <TCS3472_Init+0x5c>
        return false; // ID do sensor incorreto
 8001580:	2300      	movs	r3, #0
 8001582:	e046      	b.n	8001612 <TCS3472_Init+0xea>
    }

    // 2. Configura o tempo de integração do sensor
    reg_data = 0xEB; // 70ms
 8001584:	23eb      	movs	r3, #235	@ 0xeb
 8001586:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ATIME), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
 800158c:	9302      	str	r3, [sp, #8]
 800158e:	2301      	movs	r3, #1
 8001590:	9301      	str	r3, [sp, #4]
 8001592:	f107 030f 	add.w	r3, r7, #15
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2301      	movs	r3, #1
 800159a:	2281      	movs	r2, #129	@ 0x81
 800159c:	2152      	movs	r1, #82	@ 0x52
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f003 fc02 	bl	8004da8 <HAL_I2C_Mem_Write>

    // 3. Configura o ganho do sensor
    reg_data = 0x00; // Ganho 1x
 80015a4:	2300      	movs	r3, #0
 80015a6:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CONTROL), 1, &reg_data, 1, HAL_MAX_DELAY);
 80015a8:	f04f 33ff 	mov.w	r3, #4294967295
 80015ac:	9302      	str	r3, [sp, #8]
 80015ae:	2301      	movs	r3, #1
 80015b0:	9301      	str	r3, [sp, #4]
 80015b2:	f107 030f 	add.w	r3, r7, #15
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	2301      	movs	r3, #1
 80015ba:	228f      	movs	r2, #143	@ 0x8f
 80015bc:	2152      	movs	r1, #82	@ 0x52
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f003 fbf2 	bl	8004da8 <HAL_I2C_Mem_Write>

    // 4. Ativa o oscilador interno e o conversor ADC de cor
    reg_data = TCS3472_ENABLE_PON;
 80015c4:	2301      	movs	r3, #1
 80015c6:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 80015c8:	f04f 33ff 	mov.w	r3, #4294967295
 80015cc:	9302      	str	r3, [sp, #8]
 80015ce:	2301      	movs	r3, #1
 80015d0:	9301      	str	r3, [sp, #4]
 80015d2:	f107 030f 	add.w	r3, r7, #15
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	2301      	movs	r3, #1
 80015da:	2280      	movs	r2, #128	@ 0x80
 80015dc:	2152      	movs	r1, #82	@ 0x52
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f003 fbe2 	bl	8004da8 <HAL_I2C_Mem_Write>
    HAL_Delay(3); // Espera o oscilador estabilizar
 80015e4:	2003      	movs	r0, #3
 80015e6:	f002 f903 	bl	80037f0 <HAL_Delay>
    reg_data |= TCS3472_ENABLE_AEN;
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
 80015ec:	f043 0302 	orr.w	r3, r3, #2
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 80015f4:	f04f 33ff 	mov.w	r3, #4294967295
 80015f8:	9302      	str	r3, [sp, #8]
 80015fa:	2301      	movs	r3, #1
 80015fc:	9301      	str	r3, [sp, #4]
 80015fe:	f107 030f 	add.w	r3, r7, #15
 8001602:	9300      	str	r3, [sp, #0]
 8001604:	2301      	movs	r3, #1
 8001606:	2280      	movs	r2, #128	@ 0x80
 8001608:	2152      	movs	r1, #82	@ 0x52
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f003 fbcc 	bl	8004da8 <HAL_I2C_Mem_Write>

    return true; // Sucesso
 8001610:	2301      	movs	r3, #1
}
 8001612:	4618      	mov	r0, r3
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <TCS3472_ReadData>:


void TCS3472_ReadData(I2C_HandleTypeDef *hi2c, uint8_t channel, TCS3472_Data* color_data) {
 800161a:	b580      	push	{r7, lr}
 800161c:	b08a      	sub	sp, #40	@ 0x28
 800161e:	af04      	add	r7, sp, #16
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	460b      	mov	r3, r1
 8001624:	607a      	str	r2, [r7, #4]
 8001626:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[8];

    // Tenta selecionar o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 8001628:	7afb      	ldrb	r3, [r7, #11]
 800162a:	4619      	mov	r1, r3
 800162c:	68f8      	ldr	r0, [r7, #12]
 800162e:	f7ff ff5b 	bl	80014e8 <TCA9548A_SelectChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d010      	beq.n	800165a <TCS3472_ReadData+0x40>
        // Se falhar, define um padrão de erro e retorna
        color_data->clear = 1111;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f240 4257 	movw	r2, #1111	@ 0x457
 800163e:	80da      	strh	r2, [r3, #6]
        color_data->red   = 1111;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f240 4257 	movw	r2, #1111	@ 0x457
 8001646:	801a      	strh	r2, [r3, #0]
        color_data->green = 1111;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f240 4257 	movw	r2, #1111	@ 0x457
 800164e:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 1111;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f240 4257 	movw	r2, #1111	@ 0x457
 8001656:	809a      	strh	r2, [r3, #4]
        return;
 8001658:	e050      	b.n	80016fc <TCS3472_ReadData+0xe2>
    }
    HAL_Delay(1);
 800165a:	2001      	movs	r0, #1
 800165c:	f002 f8c8 	bl	80037f0 <HAL_Delay>

    // Lê os 8 bytes de dados de cor (Clear, Red, Green, Blue - 2 bytes cada)
    // VERIFICA O RETORNO DA FUNÇÃO DE LEITURA
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CDATAL), 1, buffer, 8, HAL_MAX_DELAY) != HAL_OK)
 8001660:	f04f 33ff 	mov.w	r3, #4294967295
 8001664:	9302      	str	r3, [sp, #8]
 8001666:	2308      	movs	r3, #8
 8001668:	9301      	str	r3, [sp, #4]
 800166a:	f107 0310 	add.w	r3, r7, #16
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	2301      	movs	r3, #1
 8001672:	2294      	movs	r2, #148	@ 0x94
 8001674:	2152      	movs	r1, #82	@ 0x52
 8001676:	68f8      	ldr	r0, [r7, #12]
 8001678:	f003 fc90 	bl	8004f9c <HAL_I2C_Mem_Read>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d010      	beq.n	80016a4 <TCS3472_ReadData+0x8a>
    {
        // Se a leitura I2C falhar, define um padrão de erro diferente
        color_data->clear = 2222;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001688:	80da      	strh	r2, [r3, #6]
        color_data->red   = 2222;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001690:	801a      	strh	r2, [r3, #0]
        color_data->green = 2222;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001698:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 2222;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 80016a0:	809a      	strh	r2, [r3, #4]
        return;
 80016a2:	e02b      	b.n	80016fc <TCS3472_ReadData+0xe2>
    }   

    // Se a leitura for bem-sucedida, processa os dados
    color_data->clear = (buffer[1] << 8) | buffer[0];
 80016a4:	7c7b      	ldrb	r3, [r7, #17]
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	021b      	lsls	r3, r3, #8
 80016aa:	b21a      	sxth	r2, r3
 80016ac:	7c3b      	ldrb	r3, [r7, #16]
 80016ae:	b21b      	sxth	r3, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b21b      	sxth	r3, r3
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	80da      	strh	r2, [r3, #6]
    color_data->red   = (buffer[3] << 8) | buffer[2];
 80016ba:	7cfb      	ldrb	r3, [r7, #19]
 80016bc:	b21b      	sxth	r3, r3
 80016be:	021b      	lsls	r3, r3, #8
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	7cbb      	ldrb	r3, [r7, #18]
 80016c4:	b21b      	sxth	r3, r3
 80016c6:	4313      	orrs	r3, r2
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	801a      	strh	r2, [r3, #0]
    color_data->green = (buffer[5] << 8) | buffer[4];
 80016d0:	7d7b      	ldrb	r3, [r7, #21]
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	021b      	lsls	r3, r3, #8
 80016d6:	b21a      	sxth	r2, r3
 80016d8:	7d3b      	ldrb	r3, [r7, #20]
 80016da:	b21b      	sxth	r3, r3
 80016dc:	4313      	orrs	r3, r2
 80016de:	b21b      	sxth	r3, r3
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	805a      	strh	r2, [r3, #2]
    color_data->blue  = (buffer[7] << 8) | buffer[6];
 80016e6:	7dfb      	ldrb	r3, [r7, #23]
 80016e8:	b21b      	sxth	r3, r3
 80016ea:	021b      	lsls	r3, r3, #8
 80016ec:	b21a      	sxth	r2, r3
 80016ee:	7dbb      	ldrb	r3, [r7, #22]
 80016f0:	b21b      	sxth	r3, r3
 80016f2:	4313      	orrs	r3, r2
 80016f4:	b21b      	sxth	r3, r3
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	809a      	strh	r2, [r3, #4]
}
 80016fc:	3718      	adds	r7, #24
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <TCS3472_DetectColor>:

EColor TCS3472_DetectColor(TCS3472_Data data) {
 8001704:	b5b0      	push	{r4, r5, r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	463b      	mov	r3, r7
 800170c:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t red = data.red;
 8001710:	883b      	ldrh	r3, [r7, #0]
 8001712:	81fb      	strh	r3, [r7, #14]
    uint16_t green = data.green;
 8001714:	887b      	ldrh	r3, [r7, #2]
 8001716:	81bb      	strh	r3, [r7, #12]
    uint16_t blue = data.blue;
 8001718:	88bb      	ldrh	r3, [r7, #4]
 800171a:	817b      	strh	r3, [r7, #10]
    uint16_t clear = data.clear;
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	813b      	strh	r3, [r7, #8]

    // REGRA 1: Detetar ausência de cor (Preto ou Vazio)
    // Se a intensidade da luz (clear) for muito baixa, não há cor.
    // Baseado nos seus dados, um limiar de 150 parece seguro.
    if (clear < 150) {
 8001720:	893b      	ldrh	r3, [r7, #8]
 8001722:	2b95      	cmp	r3, #149	@ 0x95
 8001724:	d801      	bhi.n	800172a <TCS3472_DetectColor+0x26>
        return eBlack;
 8001726:	2305      	movs	r3, #5
 8001728:	e05a      	b.n	80017e0 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 2: Detetar Amarelo
    // Baseado nos seus dados (R=518, G=443, B=152), R e G são altos e B é baixo.
    // Verificamos se R e G são pelo menos 2 vezes maiores que B.
    if (red > blue * 2 && green > blue * 2) {
 800172a:	89fa      	ldrh	r2, [r7, #14]
 800172c:	897b      	ldrh	r3, [r7, #10]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	429a      	cmp	r2, r3
 8001732:	dd06      	ble.n	8001742 <TCS3472_DetectColor+0x3e>
 8001734:	89ba      	ldrh	r2, [r7, #12]
 8001736:	897b      	ldrh	r3, [r7, #10]
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	429a      	cmp	r2, r3
 800173c:	dd01      	ble.n	8001742 <TCS3472_DetectColor+0x3e>
        return eYellow;
 800173e:	2303      	movs	r3, #3
 8001740:	e04e      	b.n	80017e0 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 3: Detetar Vermelho
    // Baseado nos seus dados (R=277, G=97, B=74), R é muito maior que G e B.
    // Verificamos se R é pelo menos 2 vezes maior que G e B.
    if (red > green * 2 && red > blue * 2) {
 8001742:	89fa      	ldrh	r2, [r7, #14]
 8001744:	89bb      	ldrh	r3, [r7, #12]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	429a      	cmp	r2, r3
 800174a:	dd06      	ble.n	800175a <TCS3472_DetectColor+0x56>
 800174c:	89fa      	ldrh	r2, [r7, #14]
 800174e:	897b      	ldrh	r3, [r7, #10]
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	429a      	cmp	r2, r3
 8001754:	dd01      	ble.n	800175a <TCS3472_DetectColor+0x56>
        return eRed;
 8001756:	2300      	movs	r3, #0
 8001758:	e042      	b.n	80017e0 <TCS3472_DetectColor+0xdc>
    }
    
    // REGRA 4: Detetar Verde
    // Baseado nos seus dados (G=148, R=69, B=68), G é muito maior que R e B.
    // Verificamos se G é pelo menos 1.5 vezes maior que R e B.
    if (green > red * 1.5 && green > blue * 1.5) {
 800175a:	89bb      	ldrh	r3, [r7, #12]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff f803 	bl	8000768 <__aeabi_i2d>
 8001762:	4604      	mov	r4, r0
 8001764:	460d      	mov	r5, r1
 8001766:	89fb      	ldrh	r3, [r7, #14]
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe fffd 	bl	8000768 <__aeabi_i2d>
 800176e:	f04f 0200 	mov.w	r2, #0
 8001772:	4b1d      	ldr	r3, [pc, #116]	@ (80017e8 <TCS3472_DetectColor+0xe4>)
 8001774:	f7fe fd7c 	bl	8000270 <__aeabi_dmul>
 8001778:	4602      	mov	r2, r0
 800177a:	460b      	mov	r3, r1
 800177c:	4620      	mov	r0, r4
 800177e:	4629      	mov	r1, r5
 8001780:	f7ff f8da 	bl	8000938 <__aeabi_dcmpgt>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d019      	beq.n	80017be <TCS3472_DetectColor+0xba>
 800178a:	89bb      	ldrh	r3, [r7, #12]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe ffeb 	bl	8000768 <__aeabi_i2d>
 8001792:	4604      	mov	r4, r0
 8001794:	460d      	mov	r5, r1
 8001796:	897b      	ldrh	r3, [r7, #10]
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe ffe5 	bl	8000768 <__aeabi_i2d>
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <TCS3472_DetectColor+0xe4>)
 80017a4:	f7fe fd64 	bl	8000270 <__aeabi_dmul>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	4620      	mov	r0, r4
 80017ae:	4629      	mov	r1, r5
 80017b0:	f7ff f8c2 	bl	8000938 <__aeabi_dcmpgt>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <TCS3472_DetectColor+0xba>
        return eGreen;
 80017ba:	2302      	movs	r3, #2
 80017bc:	e010      	b.n	80017e0 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 5: Detetar Azul (no seu caso, um Ciano/Azul-Esverdeado)
    // Baseado nos seus dados (G=153, B=136, R=67), G e B são altos e R é baixo.
    // Verificamos se G e B são maiores que R.
    if (green > red && blue > red) {
 80017be:	89ba      	ldrh	r2, [r7, #12]
 80017c0:	89fb      	ldrh	r3, [r7, #14]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d905      	bls.n	80017d2 <TCS3472_DetectColor+0xce>
 80017c6:	897a      	ldrh	r2, [r7, #10]
 80017c8:	89fb      	ldrh	r3, [r7, #14]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d901      	bls.n	80017d2 <TCS3472_DetectColor+0xce>
        return eBlue;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e006      	b.n	80017e0 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 6: Detetar Branco
    // Baseado nos seus dados, todos os valores são muito altos.
    // Usamos um limiar alto no clear para identificar o branco.
    if (clear > 2000) {
 80017d2:	893b      	ldrh	r3, [r7, #8]
 80017d4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80017d8:	d901      	bls.n	80017de <TCS3472_DetectColor+0xda>
        return eWhite;
 80017da:	2304      	movs	r3, #4
 80017dc:	e000      	b.n	80017e0 <TCS3472_DetectColor+0xdc>
    }       

    // Se nenhuma cor dominar claramente, pode ser branco
    return eBlack;
 80017de:	2305      	movs	r3, #5
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bdb0      	pop	{r4, r5, r7, pc}
 80017e8:	3ff80000 	.word	0x3ff80000

080017ec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	4a07      	ldr	r2, [pc, #28]	@ (8001818 <vApplicationGetIdleTaskMemory+0x2c>)
 80017fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	4a06      	ldr	r2, [pc, #24]	@ (800181c <vApplicationGetIdleTaskMemory+0x30>)
 8001802:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2280      	movs	r2, #128	@ 0x80
 8001808:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800180a:	bf00      	nop
 800180c:	3714      	adds	r7, #20
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	20000118 	.word	0x20000118
 800181c:	2000016c 	.word	0x2000016c

08001820 <vInitBattle>:
 * @brief Executa a lógica de batalha turno a turno, atualizando a vida dos jogadores.
 * @param pUserPlayer: Ponteiro para o jogador do usuário.
 * @param pCpuPlayer: Ponteiro para o jogador da CPU.
 */
void vInitBattle(EWizard* pUserPlayer, EWizard* pCpuPlayer)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 800182a:	2300      	movs	r3, #0
 800182c:	75fb      	strb	r3, [r7, #23]
 800182e:	e092      	b.n	8001956 <vInitBattle+0x136>
  {
    // Pega os ataques deste turno
    EColor userAttack = pUserPlayer->eAttackSequential[u8Idx];
 8001830:	7dfb      	ldrb	r3, [r7, #23]
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	4413      	add	r3, r2
 8001836:	789b      	ldrb	r3, [r3, #2]
 8001838:	753b      	strb	r3, [r7, #20]
    EColor cpuAttack = pCpuPlayer->eAttackSequential[u8Idx];
 800183a:	7dfb      	ldrb	r3, [r7, #23]
 800183c:	68ba      	ldr	r2, [r7, #8]
 800183e:	4413      	add	r3, r2
 8001840:	789b      	ldrb	r3, [r3, #2]
 8001842:	74fb      	strb	r3, [r7, #19]

    // Calcula o resultado do ataque do Jogador -> CPU
    EAttackOutcome userOutcome = eGetAttackOutcome(userAttack, cpuAttack);
 8001844:	7cfa      	ldrb	r2, [r7, #19]
 8001846:	7d3b      	ldrb	r3, [r7, #20]
 8001848:	4611      	mov	r1, r2
 800184a:	4618      	mov	r0, r3
 800184c:	f000 f88c 	bl	8001968 <eGetAttackOutcome>
 8001850:	4603      	mov	r3, r0
 8001852:	74bb      	strb	r3, [r7, #18]
    uint8_t userDamage = BASE_ATTACK_DAMAGE;
 8001854:	230a      	movs	r3, #10
 8001856:	75bb      	strb	r3, [r7, #22]

    if (userOutcome == eOutcome_SuperEffective)
 8001858:	7cbb      	ldrb	r3, [r7, #18]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d10f      	bne.n	800187e <vInitBattle+0x5e>
    {
      userDamage *= SUPER_EFFECTIVE_MODIFIER;
 800185e:	7dbb      	ldrb	r3, [r7, #22]
 8001860:	ee07 3a90 	vmov	s15, r3
 8001864:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001868:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800186c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001870:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001874:	edc7 7a01 	vstr	s15, [r7, #4]
 8001878:	793b      	ldrb	r3, [r7, #4]
 800187a:	75bb      	strb	r3, [r7, #22]
 800187c:	e011      	b.n	80018a2 <vInitBattle+0x82>
    }
    else if (userOutcome == eOutcome_NotEffective)
 800187e:	7cbb      	ldrb	r3, [r7, #18]
 8001880:	2b02      	cmp	r3, #2
 8001882:	d10e      	bne.n	80018a2 <vInitBattle+0x82>
    {
      userDamage *= NOT_EFFECTIVE_MODIFIER;
 8001884:	7dbb      	ldrb	r3, [r7, #22]
 8001886:	ee07 3a90 	vmov	s15, r3
 800188a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800188e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001892:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001896:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800189a:	edc7 7a01 	vstr	s15, [r7, #4]
 800189e:	793b      	ldrb	r3, [r7, #4]
 80018a0:	75bb      	strb	r3, [r7, #22]
    }

    // Calcula o resultado do ataque da CPU -> Jogador
    EAttackOutcome cpuOutcome = eGetAttackOutcome(cpuAttack, userAttack);
 80018a2:	7d3a      	ldrb	r2, [r7, #20]
 80018a4:	7cfb      	ldrb	r3, [r7, #19]
 80018a6:	4611      	mov	r1, r2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f000 f85d 	bl	8001968 <eGetAttackOutcome>
 80018ae:	4603      	mov	r3, r0
 80018b0:	747b      	strb	r3, [r7, #17]
    uint8_t cpuDamage = BASE_ATTACK_DAMAGE;
 80018b2:	230a      	movs	r3, #10
 80018b4:	757b      	strb	r3, [r7, #21]

    if (cpuOutcome == eOutcome_SuperEffective)
 80018b6:	7c7b      	ldrb	r3, [r7, #17]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d10f      	bne.n	80018dc <vInitBattle+0xbc>
    {
      cpuDamage *= SUPER_EFFECTIVE_MODIFIER;
 80018bc:	7d7b      	ldrb	r3, [r7, #21]
 80018be:	ee07 3a90 	vmov	s15, r3
 80018c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018c6:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80018ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018d2:	edc7 7a01 	vstr	s15, [r7, #4]
 80018d6:	793b      	ldrb	r3, [r7, #4]
 80018d8:	757b      	strb	r3, [r7, #21]
 80018da:	e011      	b.n	8001900 <vInitBattle+0xe0>
    }
    else if (cpuOutcome == eOutcome_NotEffective)
 80018dc:	7c7b      	ldrb	r3, [r7, #17]
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d10e      	bne.n	8001900 <vInitBattle+0xe0>
    {
      cpuDamage *= NOT_EFFECTIVE_MODIFIER;
 80018e2:	7d7b      	ldrb	r3, [r7, #21]
 80018e4:	ee07 3a90 	vmov	s15, r3
 80018e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80018f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80018fc:	793b      	ldrb	r3, [r7, #4]
 80018fe:	757b      	strb	r3, [r7, #21]
    }

    // Aplica o dano, garantindo que a vida não fique negativa
    if (pCpuPlayer->u8HeartPoints >= userDamage)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	7dba      	ldrb	r2, [r7, #22]
 8001906:	429a      	cmp	r2, r3
 8001908:	d807      	bhi.n	800191a <vInitBattle+0xfa>
    {
      pCpuPlayer->u8HeartPoints -= userDamage;
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	781a      	ldrb	r2, [r3, #0]
 800190e:	7dbb      	ldrb	r3, [r7, #22]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	b2da      	uxtb	r2, r3
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	701a      	strb	r2, [r3, #0]
 8001918:	e002      	b.n	8001920 <vInitBattle+0x100>
    }
    else
    {
      pCpuPlayer->u8HeartPoints = 0;
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
    }

    if (pUserPlayer->u8HeartPoints >= cpuDamage)
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	7d7a      	ldrb	r2, [r7, #21]
 8001926:	429a      	cmp	r2, r3
 8001928:	d807      	bhi.n	800193a <vInitBattle+0x11a>
    {
      pUserPlayer->u8HeartPoints -= cpuDamage;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	781a      	ldrb	r2, [r3, #0]
 800192e:	7d7b      	ldrb	r3, [r7, #21]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	b2da      	uxtb	r2, r3
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	701a      	strb	r2, [r3, #0]
 8001938:	e002      	b.n	8001940 <vInitBattle+0x120>
    }
    else
    {
      pUserPlayer->u8HeartPoints = 0;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
    }
    
    // Se a vida de alguém chegar a 0, a batalha pode parar mais cedo
    if(pUserPlayer->u8HeartPoints == 0 || pCpuPlayer->u8HeartPoints == 0)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d00a      	beq.n	800195e <vInitBattle+0x13e>
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d006      	beq.n	800195e <vInitBattle+0x13e>
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8001950:	7dfb      	ldrb	r3, [r7, #23]
 8001952:	3301      	adds	r3, #1
 8001954:	75fb      	strb	r3, [r7, #23]
 8001956:	7dfb      	ldrb	r3, [r7, #23]
 8001958:	2b03      	cmp	r3, #3
 800195a:	f67f af69 	bls.w	8001830 <vInitBattle+0x10>
    {
        break; // Encerra o loop for
    }
  }
}
 800195e:	bf00      	nop
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
	...

08001968 <eGetAttackOutcome>:
 * @param eAttackerAttack: O elemento do atacante.
 * @param eDefenderAttack: O elemento do defensor no mesmo turno.
 * @retval EAttackOutcome: O resultado da interação.
 */
EAttackOutcome eGetAttackOutcome(EColor eAttackerAttack, EColor eDefenderAttack)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	460a      	mov	r2, r1
 8001972:	71fb      	strb	r3, [r7, #7]
 8001974:	4613      	mov	r3, r2
 8001976:	71bb      	strb	r3, [r7, #6]
  switch (eAttackerAttack)
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	2b05      	cmp	r3, #5
 800197c:	d859      	bhi.n	8001a32 <eGetAttackOutcome+0xca>
 800197e:	a201      	add	r2, pc, #4	@ (adr r2, 8001984 <eGetAttackOutcome+0x1c>)
 8001980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001984:	0800199d 	.word	0x0800199d
 8001988:	080019bb 	.word	0x080019bb
 800198c:	080019f7 	.word	0x080019f7
 8001990:	080019d9 	.word	0x080019d9
 8001994:	08001a0b 	.word	0x08001a0b
 8001998:	08001a1f 	.word	0x08001a1f
  {
    case eRed: // FOGO
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Fogo > Terra
 800199c:	79bb      	ldrb	r3, [r7, #6]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d101      	bne.n	80019a6 <eGetAttackOutcome+0x3e>
 80019a2:	2301      	movs	r3, #1
 80019a4:	e053      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective;  //  Fogo > Sombra
 80019a6:	79bb      	ldrb	r3, [r7, #6]
 80019a8:	2b05      	cmp	r3, #5
 80019aa:	d101      	bne.n	80019b0 <eGetAttackOutcome+0x48>
 80019ac:	2301      	movs	r3, #1
 80019ae:	e04e      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlue) return eOutcome_NotEffective;     // Fogo < Agua
 80019b0:	79bb      	ldrb	r3, [r7, #6]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d13f      	bne.n	8001a36 <eGetAttackOutcome+0xce>
 80019b6:	2302      	movs	r3, #2
 80019b8:	e049      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      break;

    case eBlue: // ÁGUA
      if (eDefenderAttack == eRed) return eOutcome_SuperEffective;    // Agua > Fogo
 80019ba:	79bb      	ldrb	r3, [r7, #6]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d101      	bne.n	80019c4 <eGetAttackOutcome+0x5c>
 80019c0:	2301      	movs	r3, #1
 80019c2:	e044      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eGreen) return eOutcome_SuperEffective;  // Agua > Ar
 80019c4:	79bb      	ldrb	r3, [r7, #6]
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d101      	bne.n	80019ce <eGetAttackOutcome+0x66>
 80019ca:	2301      	movs	r3, #1
 80019cc:	e03f      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;   // Agua < Terra
 80019ce:	79bb      	ldrb	r3, [r7, #6]
 80019d0:	2b03      	cmp	r3, #3
 80019d2:	d132      	bne.n	8001a3a <eGetAttackOutcome+0xd2>
 80019d4:	2302      	movs	r3, #2
 80019d6:	e03a      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      break;

    case eYellow: // TERRA
      if (eDefenderAttack == eBlue) return eOutcome_SuperEffective;   // Terra > Agua
 80019d8:	79bb      	ldrb	r3, [r7, #6]
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d101      	bne.n	80019e2 <eGetAttackOutcome+0x7a>
 80019de:	2301      	movs	r3, #1
 80019e0:	e035      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective;  // Terra > Luz
 80019e2:	79bb      	ldrb	r3, [r7, #6]
 80019e4:	2b04      	cmp	r3, #4
 80019e6:	d101      	bne.n	80019ec <eGetAttackOutcome+0x84>
 80019e8:	2301      	movs	r3, #1
 80019ea:	e030      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Terra < Fogo
 80019ec:	79bb      	ldrb	r3, [r7, #6]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d125      	bne.n	8001a3e <eGetAttackOutcome+0xd6>
 80019f2:	2302      	movs	r3, #2
 80019f4:	e02b      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      break;

    case eGreen: // AR
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Ar > Terra
 80019f6:	79bb      	ldrb	r3, [r7, #6]
 80019f8:	2b03      	cmp	r3, #3
 80019fa:	d101      	bne.n	8001a00 <eGetAttackOutcome+0x98>
 80019fc:	2301      	movs	r3, #1
 80019fe:	e026      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Ar < Fogo
 8001a00:	79bb      	ldrb	r3, [r7, #6]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d11d      	bne.n	8001a42 <eGetAttackOutcome+0xda>
 8001a06:	2302      	movs	r3, #2
 8001a08:	e021      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      break;
    
    case eWhite: // LUZ
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective; // Luz > Sombra
 8001a0a:	79bb      	ldrb	r3, [r7, #6]
 8001a0c:	2b05      	cmp	r3, #5
 8001a0e:	d101      	bne.n	8001a14 <eGetAttackOutcome+0xac>
 8001a10:	2301      	movs	r3, #1
 8001a12:	e01c      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;  // Luz < Terra
 8001a14:	79bb      	ldrb	r3, [r7, #6]
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d115      	bne.n	8001a46 <eGetAttackOutcome+0xde>
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	e017      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      break;

    case eBlack: // SOMBRA
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective; // Sombra > Luz
 8001a1e:	79bb      	ldrb	r3, [r7, #6]
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d101      	bne.n	8001a28 <eGetAttackOutcome+0xc0>
 8001a24:	2301      	movs	r3, #1
 8001a26:	e012      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;     // Sombra < Fogo
 8001a28:	79bb      	ldrb	r3, [r7, #6]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10d      	bne.n	8001a4a <eGetAttackOutcome+0xe2>
 8001a2e:	2302      	movs	r3, #2
 8001a30:	e00d      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      break;

    default:
      return eOutcome_Neutral;
 8001a32:	2300      	movs	r3, #0
 8001a34:	e00b      	b.n	8001a4e <eGetAttackOutcome+0xe6>
      break;
 8001a36:	bf00      	nop
 8001a38:	e008      	b.n	8001a4c <eGetAttackOutcome+0xe4>
      break;
 8001a3a:	bf00      	nop
 8001a3c:	e006      	b.n	8001a4c <eGetAttackOutcome+0xe4>
      break;
 8001a3e:	bf00      	nop
 8001a40:	e004      	b.n	8001a4c <eGetAttackOutcome+0xe4>
      break;
 8001a42:	bf00      	nop
 8001a44:	e002      	b.n	8001a4c <eGetAttackOutcome+0xe4>
      break;
 8001a46:	bf00      	nop
 8001a48:	e000      	b.n	8001a4c <eGetAttackOutcome+0xe4>
      break;
 8001a4a:	bf00      	nop
  }
  return eOutcome_Neutral; // Retorno padrão se nenhuma regra se aplicar
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop

08001a5c <ClearScreen>:
#include "ILI9488.h"
#include "fonts.h"
#include "stdint.h"
#include <stdio.h>

void ClearScreen() {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af02      	add	r7, sp, #8
    ILI9488_FillRectangle(0, 0, ILI9488_WIDTH, ILI9488_HEIGHT, ILI9488_BLACK);
 8001a62:	2300      	movs	r3, #0
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001a6a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2000      	movs	r0, #0
 8001a72:	f7ff fb23 	bl	80010bc <ILI9488_FillRectangle>
}
 8001a76:	bf00      	nop
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <DrawMenu>:

void DrawMenu(const char* title, const char** options, int numOptions, int currentSelection) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b092      	sub	sp, #72	@ 0x48
 8001a80:	af04      	add	r7, sp, #16
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
 8001a88:	603b      	str	r3, [r7, #0]
    char buffer[30];

    // Desenha o título com a fonte maior, mais abaixo no ecrã
    sprintf(buffer, "%s", title);
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	492a      	ldr	r1, [pc, #168]	@ (8001b3c <DrawMenu+0xc0>)
 8001a92:	4618      	mov	r0, r3
 8001a94:	f00f fd94 	bl	80115c0 <siprintf>
    ILI9488_WriteString(0, 0, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8001a98:	4b29      	ldr	r3, [pc, #164]	@ (8001b40 <DrawMenu+0xc4>)
 8001a9a:	f107 0114 	add.w	r1, r7, #20
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	9202      	str	r2, [sp, #8]
 8001aa2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001aa6:	9201      	str	r2, [sp, #4]
 8001aa8:	685a      	ldr	r2, [r3, #4]
 8001aaa:	9200      	str	r2, [sp, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	460a      	mov	r2, r1
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	f7ff fba2 	bl	80011fc <ILI9488_WriteString>

    // Desenha as opções com mais espaçamento vertical
    for (int i = 0; i < numOptions; i++) {
 8001ab8:	2300      	movs	r3, #0
 8001aba:	637b      	str	r3, [r7, #52]	@ 0x34
 8001abc:	e035      	b.n	8001b2a <DrawMenu+0xae>
        uint16_t color = (i == currentSelection) ? ILI9488_YELLOW : ILI9488_WHITE;
 8001abe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d102      	bne.n	8001acc <DrawMenu+0x50>
 8001ac6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001aca:	e001      	b.n	8001ad0 <DrawMenu+0x54>
 8001acc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ad0:	867b      	strh	r3, [r7, #50]	@ 0x32
        sprintf(buffer, "%s %s", (i == currentSelection) ? ">" : " ", options[i]);
 8001ad2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d101      	bne.n	8001ade <DrawMenu+0x62>
 8001ada:	491a      	ldr	r1, [pc, #104]	@ (8001b44 <DrawMenu+0xc8>)
 8001adc:	e000      	b.n	8001ae0 <DrawMenu+0x64>
 8001ade:	491a      	ldr	r1, [pc, #104]	@ (8001b48 <DrawMenu+0xcc>)
 8001ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	68ba      	ldr	r2, [r7, #8]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f107 0014 	add.w	r0, r7, #20
 8001aee:	460a      	mov	r2, r1
 8001af0:	4916      	ldr	r1, [pc, #88]	@ (8001b4c <DrawMenu+0xd0>)
 8001af2:	f00f fd65 	bl	80115c0 <siprintf>
        // Aumenta o espaçamento entre as linhas (de 15 para 25)
        ILI9488_WriteString(0, 30 + (i * 20), buffer, Font_7x10, color, ILI9488_BLACK);
 8001af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	461a      	mov	r2, r3
 8001afc:	0092      	lsls	r2, r2, #2
 8001afe:	4413      	add	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	331e      	adds	r3, #30
 8001b06:	b299      	uxth	r1, r3
 8001b08:	4b0d      	ldr	r3, [pc, #52]	@ (8001b40 <DrawMenu+0xc4>)
 8001b0a:	f107 0014 	add.w	r0, r7, #20
 8001b0e:	2200      	movs	r2, #0
 8001b10:	9202      	str	r2, [sp, #8]
 8001b12:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001b14:	9201      	str	r2, [sp, #4]
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	9200      	str	r2, [sp, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	2000      	movs	r0, #0
 8001b20:	f7ff fb6c 	bl	80011fc <ILI9488_WriteString>
    for (int i = 0; i < numOptions; i++) {
 8001b24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b26:	3301      	adds	r3, #1
 8001b28:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	dbc5      	blt.n	8001abe <DrawMenu+0x42>
    }
 8001b32:	bf00      	nop
 8001b34:	bf00      	nop
 8001b36:	3738      	adds	r7, #56	@ 0x38
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	080125fc 	.word	0x080125fc
 8001b40:	20000000 	.word	0x20000000
 8001b44:	08012600 	.word	0x08012600
 8001b48:	08012604 	.word	0x08012604
 8001b4c:	08012608 	.word	0x08012608

08001b50 <KEYPAD_Scan>:
Keypad_Pin_t C_PINS[4] = {{C4_GPIO_Port, C4_Pin}, {C3_GPIO_Port, C3_Pin}, {C2_GPIO_Port, C2_Pin}, {C1_GPIO_Port, C1_Pin}};
// Pinos das linhas (entradas)
Keypad_Pin_t R_PINS[4] = {{R2_GPIO_Port, R2_Pin}, {R1_GPIO_Port, R1_Pin}, {R3_GPIO_Port, R3_Pin}, {R4_GPIO_Port, R4_Pin}};


char KEYPAD_Scan(void) {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
    // Coloca todas as colunas em nível alto
    for (int i = 0; i < 4; i++) {
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	e00f      	b.n	8001b7c <KEYPAD_Scan+0x2c>
        HAL_GPIO_WritePin(C_PINS[i].PORT, C_PINS[i].PIN, GPIO_PIN_SET);
 8001b5c:	4a3e      	ldr	r2, [pc, #248]	@ (8001c58 <KEYPAD_Scan+0x108>)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001b64:	4a3c      	ldr	r2, [pc, #240]	@ (8001c58 <KEYPAD_Scan+0x108>)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	4413      	add	r3, r2
 8001b6c:	889b      	ldrh	r3, [r3, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	4619      	mov	r1, r3
 8001b72:	f002 fea7 	bl	80048c4 <HAL_GPIO_WritePin>
    for (int i = 0; i < 4; i++) {
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b03      	cmp	r3, #3
 8001b80:	ddec      	ble.n	8001b5c <KEYPAD_Scan+0xc>
    }

    // Loop para varrer cada coluna
    for (int col = 0; col < 4; col++) {
 8001b82:	2300      	movs	r3, #0
 8001b84:	60bb      	str	r3, [r7, #8]
 8001b86:	e05e      	b.n	8001c46 <KEYPAD_Scan+0xf6>
        // Ativa a coluna atual (coloca em nível baixo)
        HAL_GPIO_WritePin(C_PINS[col].PORT, C_PINS[col].PIN, GPIO_PIN_RESET);
 8001b88:	4a33      	ldr	r2, [pc, #204]	@ (8001c58 <KEYPAD_Scan+0x108>)
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001b90:	4a31      	ldr	r2, [pc, #196]	@ (8001c58 <KEYPAD_Scan+0x108>)
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	4413      	add	r3, r2
 8001b98:	889b      	ldrh	r3, [r3, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	f002 fe91 	bl	80048c4 <HAL_GPIO_WritePin>

        // Verifica qual linha foi para nível baixo
        for (int row = 0; row < 4; row++) {
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
 8001ba6:	e03b      	b.n	8001c20 <KEYPAD_Scan+0xd0>
            if (HAL_GPIO_ReadPin(R_PINS[row].PORT, R_PINS[row].PIN) == GPIO_PIN_RESET) {
 8001ba8:	4a2c      	ldr	r2, [pc, #176]	@ (8001c5c <KEYPAD_Scan+0x10c>)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001bb0:	492a      	ldr	r1, [pc, #168]	@ (8001c5c <KEYPAD_Scan+0x10c>)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	440b      	add	r3, r1
 8001bb8:	889b      	ldrh	r3, [r3, #4]
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	f002 fe69 	bl	8004894 <HAL_GPIO_ReadPin>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d128      	bne.n	8001c1a <KEYPAD_Scan+0xca>
                // Botão pressionado!
                
                // --- Debounce e espera soltar a tecla ---
                HAL_Delay(50); // Simples debounce por atraso
 8001bc8:	2032      	movs	r0, #50	@ 0x32
 8001bca:	f001 fe11 	bl	80037f0 <HAL_Delay>

                // Espera o usuário soltar a tecla para não ler a mesma tecla várias vezes
                while(HAL_GPIO_ReadPin(R_PINS[row].PORT, R_PINS[row].PIN) == GPIO_PIN_RESET);
 8001bce:	bf00      	nop
 8001bd0:	4a22      	ldr	r2, [pc, #136]	@ (8001c5c <KEYPAD_Scan+0x10c>)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001bd8:	4920      	ldr	r1, [pc, #128]	@ (8001c5c <KEYPAD_Scan+0x10c>)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	440b      	add	r3, r1
 8001be0:	889b      	ldrh	r3, [r3, #4]
 8001be2:	4619      	mov	r1, r3
 8001be4:	4610      	mov	r0, r2
 8001be6:	f002 fe55 	bl	8004894 <HAL_GPIO_ReadPin>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0ef      	beq.n	8001bd0 <KEYPAD_Scan+0x80>
                
                // Restaura a coluna para nível alto antes de retornar
                HAL_GPIO_WritePin(C_PINS[col].PORT, C_PINS[col].PIN, GPIO_PIN_SET);
 8001bf0:	4a19      	ldr	r2, [pc, #100]	@ (8001c58 <KEYPAD_Scan+0x108>)
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001bf8:	4a17      	ldr	r2, [pc, #92]	@ (8001c58 <KEYPAD_Scan+0x108>)
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	4413      	add	r3, r2
 8001c00:	889b      	ldrh	r3, [r3, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	4619      	mov	r1, r3
 8001c06:	f002 fe5d 	bl	80048c4 <HAL_GPIO_WritePin>

                return KEYPAD_MAP[row][col];
 8001c0a:	4a15      	ldr	r2, [pc, #84]	@ (8001c60 <KEYPAD_Scan+0x110>)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	441a      	add	r2, r3
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	4413      	add	r3, r2
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	e019      	b.n	8001c4e <KEYPAD_Scan+0xfe>
        for (int row = 0; row < 4; row++) {
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2b03      	cmp	r3, #3
 8001c24:	ddc0      	ble.n	8001ba8 <KEYPAD_Scan+0x58>
            }
        }

        // Desativa a coluna atual antes de ir para a próxima
        HAL_GPIO_WritePin(C_PINS[col].PORT, C_PINS[col].PIN, GPIO_PIN_SET);
 8001c26:	4a0c      	ldr	r2, [pc, #48]	@ (8001c58 <KEYPAD_Scan+0x108>)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c58 <KEYPAD_Scan+0x108>)
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	4413      	add	r3, r2
 8001c36:	889b      	ldrh	r3, [r3, #4]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	f002 fe42 	bl	80048c4 <HAL_GPIO_WritePin>
    for (int col = 0; col < 4; col++) {
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	3301      	adds	r3, #1
 8001c44:	60bb      	str	r3, [r7, #8]
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	dd9d      	ble.n	8001b88 <KEYPAD_Scan+0x38>
    }

    return '\0'; // Retorna nulo se nenhuma tecla for pressionada
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000008 	.word	0x20000008
 8001c5c:	20000028 	.word	0x20000028
 8001c60:	0801314c 	.word	0x0801314c

08001c64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c64:	b5b0      	push	{r4, r5, r7, lr}
 8001c66:	b0a6      	sub	sp, #152	@ 0x98
 8001c68:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c6a:	f001 fd7f 	bl	800376c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c6e:	f000 f94d 	bl	8001f0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c72:	f000 fa8d 	bl	8002190 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c76:	f000 fa63 	bl	8002140 <MX_DMA_Init>
  MX_I2C2_Init();
 8001c7a:	f000 f9b1 	bl	8001fe0 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8001c7e:	f000 f9dd 	bl	800203c <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 8001c82:	f000 f9fd 	bl	8002080 <MX_SPI1_Init>
  MX_UART4_Init();
 8001c86:	f000 fa31 	bl	80020ec <MX_UART4_Init>
  MX_FATFS_Init();
 8001c8a:	f009 fe49 	bl	800b920 <MX_FATFS_Init>
  // ETAPA DE INICIALIZAÇÃO
  //--------------------------------------------------------------------

  // 1. Inicializa o display. Ele usará a velocidade alta do SPI configurada
  //    no MX_SPI1_Init(), o que é ótimo para performance gráfica.
  ILI9488_Init();
 8001c8e:	f7ff f8b7 	bl	8000e00 <ILI9488_Init>

  // 2. Acende o backlight do display.
  //    (Assumindo que seu pino é o LCD_LED_Pin, como no seu MX_GPIO_Init)
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_SET);
 8001c92:	2201      	movs	r2, #1
 8001c94:	2180      	movs	r1, #128	@ 0x80
 8001c96:	488c      	ldr	r0, [pc, #560]	@ (8001ec8 <main+0x264>)
 8001c98:	f002 fe14 	bl	80048c4 <HAL_GPIO_WritePin>

  // 3. Prepara a tela para o usuário com uma mensagem de boas-vindas.
  ILI9488_FillScreen(ILI9488_BLACK);
 8001c9c:	2000      	movs	r0, #0
 8001c9e:	f7ff faf9 	bl	8001294 <ILI9488_FillScreen>
  
  char buffer[40];

  // 1. Verifica se o multiplexador TCA9548A está respondendo
  ILI9488_WriteString(10, 30, "Verificando MUX...", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8001ca2:	4b8a      	ldr	r3, [pc, #552]	@ (8001ecc <main+0x268>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	9202      	str	r2, [sp, #8]
 8001ca8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cac:	9201      	str	r2, [sp, #4]
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	9200      	str	r2, [sp, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a86      	ldr	r2, [pc, #536]	@ (8001ed0 <main+0x26c>)
 8001cb6:	211e      	movs	r1, #30
 8001cb8:	200a      	movs	r0, #10
 8001cba:	f7ff fa9f 	bl	80011fc <ILI9488_WriteString>
  if (HAL_I2C_IsDeviceReady(&hi2c2, MUX_ADDR, 2, 100) == HAL_OK)
 8001cbe:	2364      	movs	r3, #100	@ 0x64
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	21e0      	movs	r1, #224	@ 0xe0
 8001cc4:	4883      	ldr	r0, [pc, #524]	@ (8001ed4 <main+0x270>)
 8001cc6:	f003 fb9b 	bl	8005400 <HAL_I2C_IsDeviceReady>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d111      	bne.n	8001cf4 <main+0x90>
  {
    ILI9488_WriteString(10, 50, "Multiplexador OK!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8001cd0:	4b7e      	ldr	r3, [pc, #504]	@ (8001ecc <main+0x268>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	9202      	str	r2, [sp, #8]
 8001cd6:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001cda:	9201      	str	r2, [sp, #4]
 8001cdc:	685a      	ldr	r2, [r3, #4]
 8001cde:	9200      	str	r2, [sp, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a7d      	ldr	r2, [pc, #500]	@ (8001ed8 <main+0x274>)
 8001ce4:	2132      	movs	r1, #50	@ 0x32
 8001ce6:	200a      	movs	r0, #10
 8001ce8:	f7ff fa88 	bl	80011fc <ILI9488_WriteString>
    // Trava aqui se o MUX falhar, pois nada mais vai funcionar
    while (1);
  }

  // 2. Inicializa e verifica cada um dos 4 sensores de cor
  for (int i = 0; i < 4; i++)
 8001cec:	2300      	movs	r3, #0
 8001cee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001cf2:	e088      	b.n	8001e06 <main+0x1a2>
    ILI9488_WriteString(10, 50, "Falha no Multiplexador!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8001cf4:	4b75      	ldr	r3, [pc, #468]	@ (8001ecc <main+0x268>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	9202      	str	r2, [sp, #8]
 8001cfa:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001cfe:	9201      	str	r2, [sp, #4]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	9200      	str	r2, [sp, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a75      	ldr	r2, [pc, #468]	@ (8001edc <main+0x278>)
 8001d08:	2132      	movs	r1, #50	@ 0x32
 8001d0a:	200a      	movs	r0, #10
 8001d0c:	f7ff fa76 	bl	80011fc <ILI9488_WriteString>
    while (1);
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <main+0xac>
  {
    sprintf(buffer, "Iniciando Sensor %d...", i + 1);
 8001d14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d18:	1c5a      	adds	r2, r3, #1
 8001d1a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d1e:	4970      	ldr	r1, [pc, #448]	@ (8001ee0 <main+0x27c>)
 8001d20:	4618      	mov	r0, r3
 8001d22:	f00f fc4d 	bl	80115c0 <siprintf>
    ILI9488_WriteString(10, 80 + (i * 30), buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8001d26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	0112      	lsls	r2, r2, #4
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	3350      	adds	r3, #80	@ 0x50
 8001d38:	b299      	uxth	r1, r3
 8001d3a:	4b64      	ldr	r3, [pc, #400]	@ (8001ecc <main+0x268>)
 8001d3c:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 8001d40:	2200      	movs	r2, #0
 8001d42:	9202      	str	r2, [sp, #8]
 8001d44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d48:	9201      	str	r2, [sp, #4]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	9200      	str	r2, [sp, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4602      	mov	r2, r0
 8001d52:	200a      	movs	r0, #10
 8001d54:	f7ff fa52 	bl	80011fc <ILI9488_WriteString>

    if (TCS3472_Init(&hi2c2, i))
 8001d58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	4619      	mov	r1, r3
 8001d60:	485c      	ldr	r0, [pc, #368]	@ (8001ed4 <main+0x270>)
 8001d62:	f7ff fbe1 	bl	8001528 <TCS3472_Init>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d022      	beq.n	8001db2 <main+0x14e>
    {
      sprintf(buffer, "Sensor de Cor %d OK!", i + 1);
 8001d6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d70:	1c5a      	adds	r2, r3, #1
 8001d72:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d76:	495b      	ldr	r1, [pc, #364]	@ (8001ee4 <main+0x280>)
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f00f fc21 	bl	80115c0 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8001d7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	461a      	mov	r2, r3
 8001d86:	0112      	lsls	r2, r2, #4
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	335f      	adds	r3, #95	@ 0x5f
 8001d90:	b299      	uxth	r1, r3
 8001d92:	4b4e      	ldr	r3, [pc, #312]	@ (8001ecc <main+0x268>)
 8001d94:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 8001d98:	2200      	movs	r2, #0
 8001d9a:	9202      	str	r2, [sp, #8]
 8001d9c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001da0:	9201      	str	r2, [sp, #4]
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	9200      	str	r2, [sp, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4602      	mov	r2, r0
 8001daa:	200a      	movs	r0, #10
 8001dac:	f7ff fa26 	bl	80011fc <ILI9488_WriteString>
 8001db0:	e021      	b.n	8001df6 <main+0x192>
    }
    else
    {
      sprintf(buffer, "Erro no Sensor de Cor %d!", i + 1);
 8001db2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001db6:	1c5a      	adds	r2, r3, #1
 8001db8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001dbc:	494a      	ldr	r1, [pc, #296]	@ (8001ee8 <main+0x284>)
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f00f fbfe 	bl	80115c0 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8001dc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	461a      	mov	r2, r3
 8001dcc:	0112      	lsls	r2, r2, #4
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	335f      	adds	r3, #95	@ 0x5f
 8001dd6:	b299      	uxth	r1, r3
 8001dd8:	4b3c      	ldr	r3, [pc, #240]	@ (8001ecc <main+0x268>)
 8001dda:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 8001dde:	2200      	movs	r2, #0
 8001de0:	9202      	str	r2, [sp, #8]
 8001de2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001de6:	9201      	str	r2, [sp, #4]
 8001de8:	685a      	ldr	r2, [r3, #4]
 8001dea:	9200      	str	r2, [sp, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4602      	mov	r2, r0
 8001df0:	200a      	movs	r0, #10
 8001df2:	f7ff fa03 	bl	80011fc <ILI9488_WriteString>
    }
    HAL_Delay(250); // Aumenta o tempo para podermos ler
 8001df6:	20fa      	movs	r0, #250	@ 0xfa
 8001df8:	f001 fcfa 	bl	80037f0 <HAL_Delay>
  for (int i = 0; i < 4; i++)
 8001dfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e00:	3301      	adds	r3, #1
 8001e02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001e06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e0a:	2b03      	cmp	r3, #3
 8001e0c:	dd82      	ble.n	8001d14 <main+0xb0>
  }

  ILI9488_WriteString(20, 280, "Sistema Iniciado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8001e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8001ecc <main+0x268>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	9202      	str	r2, [sp, #8]
 8001e14:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001e18:	9201      	str	r2, [sp, #4]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	9200      	str	r2, [sp, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a32      	ldr	r2, [pc, #200]	@ (8001eec <main+0x288>)
 8001e22:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001e26:	2014      	movs	r0, #20
 8001e28:	f7ff f9e8 	bl	80011fc <ILI9488_WriteString>
  HAL_Delay(2000); // Uma pequena pausa para o usuário ler a mensagem.
 8001e2c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e30:	f001 fcde 	bl	80037f0 <HAL_Delay>

  // 4. Limpa a tela para começar a desenhar.
  ILI9488_FillScreen(ILI9488_BLACK);
 8001e34:	2000      	movs	r0, #0
 8001e36:	f7ff fa2d 	bl	8001294 <ILI9488_FillScreen>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osMutexDef(gameMutex);
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8001e3e:	2300      	movs	r3, #0
 8001e40:	65bb      	str	r3, [r7, #88]	@ 0x58
  gameMutexHandle = osMutexCreate(osMutex(gameMutex));
 8001e42:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e46:	4618      	mov	r0, r3
 8001e48:	f00c face 	bl	800e3e8 <osMutexCreate>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	4a28      	ldr	r2, [pc, #160]	@ (8001ef0 <main+0x28c>)
 8001e50:	6013      	str	r3, [r2, #0]

  osThreadDef(initPutHalTask, StartInputHalTask, osPriorityNormal, 0, 128);
 8001e52:	4b28      	ldr	r3, [pc, #160]	@ (8001ef4 <main+0x290>)
 8001e54:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001e58:	461d      	mov	r5, r3
 8001e5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e5e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  inputHalTaskHandle = osThreadCreate(osThread(initPutHalTask), NULL);
 8001e66:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f00c fa5b 	bl	800e328 <osThreadCreate>
 8001e72:	4603      	mov	r3, r0
 8001e74:	4a20      	ldr	r2, [pc, #128]	@ (8001ef8 <main+0x294>)
 8001e76:	6013      	str	r3, [r2, #0]

  osThreadDef(gameTask, StartGameTask, osPriorityNormal, 0, 256);
 8001e78:	4b20      	ldr	r3, [pc, #128]	@ (8001efc <main+0x298>)
 8001e7a:	f107 041c 	add.w	r4, r7, #28
 8001e7e:	461d      	mov	r5, r3
 8001e80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e84:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  gameTaskHandle = osThreadCreate(osThread(gameTask), NULL);
 8001e8c:	f107 031c 	add.w	r3, r7, #28
 8001e90:	2100      	movs	r1, #0
 8001e92:	4618      	mov	r0, r3
 8001e94:	f00c fa48 	bl	800e328 <osThreadCreate>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	4a19      	ldr	r2, [pc, #100]	@ (8001f00 <main+0x29c>)
 8001e9c:	6013      	str	r3, [r2, #0]

  osThreadDef(displayTask, StartDisplayTask, osPriorityNormal, 0, 256);
 8001e9e:	4b19      	ldr	r3, [pc, #100]	@ (8001f04 <main+0x2a0>)
 8001ea0:	463c      	mov	r4, r7
 8001ea2:	461d      	mov	r5, r3
 8001ea4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ea6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ea8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001eac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f00c fa37 	bl	800e328 <osThreadCreate>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	4a12      	ldr	r2, [pc, #72]	@ (8001f08 <main+0x2a4>)
 8001ebe:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001ec0:	f00c fa0f 	bl	800e2e2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ec4:	bf00      	nop
 8001ec6:	e7fd      	b.n	8001ec4 <main+0x260>
 8001ec8:	40020800 	.word	0x40020800
 8001ecc:	20000000 	.word	0x20000000
 8001ed0:	08012670 	.word	0x08012670
 8001ed4:	2000036c 	.word	0x2000036c
 8001ed8:	08012684 	.word	0x08012684
 8001edc:	08012698 	.word	0x08012698
 8001ee0:	080126b0 	.word	0x080126b0
 8001ee4:	080126c8 	.word	0x080126c8
 8001ee8:	080126e0 	.word	0x080126e0
 8001eec:	080126fc 	.word	0x080126fc
 8001ef0:	200005b0 	.word	0x200005b0
 8001ef4:	08012720 	.word	0x08012720
 8001ef8:	200005a4 	.word	0x200005a4
 8001efc:	08012748 	.word	0x08012748
 8001f00:	200005a8 	.word	0x200005a8
 8001f04:	08012770 	.word	0x08012770
 8001f08:	200005ac 	.word	0x200005ac

08001f0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b094      	sub	sp, #80	@ 0x50
 8001f10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f12:	f107 0320 	add.w	r3, r7, #32
 8001f16:	2230      	movs	r2, #48	@ 0x30
 8001f18:	2100      	movs	r1, #0
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f00f fbb5 	bl	801168a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f20:	f107 030c 	add.w	r3, r7, #12
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
 8001f2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f30:	2300      	movs	r3, #0
 8001f32:	60bb      	str	r3, [r7, #8]
 8001f34:	4b28      	ldr	r3, [pc, #160]	@ (8001fd8 <SystemClock_Config+0xcc>)
 8001f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f38:	4a27      	ldr	r2, [pc, #156]	@ (8001fd8 <SystemClock_Config+0xcc>)
 8001f3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f40:	4b25      	ldr	r3, [pc, #148]	@ (8001fd8 <SystemClock_Config+0xcc>)
 8001f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	607b      	str	r3, [r7, #4]
 8001f50:	4b22      	ldr	r3, [pc, #136]	@ (8001fdc <SystemClock_Config+0xd0>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a21      	ldr	r2, [pc, #132]	@ (8001fdc <SystemClock_Config+0xd0>)
 8001f56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f5a:	6013      	str	r3, [r2, #0]
 8001f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fdc <SystemClock_Config+0xd0>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f70:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f72:	2302      	movs	r3, #2
 8001f74:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f76:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001f7c:	2304      	movs	r3, #4
 8001f7e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f80:	23a8      	movs	r3, #168	@ 0xa8
 8001f82:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f84:	2302      	movs	r3, #2
 8001f86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f88:	2307      	movs	r3, #7
 8001f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f8c:	f107 0320 	add.w	r3, r7, #32
 8001f90:	4618      	mov	r0, r3
 8001f92:	f005 fcab 	bl	80078ec <HAL_RCC_OscConfig>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001f9c:	f000 ffba 	bl	8002f14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fa0:	230f      	movs	r3, #15
 8001fa2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fac:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001fb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fb6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fb8:	f107 030c 	add.w	r3, r7, #12
 8001fbc:	2105      	movs	r1, #5
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f005 ff0c 	bl	8007ddc <HAL_RCC_ClockConfig>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001fca:	f000 ffa3 	bl	8002f14 <Error_Handler>
  }
}
 8001fce:	bf00      	nop
 8001fd0:	3750      	adds	r7, #80	@ 0x50
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40007000 	.word	0x40007000

08001fe0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001fe4:	4b12      	ldr	r3, [pc, #72]	@ (8002030 <MX_I2C2_Init+0x50>)
 8001fe6:	4a13      	ldr	r2, [pc, #76]	@ (8002034 <MX_I2C2_Init+0x54>)
 8001fe8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001fea:	4b11      	ldr	r3, [pc, #68]	@ (8002030 <MX_I2C2_Init+0x50>)
 8001fec:	4a12      	ldr	r2, [pc, #72]	@ (8002038 <MX_I2C2_Init+0x58>)
 8001fee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8002030 <MX_I2C2_Init+0x50>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <MX_I2C2_Init+0x50>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <MX_I2C2_Init+0x50>)
 8001ffe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002002:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002004:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <MX_I2C2_Init+0x50>)
 8002006:	2200      	movs	r2, #0
 8002008:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800200a:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <MX_I2C2_Init+0x50>)
 800200c:	2200      	movs	r2, #0
 800200e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002010:	4b07      	ldr	r3, [pc, #28]	@ (8002030 <MX_I2C2_Init+0x50>)
 8002012:	2200      	movs	r2, #0
 8002014:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002016:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <MX_I2C2_Init+0x50>)
 8002018:	2200      	movs	r2, #0
 800201a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800201c:	4804      	ldr	r0, [pc, #16]	@ (8002030 <MX_I2C2_Init+0x50>)
 800201e:	f002 fc6b 	bl	80048f8 <HAL_I2C_Init>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002028:	f000 ff74 	bl	8002f14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800202c:	bf00      	nop
 800202e:	bd80      	pop	{r7, pc}
 8002030:	2000036c 	.word	0x2000036c
 8002034:	40005800 	.word	0x40005800
 8002038:	000186a0 	.word	0x000186a0

0800203c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002040:	4b0d      	ldr	r3, [pc, #52]	@ (8002078 <MX_SDIO_SD_Init+0x3c>)
 8002042:	4a0e      	ldr	r2, [pc, #56]	@ (800207c <MX_SDIO_SD_Init+0x40>)
 8002044:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002046:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <MX_SDIO_SD_Init+0x3c>)
 8002048:	2200      	movs	r2, #0
 800204a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800204c:	4b0a      	ldr	r3, [pc, #40]	@ (8002078 <MX_SDIO_SD_Init+0x3c>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002052:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <MX_SDIO_SD_Init+0x3c>)
 8002054:	2200      	movs	r2, #0
 8002056:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002058:	4b07      	ldr	r3, [pc, #28]	@ (8002078 <MX_SDIO_SD_Init+0x3c>)
 800205a:	2200      	movs	r2, #0
 800205c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 800205e:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <MX_SDIO_SD_Init+0x3c>)
 8002060:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002064:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8002066:	4b04      	ldr	r3, [pc, #16]	@ (8002078 <MX_SDIO_SD_Init+0x3c>)
 8002068:	2202      	movs	r2, #2
 800206a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	200003c0 	.word	0x200003c0
 800207c:	40012c00 	.word	0x40012c00

08002080 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002084:	4b17      	ldr	r3, [pc, #92]	@ (80020e4 <MX_SPI1_Init+0x64>)
 8002086:	4a18      	ldr	r2, [pc, #96]	@ (80020e8 <MX_SPI1_Init+0x68>)
 8002088:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800208a:	4b16      	ldr	r3, [pc, #88]	@ (80020e4 <MX_SPI1_Init+0x64>)
 800208c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002090:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002092:	4b14      	ldr	r3, [pc, #80]	@ (80020e4 <MX_SPI1_Init+0x64>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002098:	4b12      	ldr	r3, [pc, #72]	@ (80020e4 <MX_SPI1_Init+0x64>)
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800209e:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020a4:	4b0f      	ldr	r3, [pc, #60]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020aa:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80020b2:	4b0c      	ldr	r3, [pc, #48]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020b4:	2208      	movs	r2, #8
 80020b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020b8:	4b0a      	ldr	r3, [pc, #40]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020be:	4b09      	ldr	r3, [pc, #36]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020c4:	4b07      	ldr	r3, [pc, #28]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80020ca:	4b06      	ldr	r3, [pc, #24]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020cc:	220a      	movs	r2, #10
 80020ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80020d0:	4804      	ldr	r0, [pc, #16]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020d2:	f007 f92d 	bl	8009330 <HAL_SPI_Init>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80020dc:	f000 ff1a 	bl	8002f14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80020e0:	bf00      	nop
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20000444 	.word	0x20000444
 80020e8:	40013000 	.word	0x40013000

080020ec <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80020f0:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <MX_UART4_Init+0x4c>)
 80020f2:	4a12      	ldr	r2, [pc, #72]	@ (800213c <MX_UART4_Init+0x50>)
 80020f4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80020f6:	4b10      	ldr	r3, [pc, #64]	@ (8002138 <MX_UART4_Init+0x4c>)
 80020f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020fc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80020fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002138 <MX_UART4_Init+0x4c>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002104:	4b0c      	ldr	r3, [pc, #48]	@ (8002138 <MX_UART4_Init+0x4c>)
 8002106:	2200      	movs	r2, #0
 8002108:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800210a:	4b0b      	ldr	r3, [pc, #44]	@ (8002138 <MX_UART4_Init+0x4c>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002110:	4b09      	ldr	r3, [pc, #36]	@ (8002138 <MX_UART4_Init+0x4c>)
 8002112:	220c      	movs	r2, #12
 8002114:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002116:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <MX_UART4_Init+0x4c>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800211c:	4b06      	ldr	r3, [pc, #24]	@ (8002138 <MX_UART4_Init+0x4c>)
 800211e:	2200      	movs	r2, #0
 8002120:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002122:	4805      	ldr	r0, [pc, #20]	@ (8002138 <MX_UART4_Init+0x4c>)
 8002124:	f007 ff68 	bl	8009ff8 <HAL_UART_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800212e:	f000 fef1 	bl	8002f14 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	2000049c 	.word	0x2000049c
 800213c:	40004c00 	.word	0x40004c00

08002140 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	607b      	str	r3, [r7, #4]
 800214a:	4b10      	ldr	r3, [pc, #64]	@ (800218c <MX_DMA_Init+0x4c>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	4a0f      	ldr	r2, [pc, #60]	@ (800218c <MX_DMA_Init+0x4c>)
 8002150:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002154:	6313      	str	r3, [r2, #48]	@ 0x30
 8002156:	4b0d      	ldr	r3, [pc, #52]	@ (800218c <MX_DMA_Init+0x4c>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8002162:	2200      	movs	r2, #0
 8002164:	2105      	movs	r1, #5
 8002166:	203b      	movs	r0, #59	@ 0x3b
 8002168:	f001 fc1e 	bl	80039a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800216c:	203b      	movs	r0, #59	@ 0x3b
 800216e:	f001 fc37 	bl	80039e0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002172:	2200      	movs	r2, #0
 8002174:	2105      	movs	r1, #5
 8002176:	2045      	movs	r0, #69	@ 0x45
 8002178:	f001 fc16 	bl	80039a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800217c:	2045      	movs	r0, #69	@ 0x45
 800217e:	f001 fc2f 	bl	80039e0 <HAL_NVIC_EnableIRQ>

}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800

08002190 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08a      	sub	sp, #40	@ 0x28
 8002194:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]
 80021a0:	609a      	str	r2, [r3, #8]
 80021a2:	60da      	str	r2, [r3, #12]
 80021a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]
 80021aa:	4b49      	ldr	r3, [pc, #292]	@ (80022d0 <MX_GPIO_Init+0x140>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	4a48      	ldr	r2, [pc, #288]	@ (80022d0 <MX_GPIO_Init+0x140>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b6:	4b46      	ldr	r3, [pc, #280]	@ (80022d0 <MX_GPIO_Init+0x140>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	613b      	str	r3, [r7, #16]
 80021c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	4b42      	ldr	r3, [pc, #264]	@ (80022d0 <MX_GPIO_Init+0x140>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ca:	4a41      	ldr	r2, [pc, #260]	@ (80022d0 <MX_GPIO_Init+0x140>)
 80021cc:	f043 0302 	orr.w	r3, r3, #2
 80021d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021d2:	4b3f      	ldr	r3, [pc, #252]	@ (80022d0 <MX_GPIO_Init+0x140>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	60bb      	str	r3, [r7, #8]
 80021e2:	4b3b      	ldr	r3, [pc, #236]	@ (80022d0 <MX_GPIO_Init+0x140>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	4a3a      	ldr	r2, [pc, #232]	@ (80022d0 <MX_GPIO_Init+0x140>)
 80021e8:	f043 0304 	orr.w	r3, r3, #4
 80021ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ee:	4b38      	ldr	r3, [pc, #224]	@ (80022d0 <MX_GPIO_Init+0x140>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f2:	f003 0304 	and.w	r3, r3, #4
 80021f6:	60bb      	str	r3, [r7, #8]
 80021f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	607b      	str	r3, [r7, #4]
 80021fe:	4b34      	ldr	r3, [pc, #208]	@ (80022d0 <MX_GPIO_Init+0x140>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002202:	4a33      	ldr	r2, [pc, #204]	@ (80022d0 <MX_GPIO_Init+0x140>)
 8002204:	f043 0308 	orr.w	r3, r3, #8
 8002208:	6313      	str	r3, [r2, #48]	@ 0x30
 800220a:	4b31      	ldr	r3, [pc, #196]	@ (80022d0 <MX_GPIO_Init+0x140>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	f003 0308 	and.w	r3, r3, #8
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8002216:	2200      	movs	r2, #0
 8002218:	2110      	movs	r1, #16
 800221a:	482e      	ldr	r0, [pc, #184]	@ (80022d4 <MX_GPIO_Init+0x144>)
 800221c:	f002 fb52 	bl	80048c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|C3_Pin, GPIO_PIN_RESET);
 8002220:	2200      	movs	r2, #0
 8002222:	210b      	movs	r1, #11
 8002224:	482c      	ldr	r0, [pc, #176]	@ (80022d8 <MX_GPIO_Init+0x148>)
 8002226:	f002 fb4d 	bl	80048c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_RESET);
 800222a:	2200      	movs	r2, #0
 800222c:	2180      	movs	r1, #128	@ 0x80
 800222e:	482b      	ldr	r0, [pc, #172]	@ (80022dc <MX_GPIO_Init+0x14c>)
 8002230:	f002 fb48 	bl	80048c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, C1_Pin|C2_Pin|C4_Pin, GPIO_PIN_RESET);
 8002234:	2200      	movs	r2, #0
 8002236:	210b      	movs	r1, #11
 8002238:	4829      	ldr	r0, [pc, #164]	@ (80022e0 <MX_GPIO_Init+0x150>)
 800223a:	f002 fb43 	bl	80048c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 800223e:	2310      	movs	r3, #16
 8002240:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002242:	2301      	movs	r3, #1
 8002244:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224a:	2300      	movs	r3, #0
 800224c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800224e:	f107 0314 	add.w	r3, r7, #20
 8002252:	4619      	mov	r1, r3
 8002254:	481f      	ldr	r0, [pc, #124]	@ (80022d4 <MX_GPIO_Init+0x144>)
 8002256:	f002 f981 	bl	800455c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin C3_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|C3_Pin;
 800225a:	230b      	movs	r3, #11
 800225c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225e:	2301      	movs	r3, #1
 8002260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002266:	2300      	movs	r3, #0
 8002268:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800226a:	f107 0314 	add.w	r3, r7, #20
 800226e:	4619      	mov	r1, r3
 8002270:	4819      	ldr	r0, [pc, #100]	@ (80022d8 <MX_GPIO_Init+0x148>)
 8002272:	f002 f973 	bl	800455c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_LED_Pin */
  GPIO_InitStruct.Pin = LCD_LED_Pin;
 8002276:	2380      	movs	r3, #128	@ 0x80
 8002278:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800227a:	2301      	movs	r3, #1
 800227c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2300      	movs	r3, #0
 8002284:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_LED_GPIO_Port, &GPIO_InitStruct);
 8002286:	f107 0314 	add.w	r3, r7, #20
 800228a:	4619      	mov	r1, r3
 800228c:	4813      	ldr	r0, [pc, #76]	@ (80022dc <MX_GPIO_Init+0x14c>)
 800228e:	f002 f965 	bl	800455c <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_Pin C2_Pin C4_Pin */
  GPIO_InitStruct.Pin = C1_Pin|C2_Pin|C4_Pin;
 8002292:	230b      	movs	r3, #11
 8002294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002296:	2301      	movs	r3, #1
 8002298:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	2300      	movs	r3, #0
 800229c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229e:	2300      	movs	r3, #0
 80022a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022a2:	f107 0314 	add.w	r3, r7, #20
 80022a6:	4619      	mov	r1, r3
 80022a8:	480d      	ldr	r0, [pc, #52]	@ (80022e0 <MX_GPIO_Init+0x150>)
 80022aa:	f002 f957 	bl	800455c <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin */
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|R3_Pin|R4_Pin;
 80022ae:	23f0      	movs	r3, #240	@ 0xf0
 80022b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022b6:	2301      	movs	r3, #1
 80022b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022ba:	f107 0314 	add.w	r3, r7, #20
 80022be:	4619      	mov	r1, r3
 80022c0:	4807      	ldr	r0, [pc, #28]	@ (80022e0 <MX_GPIO_Init+0x150>)
 80022c2:	f002 f94b 	bl	800455c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80022c6:	bf00      	nop
 80022c8:	3728      	adds	r7, #40	@ 0x28
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40020000 	.word	0x40020000
 80022d8:	40020400 	.word	0x40020400
 80022dc:	40020800 	.word	0x40020800
 80022e0:	40020c00 	.word	0x40020c00

080022e4 <StartInputHalTask>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

void StartInputHalTask(void const * argument)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  char cCurrent;
  /* Infinite loop */
  for(;;) // O loop infinito de uma tarefa RTOS é "for(;;)"
  {
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 80022ec:	f7ff fc30 	bl	8001b50 <KEYPAD_Scan>
 80022f0:	4603      	mov	r3, r0
 80022f2:	72fb      	strb	r3, [r7, #11]
    if(cCurrent != '\0')
 80022f4:	7afb      	ldrb	r3, [r7, #11]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <StartInputHalTask+0x1c>
    {
      keyPressed = cCurrent;
 80022fa:	4a0d      	ldr	r2, [pc, #52]	@ (8002330 <StartInputHalTask+0x4c>)
 80022fc:	7afb      	ldrb	r3, [r7, #11]
 80022fe:	7013      	strb	r3, [r2, #0]
    }
    for (int i = 0; i < 4; i++) {
 8002300:	2300      	movs	r3, #0
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	e00c      	b.n	8002320 <StartInputHalTask+0x3c>
        TCS3472_ReadData(&hi2c2, i, &colorData[i]);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	b2d9      	uxtb	r1, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4a09      	ldr	r2, [pc, #36]	@ (8002334 <StartInputHalTask+0x50>)
 8002310:	4413      	add	r3, r2
 8002312:	461a      	mov	r2, r3
 8002314:	4808      	ldr	r0, [pc, #32]	@ (8002338 <StartInputHalTask+0x54>)
 8002316:	f7ff f980 	bl	800161a <TCS3472_ReadData>
    for (int i = 0; i < 4; i++) {
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	3301      	adds	r3, #1
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b03      	cmp	r3, #3
 8002324:	ddef      	ble.n	8002306 <StartInputHalTask+0x22>
    }
    osDelay(50);
 8002326:	2032      	movs	r0, #50	@ 0x32
 8002328:	f00c f84a 	bl	800e3c0 <osDelay>
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 800232c:	e7de      	b.n	80022ec <StartInputHalTask+0x8>
 800232e:	bf00      	nop
 8002330:	200005b4 	.word	0x200005b4
 8002334:	200005d0 	.word	0x200005d0
 8002338:	2000036c 	.word	0x2000036c

0800233c <StartGameTask>:
  }
}

void StartGameTask(void const * argument)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  char cLocalKeyPressed;
  for(;;)
  {
    cLocalKeyPressed = NONE_KEY;
 8002344:	2300      	movs	r3, #0
 8002346:	75fb      	strb	r3, [r7, #23]
    
    osMutexWait(gameMutexHandle, osWaitForever);
 8002348:	4bb3      	ldr	r3, [pc, #716]	@ (8002618 <StartGameTask+0x2dc>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f04f 31ff 	mov.w	r1, #4294967295
 8002350:	4618      	mov	r0, r3
 8002352:	f00c f861 	bl	800e418 <osMutexWait>
    if (keyPressed != NONE_KEY) {
 8002356:	4bb1      	ldr	r3, [pc, #708]	@ (800261c <StartGameTask+0x2e0>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d005      	beq.n	800236c <StartGameTask+0x30>
      cLocalKeyPressed = keyPressed;
 8002360:	4bae      	ldr	r3, [pc, #696]	@ (800261c <StartGameTask+0x2e0>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	75fb      	strb	r3, [r7, #23]
      keyPressed = NONE_KEY; 
 8002366:	4bad      	ldr	r3, [pc, #692]	@ (800261c <StartGameTask+0x2e0>)
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]
    }
    osMutexRelease(gameMutexHandle);
 800236c:	4baa      	ldr	r3, [pc, #680]	@ (8002618 <StartGameTask+0x2dc>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4618      	mov	r0, r3
 8002372:	f00c f89f 	bl	800e4b4 <osMutexRelease>
    
    if (cLocalKeyPressed != NONE_KEY)
 8002376:	7dfb      	ldrb	r3, [r7, #23]
 8002378:	2b00      	cmp	r3, #0
 800237a:	f000 81e9 	beq.w	8002750 <StartGameTask+0x414>
    {
      osMutexWait(gameMutexHandle, osWaitForever);
 800237e:	4ba6      	ldr	r3, [pc, #664]	@ (8002618 <StartGameTask+0x2dc>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f04f 31ff 	mov.w	r1, #4294967295
 8002386:	4618      	mov	r0, r3
 8002388:	f00c f846 	bl	800e418 <osMutexWait>
      switch(eCurrentState)
 800238c:	4ba4      	ldr	r3, [pc, #656]	@ (8002620 <StartGameTask+0x2e4>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b05      	cmp	r3, #5
 8002394:	f200 81cb 	bhi.w	800272e <StartGameTask+0x3f2>
 8002398:	a201      	add	r2, pc, #4	@ (adr r2, 80023a0 <StartGameTask+0x64>)
 800239a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800239e:	bf00      	nop
 80023a0:	080023b9 	.word	0x080023b9
 80023a4:	080023e1 	.word	0x080023e1
 80023a8:	080024b5 	.word	0x080024b5
 80023ac:	08002607 	.word	0x08002607
 80023b0:	0800269d 	.word	0x0800269d
 80023b4:	0800271b 	.word	0x0800271b
      {
        case eInitGame:
        {
          eUserPlayer.u8HeartPoints = 100;
 80023b8:	4b9a      	ldr	r3, [pc, #616]	@ (8002624 <StartGameTask+0x2e8>)
 80023ba:	2264      	movs	r2, #100	@ 0x64
 80023bc:	701a      	strb	r2, [r3, #0]
          eCpuPlayer.u8HeartPoints = 100;
 80023be:	4b9a      	ldr	r3, [pc, #616]	@ (8002628 <StartGameTask+0x2ec>)
 80023c0:	2264      	movs	r2, #100	@ 0x64
 80023c2:	701a      	strb	r2, [r3, #0]
          if(cLocalKeyPressed == CONFIRM_KEY)
 80023c4:	7dfb      	ldrb	r3, [r7, #23]
 80023c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80023c8:	f040 81b8 	bne.w	800273c <StartGameTask+0x400>
          {
            eCurrentState = eDificultSelect;
 80023cc:	4b94      	ldr	r3, [pc, #592]	@ (8002620 <StartGameTask+0x2e4>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	701a      	strb	r2, [r3, #0]
            selectedOption = 0;
 80023d2:	4b96      	ldr	r3, [pc, #600]	@ (800262c <StartGameTask+0x2f0>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]
            u8CleanScreen = TRUE;
 80023d8:	4b95      	ldr	r3, [pc, #596]	@ (8002630 <StartGameTask+0x2f4>)
 80023da:	2201      	movs	r2, #1
 80023dc:	701a      	strb	r2, [r3, #0]
  }
          break;
 80023de:	e1ad      	b.n	800273c <StartGameTask+0x400>
        }
        case eDificultSelect:
        {
          switch(cLocalKeyPressed)
 80023e0:	7dfb      	ldrb	r3, [r7, #23]
 80023e2:	3b23      	subs	r3, #35	@ 0x23
 80023e4:	2b15      	cmp	r3, #21
 80023e6:	d863      	bhi.n	80024b0 <StartGameTask+0x174>
 80023e8:	a201      	add	r2, pc, #4	@ (adr r2, 80023f0 <StartGameTask+0xb4>)
 80023ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ee:	bf00      	nop
 80023f0:	08002485 	.word	0x08002485
 80023f4:	080024b1 	.word	0x080024b1
 80023f8:	080024b1 	.word	0x080024b1
 80023fc:	080024b1 	.word	0x080024b1
 8002400:	080024b1 	.word	0x080024b1
 8002404:	080024b1 	.word	0x080024b1
 8002408:	080024b1 	.word	0x080024b1
 800240c:	08002493 	.word	0x08002493
 8002410:	080024b1 	.word	0x080024b1
 8002414:	080024b1 	.word	0x080024b1
 8002418:	080024b1 	.word	0x080024b1
 800241c:	080024b1 	.word	0x080024b1
 8002420:	080024b1 	.word	0x080024b1
 8002424:	080024b1 	.word	0x080024b1
 8002428:	080024b1 	.word	0x080024b1
 800242c:	08002467 	.word	0x08002467
 8002430:	080024b1 	.word	0x080024b1
 8002434:	080024b1 	.word	0x080024b1
 8002438:	080024b1 	.word	0x080024b1
 800243c:	080024b1 	.word	0x080024b1
 8002440:	080024b1 	.word	0x080024b1
 8002444:	08002449 	.word	0x08002449
          {
            case UP_KEY:
            {
              selectedOption = (selectedOption < MENU_OPTIONS_DIFFICULTY - 1) ? selectedOption + 1 : 0;
 8002448:	4b78      	ldr	r3, [pc, #480]	@ (800262c <StartGameTask+0x2f0>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2b01      	cmp	r3, #1
 800244e:	dc03      	bgt.n	8002458 <StartGameTask+0x11c>
 8002450:	4b76      	ldr	r3, [pc, #472]	@ (800262c <StartGameTask+0x2f0>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	3301      	adds	r3, #1
 8002456:	e000      	b.n	800245a <StartGameTask+0x11e>
 8002458:	2300      	movs	r3, #0
 800245a:	4a74      	ldr	r2, [pc, #464]	@ (800262c <StartGameTask+0x2f0>)
 800245c:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 800245e:	4b74      	ldr	r3, [pc, #464]	@ (8002630 <StartGameTask+0x2f4>)
 8002460:	2201      	movs	r2, #1
 8002462:	701a      	strb	r2, [r3, #0]
              break;
 8002464:	e025      	b.n	80024b2 <StartGameTask+0x176>
  }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_DIFFICULTY - 1;
 8002466:	4b71      	ldr	r3, [pc, #452]	@ (800262c <StartGameTask+0x2f0>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	dd03      	ble.n	8002476 <StartGameTask+0x13a>
 800246e:	4b6f      	ldr	r3, [pc, #444]	@ (800262c <StartGameTask+0x2f0>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	3b01      	subs	r3, #1
 8002474:	e000      	b.n	8002478 <StartGameTask+0x13c>
 8002476:	2302      	movs	r3, #2
 8002478:	4a6c      	ldr	r2, [pc, #432]	@ (800262c <StartGameTask+0x2f0>)
 800247a:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 800247c:	4b6c      	ldr	r3, [pc, #432]	@ (8002630 <StartGameTask+0x2f4>)
 800247e:	2201      	movs	r2, #1
 8002480:	701a      	strb	r2, [r3, #0]
              break;
 8002482:	e016      	b.n	80024b2 <StartGameTask+0x176>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 8002484:	4b6a      	ldr	r3, [pc, #424]	@ (8002630 <StartGameTask+0x2f4>)
 8002486:	2201      	movs	r2, #1
 8002488:	701a      	strb	r2, [r3, #0]
              eCurrentState = eInitGame;
 800248a:	4b65      	ldr	r3, [pc, #404]	@ (8002620 <StartGameTask+0x2e4>)
 800248c:	2200      	movs	r2, #0
 800248e:	701a      	strb	r2, [r3, #0]
              break;
 8002490:	e00f      	b.n	80024b2 <StartGameTask+0x176>
            }
            case CONFIRM_KEY:
            {
              selectedDifficulty = (EDificult)selectedOption;
 8002492:	4b66      	ldr	r3, [pc, #408]	@ (800262c <StartGameTask+0x2f0>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	b2da      	uxtb	r2, r3
 8002498:	4b66      	ldr	r3, [pc, #408]	@ (8002634 <StartGameTask+0x2f8>)
 800249a:	701a      	strb	r2, [r3, #0]
              eCurrentState = ePersonaSelect;
 800249c:	4b60      	ldr	r3, [pc, #384]	@ (8002620 <StartGameTask+0x2e4>)
 800249e:	2202      	movs	r2, #2
 80024a0:	701a      	strb	r2, [r3, #0]
              selectedOption = FALSE; // Reseta para o próximo menu
 80024a2:	4b62      	ldr	r3, [pc, #392]	@ (800262c <StartGameTask+0x2f0>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 80024a8:	4b61      	ldr	r3, [pc, #388]	@ (8002630 <StartGameTask+0x2f4>)
 80024aa:	2201      	movs	r2, #1
 80024ac:	701a      	strb	r2, [r3, #0]
              break;
 80024ae:	e000      	b.n	80024b2 <StartGameTask+0x176>
            }
            default:
            {
              break;
 80024b0:	bf00      	nop
            }
          }
          break;
 80024b2:	e148      	b.n	8002746 <StartGameTask+0x40a>
        }
        case ePersonaSelect:
        {
          switch(cLocalKeyPressed)
 80024b4:	7dfb      	ldrb	r3, [r7, #23]
 80024b6:	3b23      	subs	r3, #35	@ 0x23
 80024b8:	2b15      	cmp	r3, #21
 80024ba:	f200 80a2 	bhi.w	8002602 <StartGameTask+0x2c6>
 80024be:	a201      	add	r2, pc, #4	@ (adr r2, 80024c4 <StartGameTask+0x188>)
 80024c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c4:	08002559 	.word	0x08002559
 80024c8:	08002603 	.word	0x08002603
 80024cc:	08002603 	.word	0x08002603
 80024d0:	08002603 	.word	0x08002603
 80024d4:	08002603 	.word	0x08002603
 80024d8:	08002603 	.word	0x08002603
 80024dc:	08002603 	.word	0x08002603
 80024e0:	08002567 	.word	0x08002567
 80024e4:	08002603 	.word	0x08002603
 80024e8:	08002603 	.word	0x08002603
 80024ec:	08002603 	.word	0x08002603
 80024f0:	08002603 	.word	0x08002603
 80024f4:	08002603 	.word	0x08002603
 80024f8:	08002603 	.word	0x08002603
 80024fc:	08002603 	.word	0x08002603
 8002500:	0800253b 	.word	0x0800253b
 8002504:	08002603 	.word	0x08002603
 8002508:	08002603 	.word	0x08002603
 800250c:	08002603 	.word	0x08002603
 8002510:	08002603 	.word	0x08002603
 8002514:	08002603 	.word	0x08002603
 8002518:	0800251d 	.word	0x0800251d
          {
            case UP_KEY:
            {                  
              selectedOption = (selectedOption < MENU_OPTIONS_PERSONA - 1) ? selectedOption + 1 : 0;
 800251c:	4b43      	ldr	r3, [pc, #268]	@ (800262c <StartGameTask+0x2f0>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b03      	cmp	r3, #3
 8002522:	dc03      	bgt.n	800252c <StartGameTask+0x1f0>
 8002524:	4b41      	ldr	r3, [pc, #260]	@ (800262c <StartGameTask+0x2f0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	3301      	adds	r3, #1
 800252a:	e000      	b.n	800252e <StartGameTask+0x1f2>
 800252c:	2300      	movs	r3, #0
 800252e:	4a3f      	ldr	r2, [pc, #252]	@ (800262c <StartGameTask+0x2f0>)
 8002530:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 8002532:	4b3f      	ldr	r3, [pc, #252]	@ (8002630 <StartGameTask+0x2f4>)
 8002534:	2201      	movs	r2, #1
 8002536:	701a      	strb	r2, [r3, #0]
              break;
 8002538:	e064      	b.n	8002604 <StartGameTask+0x2c8>
            }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_PERSONA - 1;
 800253a:	4b3c      	ldr	r3, [pc, #240]	@ (800262c <StartGameTask+0x2f0>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	dd03      	ble.n	800254a <StartGameTask+0x20e>
 8002542:	4b3a      	ldr	r3, [pc, #232]	@ (800262c <StartGameTask+0x2f0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	3b01      	subs	r3, #1
 8002548:	e000      	b.n	800254c <StartGameTask+0x210>
 800254a:	2304      	movs	r3, #4
 800254c:	4a37      	ldr	r2, [pc, #220]	@ (800262c <StartGameTask+0x2f0>)
 800254e:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 8002550:	4b37      	ldr	r3, [pc, #220]	@ (8002630 <StartGameTask+0x2f4>)
 8002552:	2201      	movs	r2, #1
 8002554:	701a      	strb	r2, [r3, #0]
              break;
 8002556:	e055      	b.n	8002604 <StartGameTask+0x2c8>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 8002558:	4b35      	ldr	r3, [pc, #212]	@ (8002630 <StartGameTask+0x2f4>)
 800255a:	2201      	movs	r2, #1
 800255c:	701a      	strb	r2, [r3, #0]
              eCurrentState = eDificultSelect;
 800255e:	4b30      	ldr	r3, [pc, #192]	@ (8002620 <StartGameTask+0x2e4>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
              break;
 8002564:	e04e      	b.n	8002604 <StartGameTask+0x2c8>
            }
            case CONFIRM_KEY:
            {
              eUserPlayer.ePersonaElemental = (EElemental)selectedOption;
 8002566:	4b31      	ldr	r3, [pc, #196]	@ (800262c <StartGameTask+0x2f0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	b2da      	uxtb	r2, r3
 800256c:	4b2d      	ldr	r3, [pc, #180]	@ (8002624 <StartGameTask+0x2e8>)
 800256e:	705a      	strb	r2, [r3, #1]
              eCurrentState = eBattleInit;
 8002570:	4b2b      	ldr	r3, [pc, #172]	@ (8002620 <StartGameTask+0x2e4>)
 8002572:	2203      	movs	r2, #3
 8002574:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002576:	4b2e      	ldr	r3, [pc, #184]	@ (8002630 <StartGameTask+0x2f4>)
 8002578:	2201      	movs	r2, #1
 800257a:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0;     // Zera o contador de ataques
 800257c:	4b2e      	ldr	r3, [pc, #184]	@ (8002638 <StartGameTask+0x2fc>)
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;   // Inicia com a primeira opção (Fogo) pré-selecionada
 8002582:	4b2a      	ldr	r3, [pc, #168]	@ (800262c <StartGameTask+0x2f0>)
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]

              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 8002588:	2204      	movs	r2, #4
 800258a:	2100      	movs	r1, #0
 800258c:	482b      	ldr	r0, [pc, #172]	@ (800263c <StartGameTask+0x300>)
 800258e:	f00f f87c 	bl	801168a <memset>
              memset((void*)eCpuPlayer.eAttackSequential, 0, sizeof(eCpuPlayer.eAttackSequential));
 8002592:	2204      	movs	r2, #4
 8002594:	2100      	movs	r1, #0
 8002596:	482a      	ldr	r0, [pc, #168]	@ (8002640 <StartGameTask+0x304>)
 8002598:	f00f f877 	bl	801168a <memset>

              srand(HAL_GetTick()); 
 800259c:	f001 f91c 	bl	80037d8 <HAL_GetTick>
 80025a0:	4603      	mov	r3, r0
 80025a2:	4618      	mov	r0, r3
 80025a4:	f00e fede 	bl	8011364 <srand>
              eCpuPlayer.ePersonaElemental = (rand() % 6);
 80025a8:	f00e ff0a 	bl	80113c0 <rand>
 80025ac:	4602      	mov	r2, r0
 80025ae:	4b25      	ldr	r3, [pc, #148]	@ (8002644 <StartGameTask+0x308>)
 80025b0:	fb83 3102 	smull	r3, r1, r3, r2
 80025b4:	17d3      	asrs	r3, r2, #31
 80025b6:	1ac9      	subs	r1, r1, r3
 80025b8:	460b      	mov	r3, r1
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	440b      	add	r3, r1
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	1ad1      	subs	r1, r2, r3
 80025c2:	b2ca      	uxtb	r2, r1
 80025c4:	4b18      	ldr	r3, [pc, #96]	@ (8002628 <StartGameTask+0x2ec>)
 80025c6:	705a      	strb	r2, [r3, #1]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 80025c8:	2300      	movs	r3, #0
 80025ca:	75bb      	strb	r3, [r7, #22]
 80025cc:	e015      	b.n	80025fa <StartGameTask+0x2be>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6); 
 80025ce:	f00e fef7 	bl	80113c0 <rand>
 80025d2:	4602      	mov	r2, r0
 80025d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002644 <StartGameTask+0x308>)
 80025d6:	fb83 3102 	smull	r3, r1, r3, r2
 80025da:	17d3      	asrs	r3, r2, #31
 80025dc:	1ac9      	subs	r1, r1, r3
 80025de:	460b      	mov	r3, r1
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	440b      	add	r3, r1
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	1ad1      	subs	r1, r2, r3
 80025e8:	7dbb      	ldrb	r3, [r7, #22]
 80025ea:	b2c9      	uxtb	r1, r1
 80025ec:	4a0e      	ldr	r2, [pc, #56]	@ (8002628 <StartGameTask+0x2ec>)
 80025ee:	4413      	add	r3, r2
 80025f0:	460a      	mov	r2, r1
 80025f2:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 80025f4:	7dbb      	ldrb	r3, [r7, #22]
 80025f6:	3301      	adds	r3, #1
 80025f8:	75bb      	strb	r3, [r7, #22]
 80025fa:	7dbb      	ldrb	r3, [r7, #22]
 80025fc:	2b03      	cmp	r3, #3
 80025fe:	d9e6      	bls.n	80025ce <StartGameTask+0x292>
              }
              break;
 8002600:	e000      	b.n	8002604 <StartGameTask+0x2c8>
            }
            default:
            {
              break;
 8002602:	bf00      	nop
            }
          }
          break;
 8002604:	e09f      	b.n	8002746 <StartGameTask+0x40a>
        }
        case eBattleInit:
        {
          // A lógica de ataque agora só depende das teclas CONFIRM e BACK
          switch (cLocalKeyPressed)
 8002606:	7dfb      	ldrb	r3, [r7, #23]
 8002608:	2b23      	cmp	r3, #35	@ 0x23
 800260a:	d03e      	beq.n	800268a <StartGameTask+0x34e>
 800260c:	2b2a      	cmp	r3, #42	@ 0x2a
 800260e:	d143      	bne.n	8002698 <StartGameTask+0x35c>
          {
            case CONFIRM_KEY:
            {
              // Lê a cor de cada um dos 4 sensores e define a sequência de ataque
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 8002610:	2300      	movs	r3, #0
 8002612:	613b      	str	r3, [r7, #16]
 8002614:	e02b      	b.n	800266e <StartGameTask+0x332>
 8002616:	bf00      	nop
 8002618:	200005b0 	.word	0x200005b0
 800261c:	200005b4 	.word	0x200005b4
 8002620:	200005b5 	.word	0x200005b5
 8002624:	200005c0 	.word	0x200005c0
 8002628:	200005c8 	.word	0x200005c8
 800262c:	200005b8 	.word	0x200005b8
 8002630:	20000048 	.word	0x20000048
 8002634:	200005bc 	.word	0x200005bc
 8002638:	200005f0 	.word	0x200005f0
 800263c:	200005c2 	.word	0x200005c2
 8002640:	200005ca 	.word	0x200005ca
 8002644:	2aaaaaab 	.word	0x2aaaaaab
              {
                  eUserPlayer.eAttackSequential[i] = TCS3472_DetectColor(colorData[i]);
 8002648:	4a43      	ldr	r2, [pc, #268]	@ (8002758 <StartGameTask+0x41c>)
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	4413      	add	r3, r2
 8002650:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002654:	f7ff f856 	bl	8001704 <TCS3472_DetectColor>
 8002658:	4603      	mov	r3, r0
 800265a:	4619      	mov	r1, r3
 800265c:	4a3f      	ldr	r2, [pc, #252]	@ (800275c <StartGameTask+0x420>)
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4413      	add	r3, r2
 8002662:	3302      	adds	r3, #2
 8002664:	460a      	mov	r2, r1
 8002666:	701a      	strb	r2, [r3, #0]
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	3301      	adds	r3, #1
 800266c:	613b      	str	r3, [r7, #16]
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	2b03      	cmp	r3, #3
 8002672:	dde9      	ble.n	8002648 <StartGameTask+0x30c>
              }

              // Prepara e inicia a batalha
              vInitBattle(&eUserPlayer, &eCpuPlayer);
 8002674:	493a      	ldr	r1, [pc, #232]	@ (8002760 <StartGameTask+0x424>)
 8002676:	4839      	ldr	r0, [pc, #228]	@ (800275c <StartGameTask+0x420>)
 8002678:	f7ff f8d2 	bl	8001820 <vInitBattle>
              eCurrentState = ePlayerTurn;
 800267c:	4b39      	ldr	r3, [pc, #228]	@ (8002764 <StartGameTask+0x428>)
 800267e:	2204      	movs	r2, #4
 8002680:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002682:	4b39      	ldr	r3, [pc, #228]	@ (8002768 <StartGameTask+0x42c>)
 8002684:	2201      	movs	r2, #1
 8002686:	701a      	strb	r2, [r3, #0]
              break;
 8002688:	e007      	b.n	800269a <StartGameTask+0x35e>
            } 
            case BACK_KEY:
            {
              eCurrentState = ePersonaSelect;
 800268a:	4b36      	ldr	r3, [pc, #216]	@ (8002764 <StartGameTask+0x428>)
 800268c:	2202      	movs	r2, #2
 800268e:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8002690:	4b35      	ldr	r3, [pc, #212]	@ (8002768 <StartGameTask+0x42c>)
 8002692:	2201      	movs	r2, #1
 8002694:	701a      	strb	r2, [r3, #0]
              break;
 8002696:	e000      	b.n	800269a <StartGameTask+0x35e>
            }
            default:
              // Ignora outras teclas, pois a tela se atualiza sozinha
              break;
 8002698:	bf00      	nop
          }
          break;
 800269a:	e054      	b.n	8002746 <StartGameTask+0x40a>
        }
        case ePlayerTurn:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 800269c:	7dfb      	ldrb	r3, [r7, #23]
 800269e:	2b2a      	cmp	r3, #42	@ 0x2a
 80026a0:	d14e      	bne.n	8002740 <StartGameTask+0x404>
          {            
            if (eUserPlayer.u8HeartPoints == 0 || eCpuPlayer.u8HeartPoints == 0)
 80026a2:	4b2e      	ldr	r3, [pc, #184]	@ (800275c <StartGameTask+0x420>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d004      	beq.n	80026b6 <StartGameTask+0x37a>
 80026ac:	4b2c      	ldr	r3, [pc, #176]	@ (8002760 <StartGameTask+0x424>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d103      	bne.n	80026be <StartGameTask+0x382>
            {
              eCurrentState = eEndGame; 
 80026b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002764 <StartGameTask+0x428>)
 80026b8:	2205      	movs	r2, #5
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	e029      	b.n	8002712 <StartGameTask+0x3d6>
            }
            else
            {
              // Ninguém perdeu, volta para selecionar novos ataques
              eCurrentState = eBattleInit;
 80026be:	4b29      	ldr	r3, [pc, #164]	@ (8002764 <StartGameTask+0x428>)
 80026c0:	2203      	movs	r2, #3
 80026c2:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0; // Prepara para o novo round
 80026c4:	4b29      	ldr	r3, [pc, #164]	@ (800276c <StartGameTask+0x430>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;
 80026ca:	4b29      	ldr	r3, [pc, #164]	@ (8002770 <StartGameTask+0x434>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 80026d0:	2204      	movs	r2, #4
 80026d2:	2100      	movs	r1, #0
 80026d4:	4827      	ldr	r0, [pc, #156]	@ (8002774 <StartGameTask+0x438>)
 80026d6:	f00e ffd8 	bl	801168a <memset>
              
              // Gera novos ataques para a CPU para o próximo round
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 80026da:	2300      	movs	r3, #0
 80026dc:	73fb      	strb	r3, [r7, #15]
 80026de:	e015      	b.n	800270c <StartGameTask+0x3d0>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6);
 80026e0:	f00e fe6e 	bl	80113c0 <rand>
 80026e4:	4602      	mov	r2, r0
 80026e6:	4b24      	ldr	r3, [pc, #144]	@ (8002778 <StartGameTask+0x43c>)
 80026e8:	fb83 3102 	smull	r3, r1, r3, r2
 80026ec:	17d3      	asrs	r3, r2, #31
 80026ee:	1ac9      	subs	r1, r1, r3
 80026f0:	460b      	mov	r3, r1
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	440b      	add	r3, r1
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	1ad1      	subs	r1, r2, r3
 80026fa:	7bfb      	ldrb	r3, [r7, #15]
 80026fc:	b2c9      	uxtb	r1, r1
 80026fe:	4a18      	ldr	r2, [pc, #96]	@ (8002760 <StartGameTask+0x424>)
 8002700:	4413      	add	r3, r2
 8002702:	460a      	mov	r2, r1
 8002704:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002706:	7bfb      	ldrb	r3, [r7, #15]
 8002708:	3301      	adds	r3, #1
 800270a:	73fb      	strb	r3, [r7, #15]
 800270c:	7bfb      	ldrb	r3, [r7, #15]
 800270e:	2b03      	cmp	r3, #3
 8002710:	d9e6      	bls.n	80026e0 <StartGameTask+0x3a4>
              }
            }
            u8CleanScreen = TRUE;
 8002712:	4b15      	ldr	r3, [pc, #84]	@ (8002768 <StartGameTask+0x42c>)
 8002714:	2201      	movs	r2, #1
 8002716:	701a      	strb	r2, [r3, #0]
          }
          break;
 8002718:	e012      	b.n	8002740 <StartGameTask+0x404>
        }
        case eEndGame:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 800271a:	7dfb      	ldrb	r3, [r7, #23]
 800271c:	2b2a      	cmp	r3, #42	@ 0x2a
 800271e:	d111      	bne.n	8002744 <StartGameTask+0x408>
          {
            eCurrentState = eInitGame;
 8002720:	4b10      	ldr	r3, [pc, #64]	@ (8002764 <StartGameTask+0x428>)
 8002722:	2200      	movs	r2, #0
 8002724:	701a      	strb	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8002726:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <StartGameTask+0x42c>)
 8002728:	2201      	movs	r2, #1
 800272a:	701a      	strb	r2, [r3, #0]
          }
          break;
 800272c:	e00a      	b.n	8002744 <StartGameTask+0x408>
        }
        default:
        {
          // Estado desconhecido, volta para o início por segurança
          eCurrentState = eInitGame;
 800272e:	4b0d      	ldr	r3, [pc, #52]	@ (8002764 <StartGameTask+0x428>)
 8002730:	2200      	movs	r2, #0
 8002732:	701a      	strb	r2, [r3, #0]
          u8CleanScreen = TRUE;
 8002734:	4b0c      	ldr	r3, [pc, #48]	@ (8002768 <StartGameTask+0x42c>)
 8002736:	2201      	movs	r2, #1
 8002738:	701a      	strb	r2, [r3, #0]
          break;
 800273a:	e004      	b.n	8002746 <StartGameTask+0x40a>
          break;
 800273c:	bf00      	nop
 800273e:	e002      	b.n	8002746 <StartGameTask+0x40a>
          break;
 8002740:	bf00      	nop
 8002742:	e000      	b.n	8002746 <StartGameTask+0x40a>
          break;
 8002744:	bf00      	nop
        }
      }
      osMutexRelease(gameMutexHandle);
 8002746:	4b0d      	ldr	r3, [pc, #52]	@ (800277c <StartGameTask+0x440>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f00b feb2 	bl	800e4b4 <osMutexRelease>
    }
    osDelay(50);
 8002750:	2032      	movs	r0, #50	@ 0x32
 8002752:	f00b fe35 	bl	800e3c0 <osDelay>
    cLocalKeyPressed = NONE_KEY;
 8002756:	e5f5      	b.n	8002344 <StartGameTask+0x8>
 8002758:	200005d0 	.word	0x200005d0
 800275c:	200005c0 	.word	0x200005c0
 8002760:	200005c8 	.word	0x200005c8
 8002764:	200005b5 	.word	0x200005b5
 8002768:	20000048 	.word	0x20000048
 800276c:	200005f0 	.word	0x200005f0
 8002770:	200005b8 	.word	0x200005b8
 8002774:	200005c2 	.word	0x200005c2
 8002778:	2aaaaaab 	.word	0x2aaaaaab
 800277c:	200005b0 	.word	0x200005b0

08002780 <StartDisplayTask>:
  }
}

void StartDisplayTask(void const * argument)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b098      	sub	sp, #96	@ 0x60
 8002784:	af04      	add	r7, sp, #16
 8002786:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  char buffer[30];
  uint8_t u8RedrawScreen = FALSE;
 8002788:	2300      	movs	r3, #0
 800278a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  EGameStates ePreviousState = eInitGame;
 800278e:	2300      	movs	r3, #0
 8002790:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  FRESULT fres;

  // Damos um pequeno delay para garantir que tudo estabilizou
  osDelay(500); 
 8002794:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002798:	f00b fe12 	bl	800e3c0 <osDelay>

  // Tenta montar o SD (o "1" significa montar imediatamente)
  fres = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 800279c:	2201      	movs	r2, #1
 800279e:	49ac      	ldr	r1, [pc, #688]	@ (8002a50 <StartDisplayTask+0x2d0>)
 80027a0:	48ac      	ldr	r0, [pc, #688]	@ (8002a54 <StartDisplayTask+0x2d4>)
 80027a2:	f00b f881 	bl	800d8a8 <f_mount>
 80027a6:	4603      	mov	r3, r0
 80027a8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  
  if (fres == FR_OK)
 80027ac:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d111      	bne.n	80027d8 <StartDisplayTask+0x58>
  {
      // Sucesso!
      sdCardMounted = 1; 
 80027b4:	4ba8      	ldr	r3, [pc, #672]	@ (8002a58 <StartDisplayTask+0x2d8>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	701a      	strb	r2, [r3, #0]
      ILI9488_WriteString(10, 10, "Cartao SD Montado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 80027ba:	4ba8      	ldr	r3, [pc, #672]	@ (8002a5c <StartDisplayTask+0x2dc>)
 80027bc:	2200      	movs	r2, #0
 80027be:	9202      	str	r2, [sp, #8]
 80027c0:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80027c4:	9201      	str	r2, [sp, #4]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	9200      	str	r2, [sp, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4aa4      	ldr	r2, [pc, #656]	@ (8002a60 <StartDisplayTask+0x2e0>)
 80027ce:	210a      	movs	r1, #10
 80027d0:	200a      	movs	r0, #10
 80027d2:	f7fe fd13 	bl	80011fc <ILI9488_WriteString>
 80027d6:	e02c      	b.n	8002832 <StartDisplayTask+0xb2>
  }
  else
  {
      // Falha!
      sdCardMounted = 0;
 80027d8:	4b9f      	ldr	r3, [pc, #636]	@ (8002a58 <StartDisplayTask+0x2d8>)
 80027da:	2200      	movs	r2, #0
 80027dc:	701a      	strb	r2, [r3, #0]
      sprintf(buffer, "Falha SD: %d", (int)fres); // Exibe o código de erro
 80027de:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80027e2:	f107 0318 	add.w	r3, r7, #24
 80027e6:	499f      	ldr	r1, [pc, #636]	@ (8002a64 <StartDisplayTask+0x2e4>)
 80027e8:	4618      	mov	r0, r3
 80027ea:	f00e fee9 	bl	80115c0 <siprintf>
      ILI9488_WriteString(10, 10, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80027ee:	4b9b      	ldr	r3, [pc, #620]	@ (8002a5c <StartDisplayTask+0x2dc>)
 80027f0:	f107 0118 	add.w	r1, r7, #24
 80027f4:	2200      	movs	r2, #0
 80027f6:	9202      	str	r2, [sp, #8]
 80027f8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80027fc:	9201      	str	r2, [sp, #4]
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	9200      	str	r2, [sp, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	460a      	mov	r2, r1
 8002806:	210a      	movs	r1, #10
 8002808:	200a      	movs	r0, #10
 800280a:	f7fe fcf7 	bl	80011fc <ILI9488_WriteString>
      
      if (fres == FR_NOT_READY) {
 800280e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002812:	2b03      	cmp	r3, #3
 8002814:	d10d      	bne.n	8002832 <StartDisplayTask+0xb2>
          ILI9488_WriteString(10, 25, "FR_NOT_READY", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002816:	4b91      	ldr	r3, [pc, #580]	@ (8002a5c <StartDisplayTask+0x2dc>)
 8002818:	2200      	movs	r2, #0
 800281a:	9202      	str	r2, [sp, #8]
 800281c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002820:	9201      	str	r2, [sp, #4]
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	9200      	str	r2, [sp, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a8f      	ldr	r2, [pc, #572]	@ (8002a68 <StartDisplayTask+0x2e8>)
 800282a:	2119      	movs	r1, #25
 800282c:	200a      	movs	r0, #10
 800282e:	f7fe fce5 	bl	80011fc <ILI9488_WriteString>
      }
  }
  osDelay(2000); // Pausa para lermos a mensagem
 8002832:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002836:	f00b fdc3 	bl	800e3c0 <osDelay>

  for(;;)
  {
    osMutexWait(gameMutexHandle, osWaitForever);
 800283a:	4b8c      	ldr	r3, [pc, #560]	@ (8002a6c <StartDisplayTask+0x2ec>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f04f 31ff 	mov.w	r1, #4294967295
 8002842:	4618      	mov	r0, r3
 8002844:	f00b fde8 	bl	800e418 <osMutexWait>
    EGameStates eLocalCurrentState = eCurrentState;
 8002848:	4b89      	ldr	r3, [pc, #548]	@ (8002a70 <StartDisplayTask+0x2f0>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    osMutexRelease(gameMutexHandle);
 8002850:	4b86      	ldr	r3, [pc, #536]	@ (8002a6c <StartDisplayTask+0x2ec>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4618      	mov	r0, r3
 8002856:	f00b fe2d 	bl	800e4b4 <osMutexRelease>



    if(eLocalCurrentState != ePreviousState)
 800285a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800285e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002862:	429a      	cmp	r2, r3
 8002864:	f000 826b 	beq.w	8002d3e <StartDisplayTask+0x5be>
    {
      ClearScreen();
 8002868:	f7ff f8f8 	bl	8001a5c <ClearScreen>

      switch(eLocalCurrentState)
 800286c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002870:	2b05      	cmp	r3, #5
 8002872:	f200 8250 	bhi.w	8002d16 <StartDisplayTask+0x596>
 8002876:	a201      	add	r2, pc, #4	@ (adr r2, 800287c <StartDisplayTask+0xfc>)
 8002878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800287c:	08002895 	.word	0x08002895
 8002880:	080028fb 	.word	0x080028fb
 8002884:	0800290b 	.word	0x0800290b
 8002888:	0800291b 	.word	0x0800291b
 800288c:	080029a7 	.word	0x080029a7
 8002890:	08002c4d 	.word	0x08002c4d
      {
          case eInitGame:
          {
            if (sdCardMounted) {
 8002894:	4b70      	ldr	r3, [pc, #448]	@ (8002a58 <StartDisplayTask+0x2d8>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d01d      	beq.n	80028da <StartDisplayTask+0x15a>
                // Tenta ler do SD
                if (!ILI9488_DrawImage_BIN(10, 10, 300, 300, "0:/logo.bin")) {
 800289e:	4b75      	ldr	r3, [pc, #468]	@ (8002a74 <StartDisplayTask+0x2f4>)
 80028a0:	9300      	str	r3, [sp, #0]
 80028a2:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80028a6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80028aa:	210a      	movs	r1, #10
 80028ac:	200a      	movs	r0, #10
 80028ae:	f7fe fd04 	bl	80012ba <ILI9488_DrawImage_BIN>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f040 823d 	bne.w	8002d34 <StartDisplayTask+0x5b4>
                    ILI9488_WriteString(0, 400, "Falha ao ler logo.bin", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80028ba:	4b68      	ldr	r3, [pc, #416]	@ (8002a5c <StartDisplayTask+0x2dc>)
 80028bc:	2200      	movs	r2, #0
 80028be:	9202      	str	r2, [sp, #8]
 80028c0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80028c4:	9201      	str	r2, [sp, #4]
 80028c6:	685a      	ldr	r2, [r3, #4]
 80028c8:	9200      	str	r2, [sp, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a6a      	ldr	r2, [pc, #424]	@ (8002a78 <StartDisplayTask+0x2f8>)
 80028ce:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80028d2:	2000      	movs	r0, #0
 80028d4:	f7fe fc92 	bl	80011fc <ILI9488_WriteString>
                }
            } else {
                // Fallback: Se o SD falhou, usa a imagem da flash
                ILI9488_WriteString(0, 400, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
            }
            break;
 80028d8:	e22c      	b.n	8002d34 <StartDisplayTask+0x5b4>
                ILI9488_WriteString(0, 400, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80028da:	4b60      	ldr	r3, [pc, #384]	@ (8002a5c <StartDisplayTask+0x2dc>)
 80028dc:	2200      	movs	r2, #0
 80028de:	9202      	str	r2, [sp, #8]
 80028e0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80028e4:	9201      	str	r2, [sp, #4]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	9200      	str	r2, [sp, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a63      	ldr	r2, [pc, #396]	@ (8002a7c <StartDisplayTask+0x2fc>)
 80028ee:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80028f2:	2000      	movs	r0, #0
 80028f4:	f7fe fc82 	bl	80011fc <ILI9488_WriteString>
            break;
 80028f8:	e21c      	b.n	8002d34 <StartDisplayTask+0x5b4>
          }
          case eDificultSelect:
          {
            DrawMenu("Selecione Dificuldade", difficultyOptions, MENU_OPTIONS_DIFFICULTY, selectedOption);
 80028fa:	4b61      	ldr	r3, [pc, #388]	@ (8002a80 <StartDisplayTask+0x300>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2203      	movs	r2, #3
 8002900:	4960      	ldr	r1, [pc, #384]	@ (8002a84 <StartDisplayTask+0x304>)
 8002902:	4861      	ldr	r0, [pc, #388]	@ (8002a88 <StartDisplayTask+0x308>)
 8002904:	f7ff f8ba 	bl	8001a7c <DrawMenu>
            break;
 8002908:	e215      	b.n	8002d36 <StartDisplayTask+0x5b6>
          }
          case ePersonaSelect:
          {
            DrawMenu("Selecione Personagem", personaOptions, MENU_OPTIONS_PERSONA, selectedOption);
 800290a:	4b5d      	ldr	r3, [pc, #372]	@ (8002a80 <StartDisplayTask+0x300>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2205      	movs	r2, #5
 8002910:	495e      	ldr	r1, [pc, #376]	@ (8002a8c <StartDisplayTask+0x30c>)
 8002912:	485f      	ldr	r0, [pc, #380]	@ (8002a90 <StartDisplayTask+0x310>)
 8002914:	f7ff f8b2 	bl	8001a7c <DrawMenu>
            break;
 8002918:	e20d      	b.n	8002d36 <StartDisplayTask+0x5b6>
          }
          case eBattleInit:
          {
            ILI9488_WriteString(10, 15, "Prepare seus ataques!", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 800291a:	4b50      	ldr	r3, [pc, #320]	@ (8002a5c <StartDisplayTask+0x2dc>)
 800291c:	2200      	movs	r2, #0
 800291e:	9202      	str	r2, [sp, #8]
 8002920:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002924:	9201      	str	r2, [sp, #4]
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	9200      	str	r2, [sp, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a59      	ldr	r2, [pc, #356]	@ (8002a94 <StartDisplayTask+0x314>)
 800292e:	210f      	movs	r1, #15
 8002930:	200a      	movs	r0, #10
 8002932:	f7fe fc63 	bl	80011fc <ILI9488_WriteString>
            ILI9488_WriteString(10, 35, "Posicione os 4 cubos e pressione *", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 8002936:	4b49      	ldr	r3, [pc, #292]	@ (8002a5c <StartDisplayTask+0x2dc>)
 8002938:	2200      	movs	r2, #0
 800293a:	9202      	str	r2, [sp, #8]
 800293c:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002940:	9201      	str	r2, [sp, #4]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	9200      	str	r2, [sp, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a53      	ldr	r2, [pc, #332]	@ (8002a98 <StartDisplayTask+0x318>)
 800294a:	2123      	movs	r1, #35	@ 0x23
 800294c:	200a      	movs	r0, #10
 800294e:	f7fe fc55 	bl	80011fc <ILI9488_WriteString>
            for (int i = 0; i < 4; i++) {
 8002952:	2300      	movs	r3, #0
 8002954:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002956:	e022      	b.n	800299e <StartDisplayTask+0x21e>
              sprintf(buffer, "Sensor %d:", i + 1);
 8002958:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800295a:	1c5a      	adds	r2, r3, #1
 800295c:	f107 0318 	add.w	r3, r7, #24
 8002960:	494e      	ldr	r1, [pc, #312]	@ (8002a9c <StartDisplayTask+0x31c>)
 8002962:	4618      	mov	r0, r3
 8002964:	f00e fe2c 	bl	80115c0 <siprintf>
              ILI9488_WriteString(20, 80 + (i * 30), buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002968:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800296a:	b29b      	uxth	r3, r3
 800296c:	461a      	mov	r2, r3
 800296e:	0112      	lsls	r2, r2, #4
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	b29b      	uxth	r3, r3
 8002976:	3350      	adds	r3, #80	@ 0x50
 8002978:	b299      	uxth	r1, r3
 800297a:	4b38      	ldr	r3, [pc, #224]	@ (8002a5c <StartDisplayTask+0x2dc>)
 800297c:	f107 0018 	add.w	r0, r7, #24
 8002980:	2200      	movs	r2, #0
 8002982:	9202      	str	r2, [sp, #8]
 8002984:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002988:	9201      	str	r2, [sp, #4]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	9200      	str	r2, [sp, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4602      	mov	r2, r0
 8002992:	2014      	movs	r0, #20
 8002994:	f7fe fc32 	bl	80011fc <ILI9488_WriteString>
            for (int i = 0; i < 4; i++) {
 8002998:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800299a:	3301      	adds	r3, #1
 800299c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800299e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029a0:	2b03      	cmp	r3, #3
 80029a2:	ddd9      	ble.n	8002958 <StartDisplayTask+0x1d8>
              }
            break;
 80029a4:	e1c7      	b.n	8002d36 <StartDisplayTask+0x5b6>
          }
          case ePlayerTurn:
          {
            ILI9488_WriteString(10, 20, "Resultado do Round", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 80029a6:	4b2d      	ldr	r3, [pc, #180]	@ (8002a5c <StartDisplayTask+0x2dc>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	9202      	str	r2, [sp, #8]
 80029ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80029b0:	9201      	str	r2, [sp, #4]
 80029b2:	685a      	ldr	r2, [r3, #4]
 80029b4:	9200      	str	r2, [sp, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a39      	ldr	r2, [pc, #228]	@ (8002aa0 <StartDisplayTask+0x320>)
 80029ba:	2114      	movs	r1, #20
 80029bc:	200a      	movs	r0, #10
 80029be:	f7fe fc1d 	bl	80011fc <ILI9488_WriteString>
            sprintf(buffer, "Sua Vida: %d", eUserPlayer.u8HeartPoints);
 80029c2:	4b38      	ldr	r3, [pc, #224]	@ (8002aa4 <StartDisplayTask+0x324>)
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	461a      	mov	r2, r3
 80029ca:	f107 0318 	add.w	r3, r7, #24
 80029ce:	4936      	ldr	r1, [pc, #216]	@ (8002aa8 <StartDisplayTask+0x328>)
 80029d0:	4618      	mov	r0, r3
 80029d2:	f00e fdf5 	bl	80115c0 <siprintf>
            ILI9488_WriteString(10, 60, buffer, Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 80029d6:	4b21      	ldr	r3, [pc, #132]	@ (8002a5c <StartDisplayTask+0x2dc>)
 80029d8:	f107 0118 	add.w	r1, r7, #24
 80029dc:	2200      	movs	r2, #0
 80029de:	9202      	str	r2, [sp, #8]
 80029e0:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80029e4:	9201      	str	r2, [sp, #4]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	9200      	str	r2, [sp, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	460a      	mov	r2, r1
 80029ee:	213c      	movs	r1, #60	@ 0x3c
 80029f0:	200a      	movs	r0, #10
 80029f2:	f7fe fc03 	bl	80011fc <ILI9488_WriteString>
            sprintf(buffer, "Vida CPU: %d", eCpuPlayer.u8HeartPoints);
 80029f6:	4b2d      	ldr	r3, [pc, #180]	@ (8002aac <StartDisplayTask+0x32c>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	461a      	mov	r2, r3
 80029fe:	f107 0318 	add.w	r3, r7, #24
 8002a02:	492b      	ldr	r1, [pc, #172]	@ (8002ab0 <StartDisplayTask+0x330>)
 8002a04:	4618      	mov	r0, r3
 8002a06:	f00e fddb 	bl	80115c0 <siprintf>
            ILI9488_WriteString(10, 90, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002a0a:	4b14      	ldr	r3, [pc, #80]	@ (8002a5c <StartDisplayTask+0x2dc>)
 8002a0c:	f107 0118 	add.w	r1, r7, #24
 8002a10:	2200      	movs	r2, #0
 8002a12:	9202      	str	r2, [sp, #8]
 8002a14:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002a18:	9201      	str	r2, [sp, #4]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	9200      	str	r2, [sp, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	460a      	mov	r2, r1
 8002a22:	215a      	movs	r1, #90	@ 0x5a
 8002a24:	200a      	movs	r0, #10
 8002a26:	f7fe fbe9 	bl	80011fc <ILI9488_WriteString>
            ILI9488_WriteString(10, 130, "Seus Ataques:", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a5c <StartDisplayTask+0x2dc>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	9202      	str	r2, [sp, #8]
 8002a30:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a34:	9201      	str	r2, [sp, #4]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	9200      	str	r2, [sp, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ab4 <StartDisplayTask+0x334>)
 8002a3e:	2182      	movs	r1, #130	@ 0x82
 8002a40:	200a      	movs	r0, #10
 8002a42:	f7fe fbdb 	bl	80011fc <ILI9488_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002a46:	2300      	movs	r3, #0
 8002a48:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002a4c:	e084      	b.n	8002b58 <StartDisplayTask+0x3d8>
 8002a4e:	bf00      	nop
 8002a50:	20000648 	.word	0x20000648
 8002a54:	2000064c 	.word	0x2000064c
 8002a58:	200005f1 	.word	0x200005f1
 8002a5c:	20000000 	.word	0x20000000
 8002a60:	0801278c 	.word	0x0801278c
 8002a64:	080127a0 	.word	0x080127a0
 8002a68:	080127b0 	.word	0x080127b0
 8002a6c:	200005b0 	.word	0x200005b0
 8002a70:	200005b5 	.word	0x200005b5
 8002a74:	080127c0 	.word	0x080127c0
 8002a78:	080127cc 	.word	0x080127cc
 8002a7c:	080127e4 	.word	0x080127e4
 8002a80:	200005b8 	.word	0x200005b8
 8002a84:	2000004c 	.word	0x2000004c
 8002a88:	080127fc 	.word	0x080127fc
 8002a8c:	20000058 	.word	0x20000058
 8002a90:	08012814 	.word	0x08012814
 8002a94:	0801282c 	.word	0x0801282c
 8002a98:	08012844 	.word	0x08012844
 8002a9c:	08012868 	.word	0x08012868
 8002aa0:	08012874 	.word	0x08012874
 8002aa4:	200005c0 	.word	0x200005c0
 8002aa8:	08012888 	.word	0x08012888
 8002aac:	200005c8 	.word	0x200005c8
 8002ab0:	08012898 	.word	0x08012898
 8002ab4:	080128a8 	.word	0x080128a8
                uint16_t attackColor = ILI9488_WHITE;
 8002ab8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002abc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
                switch(eUserPlayer.eAttackSequential[i]) {
 8002ac0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002ac4:	4abd      	ldr	r2, [pc, #756]	@ (8002dbc <StartDisplayTask+0x63c>)
 8002ac6:	4413      	add	r3, r2
 8002ac8:	789b      	ldrb	r3, [r3, #2]
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b05      	cmp	r3, #5
 8002ace:	d82c      	bhi.n	8002b2a <StartDisplayTask+0x3aa>
 8002ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ad8 <StartDisplayTask+0x358>)
 8002ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad6:	bf00      	nop
 8002ad8:	08002af1 	.word	0x08002af1
 8002adc:	08002afb 	.word	0x08002afb
 8002ae0:	08002b03 	.word	0x08002b03
 8002ae4:	08002b0d 	.word	0x08002b0d
 8002ae8:	08002b17 	.word	0x08002b17
 8002aec:	08002b21 	.word	0x08002b21
                    case eRed:    attackColor = ILI9488_RED;   break;
 8002af0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002af4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002af8:	e017      	b.n	8002b2a <StartDisplayTask+0x3aa>
                    case eBlue:   attackColor = ILI9488_BLUE;  break;
 8002afa:	231f      	movs	r3, #31
 8002afc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b00:	e013      	b.n	8002b2a <StartDisplayTask+0x3aa>
                    case eGreen:  attackColor = ILI9488_CYAN;  break;
 8002b02:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002b06:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b0a:	e00e      	b.n	8002b2a <StartDisplayTask+0x3aa>
                    case eYellow: attackColor = ILI9488_BROWN; break;
 8002b0c:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8002b10:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b14:	e009      	b.n	8002b2a <StartDisplayTask+0x3aa>
                    case eWhite:  attackColor = ILI9488_WHITE; break;
 8002b16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b1a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b1e:	e004      	b.n	8002b2a <StartDisplayTask+0x3aa>
                    case eBlack:  attackColor = ILI9488_GRAY;  break;
 8002b20:	f246 330c 	movw	r3, #25356	@ 0x630c
 8002b24:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b28:	bf00      	nop
                }
                ILI9488_FillRectangle(10 + (i * 30), 150, 20, 20, attackColor);
 8002b2a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	461a      	mov	r2, r3
 8002b32:	0112      	lsls	r2, r2, #4
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	330a      	adds	r3, #10
 8002b3c:	b298      	uxth	r0, r3
 8002b3e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002b42:	9300      	str	r3, [sp, #0]
 8002b44:	2314      	movs	r3, #20
 8002b46:	2214      	movs	r2, #20
 8002b48:	2196      	movs	r1, #150	@ 0x96
 8002b4a:	f7fe fab7 	bl	80010bc <ILI9488_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002b4e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002b52:	3301      	adds	r3, #1
 8002b54:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002b58:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002b5c:	2b03      	cmp	r3, #3
 8002b5e:	d9ab      	bls.n	8002ab8 <StartDisplayTask+0x338>
            }
            ILI9488_WriteString(10, 190, "Ataques CPU:", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002b60:	4b97      	ldr	r3, [pc, #604]	@ (8002dc0 <StartDisplayTask+0x640>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	9202      	str	r2, [sp, #8]
 8002b66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b6a:	9201      	str	r2, [sp, #4]
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	9200      	str	r2, [sp, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a94      	ldr	r2, [pc, #592]	@ (8002dc4 <StartDisplayTask+0x644>)
 8002b74:	21be      	movs	r1, #190	@ 0xbe
 8002b76:	200a      	movs	r0, #10
 8002b78:	f7fe fb40 	bl	80011fc <ILI9488_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002b82:	e04f      	b.n	8002c24 <StartDisplayTask+0x4a4>
                uint16_t attackColor = ILI9488_WHITE;
 8002b84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b88:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                switch(eCpuPlayer.eAttackSequential[i]) {
 8002b8c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002b90:	4a8d      	ldr	r2, [pc, #564]	@ (8002dc8 <StartDisplayTask+0x648>)
 8002b92:	4413      	add	r3, r2
 8002b94:	789b      	ldrb	r3, [r3, #2]
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b05      	cmp	r3, #5
 8002b9a:	d82c      	bhi.n	8002bf6 <StartDisplayTask+0x476>
 8002b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba4 <StartDisplayTask+0x424>)
 8002b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba2:	bf00      	nop
 8002ba4:	08002bbd 	.word	0x08002bbd
 8002ba8:	08002bc7 	.word	0x08002bc7
 8002bac:	08002bcf 	.word	0x08002bcf
 8002bb0:	08002bd9 	.word	0x08002bd9
 8002bb4:	08002be3 	.word	0x08002be3
 8002bb8:	08002bed 	.word	0x08002bed
                    case eRed:    attackColor = ILI9488_RED;   break;
 8002bbc:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002bc0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002bc4:	e017      	b.n	8002bf6 <StartDisplayTask+0x476>
                    case eBlue:   attackColor = ILI9488_BLUE;  break;
 8002bc6:	231f      	movs	r3, #31
 8002bc8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002bcc:	e013      	b.n	8002bf6 <StartDisplayTask+0x476>
                    case eGreen:  attackColor = ILI9488_CYAN;  break;
 8002bce:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002bd2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002bd6:	e00e      	b.n	8002bf6 <StartDisplayTask+0x476>
                    case eYellow: attackColor = ILI9488_BROWN; break;
 8002bd8:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8002bdc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002be0:	e009      	b.n	8002bf6 <StartDisplayTask+0x476>
                    case eWhite:  attackColor = ILI9488_WHITE; break;
 8002be2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002be6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002bea:	e004      	b.n	8002bf6 <StartDisplayTask+0x476>
                    case eBlack:  attackColor = ILI9488_GRAY;  break;
 8002bec:	f246 330c 	movw	r3, #25356	@ 0x630c
 8002bf0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002bf4:	bf00      	nop
                }
                ILI9488_FillRectangle(10 + (i * 30), 210, 20, 20, attackColor);
 8002bf6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	0112      	lsls	r2, r2, #4
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	330a      	adds	r3, #10
 8002c08:	b298      	uxth	r0, r3
 8002c0a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	2314      	movs	r3, #20
 8002c12:	2214      	movs	r2, #20
 8002c14:	21d2      	movs	r1, #210	@ 0xd2
 8002c16:	f7fe fa51 	bl	80010bc <ILI9488_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002c1a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c1e:	3301      	adds	r3, #1
 8002c20:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c24:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d9ab      	bls.n	8002b84 <StartDisplayTask+0x404>
            }
            ILI9488_WriteString(10, 280, "Pressione * para continuar...", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 8002c2c:	4b64      	ldr	r3, [pc, #400]	@ (8002dc0 <StartDisplayTask+0x640>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	9202      	str	r2, [sp, #8]
 8002c32:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002c36:	9201      	str	r2, [sp, #4]
 8002c38:	685a      	ldr	r2, [r3, #4]
 8002c3a:	9200      	str	r2, [sp, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a63      	ldr	r2, [pc, #396]	@ (8002dcc <StartDisplayTask+0x64c>)
 8002c40:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8002c44:	200a      	movs	r0, #10
 8002c46:	f7fe fad9 	bl	80011fc <ILI9488_WriteString>
            break;
 8002c4a:	e074      	b.n	8002d36 <StartDisplayTask+0x5b6>
          }
          case eEndGame:
          {
            if (eUserPlayer.u8HeartPoints > 0) {
 8002c4c:	4b5b      	ldr	r3, [pc, #364]	@ (8002dbc <StartDisplayTask+0x63c>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00e      	beq.n	8002c74 <StartDisplayTask+0x4f4>
                ILI9488_WriteString(70, 80, "VITORIA!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002c56:	4b5a      	ldr	r3, [pc, #360]	@ (8002dc0 <StartDisplayTask+0x640>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	9202      	str	r2, [sp, #8]
 8002c5c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002c60:	9201      	str	r2, [sp, #4]
 8002c62:	685a      	ldr	r2, [r3, #4]
 8002c64:	9200      	str	r2, [sp, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a59      	ldr	r2, [pc, #356]	@ (8002dd0 <StartDisplayTask+0x650>)
 8002c6a:	2150      	movs	r1, #80	@ 0x50
 8002c6c:	2046      	movs	r0, #70	@ 0x46
 8002c6e:	f7fe fac5 	bl	80011fc <ILI9488_WriteString>
 8002c72:	e00d      	b.n	8002c90 <StartDisplayTask+0x510>
            } else {
                ILI9488_WriteString(70, 80, "DERROTA!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002c74:	4b52      	ldr	r3, [pc, #328]	@ (8002dc0 <StartDisplayTask+0x640>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	9202      	str	r2, [sp, #8]
 8002c7a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002c7e:	9201      	str	r2, [sp, #4]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	9200      	str	r2, [sp, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a53      	ldr	r2, [pc, #332]	@ (8002dd4 <StartDisplayTask+0x654>)
 8002c88:	2150      	movs	r1, #80	@ 0x50
 8002c8a:	2046      	movs	r0, #70	@ 0x46
 8002c8c:	f7fe fab6 	bl	80011fc <ILI9488_WriteString>
            }
            sprintf(buffer, "Sua Vida Final: %d", eUserPlayer.u8HeartPoints);
 8002c90:	4b4a      	ldr	r3, [pc, #296]	@ (8002dbc <StartDisplayTask+0x63c>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	461a      	mov	r2, r3
 8002c98:	f107 0318 	add.w	r3, r7, #24
 8002c9c:	494e      	ldr	r1, [pc, #312]	@ (8002dd8 <StartDisplayTask+0x658>)
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f00e fc8e 	bl	80115c0 <siprintf>
            ILI9488_WriteString(10, 140, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002ca4:	4b46      	ldr	r3, [pc, #280]	@ (8002dc0 <StartDisplayTask+0x640>)
 8002ca6:	f107 0118 	add.w	r1, r7, #24
 8002caa:	2200      	movs	r2, #0
 8002cac:	9202      	str	r2, [sp, #8]
 8002cae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cb2:	9201      	str	r2, [sp, #4]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	9200      	str	r2, [sp, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	460a      	mov	r2, r1
 8002cbc:	218c      	movs	r1, #140	@ 0x8c
 8002cbe:	200a      	movs	r0, #10
 8002cc0:	f7fe fa9c 	bl	80011fc <ILI9488_WriteString>
            sprintf(buffer, "Vida Final CPU: %d", eCpuPlayer.u8HeartPoints);
 8002cc4:	4b40      	ldr	r3, [pc, #256]	@ (8002dc8 <StartDisplayTask+0x648>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	461a      	mov	r2, r3
 8002ccc:	f107 0318 	add.w	r3, r7, #24
 8002cd0:	4942      	ldr	r1, [pc, #264]	@ (8002ddc <StartDisplayTask+0x65c>)
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f00e fc74 	bl	80115c0 <siprintf>
            ILI9488_WriteString(10, 160, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002cd8:	4b39      	ldr	r3, [pc, #228]	@ (8002dc0 <StartDisplayTask+0x640>)
 8002cda:	f107 0118 	add.w	r1, r7, #24
 8002cde:	2200      	movs	r2, #0
 8002ce0:	9202      	str	r2, [sp, #8]
 8002ce2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ce6:	9201      	str	r2, [sp, #4]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	9200      	str	r2, [sp, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	460a      	mov	r2, r1
 8002cf0:	21a0      	movs	r1, #160	@ 0xa0
 8002cf2:	200a      	movs	r0, #10
 8002cf4:	f7fe fa82 	bl	80011fc <ILI9488_WriteString>
            ILI9488_WriteString(10, 250, "Pressione * para recomecar", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 8002cf8:	4b31      	ldr	r3, [pc, #196]	@ (8002dc0 <StartDisplayTask+0x640>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	9202      	str	r2, [sp, #8]
 8002cfe:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002d02:	9201      	str	r2, [sp, #4]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	9200      	str	r2, [sp, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a35      	ldr	r2, [pc, #212]	@ (8002de0 <StartDisplayTask+0x660>)
 8002d0c:	21fa      	movs	r1, #250	@ 0xfa
 8002d0e:	200a      	movs	r0, #10
 8002d10:	f7fe fa74 	bl	80011fc <ILI9488_WriteString>
            break;
 8002d14:	e00f      	b.n	8002d36 <StartDisplayTask+0x5b6>
          }
          default:
          {
            ILI9488_WriteString(10, 10, "Erro de Estado!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002d16:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc0 <StartDisplayTask+0x640>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	9202      	str	r2, [sp, #8]
 8002d1c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002d20:	9201      	str	r2, [sp, #4]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	9200      	str	r2, [sp, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a2e      	ldr	r2, [pc, #184]	@ (8002de4 <StartDisplayTask+0x664>)
 8002d2a:	210a      	movs	r1, #10
 8002d2c:	200a      	movs	r0, #10
 8002d2e:	f7fe fa65 	bl	80011fc <ILI9488_WriteString>
            break;
 8002d32:	e000      	b.n	8002d36 <StartDisplayTask+0x5b6>
            break;
 8002d34:	bf00      	nop
          }
      }
      ePreviousState = eLocalCurrentState;    
 8002d36:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002d3a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    }

    if (eLocalCurrentState == eBattleInit)
 8002d3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002d42:	2b03      	cmp	r3, #3
 8002d44:	f040 80c6 	bne.w	8002ed4 <StartDisplayTask+0x754>
  {
        for (int i = 0; i < 4; i++) {
 8002d48:	2300      	movs	r3, #0
 8002d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d4c:	e0be      	b.n	8002ecc <StartDisplayTask+0x74c>
            EColor detectedColor = TCS3472_DetectColor(colorData[i]);
 8002d4e:	4a26      	ldr	r2, [pc, #152]	@ (8002de8 <StartDisplayTask+0x668>)
 8002d50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	4413      	add	r3, r2
 8002d56:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002d5a:	f7fe fcd3 	bl	8001704 <TCS3472_DetectColor>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
            uint16_t colorBox = ILI9488_BLACK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	877b      	strh	r3, [r7, #58]	@ 0x3a
            char colorName[10] = "Vazio";
 8002d68:	4a20      	ldr	r2, [pc, #128]	@ (8002dec <StartDisplayTask+0x66c>)
 8002d6a:	f107 030c 	add.w	r3, r7, #12
 8002d6e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002d72:	6018      	str	r0, [r3, #0]
 8002d74:	3304      	adds	r3, #4
 8002d76:	8019      	strh	r1, [r3, #0]
 8002d78:	f107 0312 	add.w	r3, r7, #18
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	601a      	str	r2, [r3, #0]

            switch(detectedColor) {
 8002d80:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002d84:	2b04      	cmp	r3, #4
 8002d86:	d865      	bhi.n	8002e54 <StartDisplayTask+0x6d4>
 8002d88:	a201      	add	r2, pc, #4	@ (adr r2, 8002d90 <StartDisplayTask+0x610>)
 8002d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d8e:	bf00      	nop
 8002d90:	08002da5 	.word	0x08002da5
 8002d94:	08002df5 	.word	0x08002df5
 8002d98:	08002e0b 	.word	0x08002e0b
 8002d9c:	08002e25 	.word	0x08002e25
 8002da0:	08002e3d 	.word	0x08002e3d
                case eRed:    colorBox = ILI9488_RED;   strcpy(colorName, "Fogo");   break;
 8002da4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002da8:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002daa:	f107 030c 	add.w	r3, r7, #12
 8002dae:	4a10      	ldr	r2, [pc, #64]	@ (8002df0 <StartDisplayTask+0x670>)
 8002db0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002db4:	6018      	str	r0, [r3, #0]
 8002db6:	3304      	adds	r3, #4
 8002db8:	7019      	strb	r1, [r3, #0]
 8002dba:	e04c      	b.n	8002e56 <StartDisplayTask+0x6d6>
 8002dbc:	200005c0 	.word	0x200005c0
 8002dc0:	20000000 	.word	0x20000000
 8002dc4:	080128b8 	.word	0x080128b8
 8002dc8:	200005c8 	.word	0x200005c8
 8002dcc:	080128c8 	.word	0x080128c8
 8002dd0:	080128e8 	.word	0x080128e8
 8002dd4:	080128f4 	.word	0x080128f4
 8002dd8:	08012900 	.word	0x08012900
 8002ddc:	08012914 	.word	0x08012914
 8002de0:	08012928 	.word	0x08012928
 8002de4:	08012944 	.word	0x08012944
 8002de8:	200005d0 	.word	0x200005d0
 8002dec:	08012978 	.word	0x08012978
 8002df0:	08012954 	.word	0x08012954
                case eBlue:   colorBox = ILI9488_BLUE;  strcpy(colorName, "Agua");   break;
 8002df4:	231f      	movs	r3, #31
 8002df6:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002df8:	f107 030c 	add.w	r3, r7, #12
 8002dfc:	4a37      	ldr	r2, [pc, #220]	@ (8002edc <StartDisplayTask+0x75c>)
 8002dfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e02:	6018      	str	r0, [r3, #0]
 8002e04:	3304      	adds	r3, #4
 8002e06:	7019      	strb	r1, [r3, #0]
 8002e08:	e025      	b.n	8002e56 <StartDisplayTask+0x6d6>
                case eGreen:  colorBox = ILI9488_CYAN;  strcpy(colorName, "Ar");     break;
 8002e0a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002e0e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002e10:	f107 030c 	add.w	r3, r7, #12
 8002e14:	4a32      	ldr	r2, [pc, #200]	@ (8002ee0 <StartDisplayTask+0x760>)
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	4611      	mov	r1, r2
 8002e1a:	8019      	strh	r1, [r3, #0]
 8002e1c:	3302      	adds	r3, #2
 8002e1e:	0c12      	lsrs	r2, r2, #16
 8002e20:	701a      	strb	r2, [r3, #0]
 8002e22:	e018      	b.n	8002e56 <StartDisplayTask+0x6d6>
                case eYellow: colorBox = ILI9488_BROWN; strcpy(colorName, "Terra");  break;
 8002e24:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8002e28:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002e2a:	f107 030c 	add.w	r3, r7, #12
 8002e2e:	4a2d      	ldr	r2, [pc, #180]	@ (8002ee4 <StartDisplayTask+0x764>)
 8002e30:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e34:	6018      	str	r0, [r3, #0]
 8002e36:	3304      	adds	r3, #4
 8002e38:	8019      	strh	r1, [r3, #0]
 8002e3a:	e00c      	b.n	8002e56 <StartDisplayTask+0x6d6>
                case eWhite:  colorBox = ILI9488_WHITE; strcpy(colorName, "Luz?");   break;
 8002e3c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e40:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002e42:	f107 030c 	add.w	r3, r7, #12
 8002e46:	4a28      	ldr	r2, [pc, #160]	@ (8002ee8 <StartDisplayTask+0x768>)
 8002e48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e4c:	6018      	str	r0, [r3, #0]
 8002e4e:	3304      	adds	r3, #4
 8002e50:	7019      	strb	r1, [r3, #0]
 8002e52:	e000      	b.n	8002e56 <StartDisplayTask+0x6d6>
                default: break;
 8002e54:	bf00      	nop
            }

            // APAGA a área do nome da cor antiga desenhando um retângulo preto por cima
            ILI9488_FillRectangle(100, 80 + (i * 30), 45, 10, ILI9488_BLACK);
 8002e56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	0112      	lsls	r2, r2, #4
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3350      	adds	r3, #80	@ 0x50
 8002e66:	b299      	uxth	r1, r3
 8002e68:	2300      	movs	r3, #0
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	230a      	movs	r3, #10
 8002e6e:	222d      	movs	r2, #45	@ 0x2d
 8002e70:	2064      	movs	r0, #100	@ 0x64
 8002e72:	f7fe f923 	bl	80010bc <ILI9488_FillRectangle>
            // Escreve o novo nome da cor
            ILI9488_WriteString(100, 80 + (i * 30), colorName, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002e76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	0112      	lsls	r2, r2, #4
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	3350      	adds	r3, #80	@ 0x50
 8002e86:	b299      	uxth	r1, r3
 8002e88:	4b18      	ldr	r3, [pc, #96]	@ (8002eec <StartDisplayTask+0x76c>)
 8002e8a:	f107 000c 	add.w	r0, r7, #12
 8002e8e:	2200      	movs	r2, #0
 8002e90:	9202      	str	r2, [sp, #8]
 8002e92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e96:	9201      	str	r2, [sp, #4]
 8002e98:	685a      	ldr	r2, [r3, #4]
 8002e9a:	9200      	str	r2, [sp, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	2064      	movs	r0, #100	@ 0x64
 8002ea2:	f7fe f9ab 	bl	80011fc <ILI9488_WriteString>
            // Redesenha o quadrado colorido
            ILI9488_FillRectangle(150, 75 + (i * 30), 20, 20, colorBox);
 8002ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	461a      	mov	r2, r3
 8002eac:	0112      	lsls	r2, r2, #4
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	334b      	adds	r3, #75	@ 0x4b
 8002eb6:	b299      	uxth	r1, r3
 8002eb8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	2314      	movs	r3, #20
 8002ebe:	2214      	movs	r2, #20
 8002ec0:	2096      	movs	r0, #150	@ 0x96
 8002ec2:	f7fe f8fb 	bl	80010bc <ILI9488_FillRectangle>
        for (int i = 0; i < 4; i++) {
 8002ec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ec8:	3301      	adds	r3, #1
 8002eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ece:	2b03      	cmp	r3, #3
 8002ed0:	f77f af3d 	ble.w	8002d4e <StartDisplayTask+0x5ce>
        }
    }

    HAL_Delay(10);
 8002ed4:	200a      	movs	r0, #10
 8002ed6:	f000 fc8b 	bl	80037f0 <HAL_Delay>
  {
 8002eda:	e4ae      	b.n	800283a <StartDisplayTask+0xba>
 8002edc:	0801295c 	.word	0x0801295c
 8002ee0:	08012964 	.word	0x08012964
 8002ee4:	08012968 	.word	0x08012968
 8002ee8:	08012970 	.word	0x08012970
 8002eec:	20000000 	.word	0x20000000

08002ef0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a04      	ldr	r2, [pc, #16]	@ (8002f10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d101      	bne.n	8002f06 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002f02:	f000 fc55 	bl	80037b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40001000 	.word	0x40001000

08002f14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f18:	b672      	cpsid	i
}
 8002f1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f1c:	bf00      	nop
 8002f1e:	e7fd      	b.n	8002f1c <Error_Handler+0x8>

08002f20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	607b      	str	r3, [r7, #4]
 8002f2a:	4b22      	ldr	r3, [pc, #136]	@ (8002fb4 <HAL_MspInit+0x94>)
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2e:	4a21      	ldr	r2, [pc, #132]	@ (8002fb4 <HAL_MspInit+0x94>)
 8002f30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f36:	4b1f      	ldr	r3, [pc, #124]	@ (8002fb4 <HAL_MspInit+0x94>)
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f3e:	607b      	str	r3, [r7, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	603b      	str	r3, [r7, #0]
 8002f46:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb4 <HAL_MspInit+0x94>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	4a1a      	ldr	r2, [pc, #104]	@ (8002fb4 <HAL_MspInit+0x94>)
 8002f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f52:	4b18      	ldr	r3, [pc, #96]	@ (8002fb4 <HAL_MspInit+0x94>)
 8002f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f5a:	603b      	str	r3, [r7, #0]
 8002f5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f5e:	2200      	movs	r2, #0
 8002f60:	210f      	movs	r1, #15
 8002f62:	f06f 0001 	mvn.w	r0, #1
 8002f66:	f000 fd1f 	bl	80039a8 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2105      	movs	r1, #5
 8002f6e:	2001      	movs	r0, #1
 8002f70:	f000 fd1a 	bl	80039a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8002f74:	2001      	movs	r0, #1
 8002f76:	f000 fd33 	bl	80039e0 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2105      	movs	r1, #5
 8002f7e:	2004      	movs	r0, #4
 8002f80:	f000 fd12 	bl	80039a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8002f84:	2004      	movs	r0, #4
 8002f86:	f000 fd2b 	bl	80039e0 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	2105      	movs	r1, #5
 8002f8e:	2005      	movs	r0, #5
 8002f90:	f000 fd0a 	bl	80039a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002f94:	2005      	movs	r0, #5
 8002f96:	f000 fd23 	bl	80039e0 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	2105      	movs	r1, #5
 8002f9e:	2051      	movs	r0, #81	@ 0x51
 8002fa0:	f000 fd02 	bl	80039a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8002fa4:	2051      	movs	r0, #81	@ 0x51
 8002fa6:	f000 fd1b 	bl	80039e0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40023800 	.word	0x40023800

08002fb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b08a      	sub	sp, #40	@ 0x28
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc0:	f107 0314 	add.w	r3, r7, #20
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	605a      	str	r2, [r3, #4]
 8002fca:	609a      	str	r2, [r3, #8]
 8002fcc:	60da      	str	r2, [r3, #12]
 8002fce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a21      	ldr	r2, [pc, #132]	@ (800305c <HAL_I2C_MspInit+0xa4>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d13c      	bne.n	8003054 <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	4b20      	ldr	r3, [pc, #128]	@ (8003060 <HAL_I2C_MspInit+0xa8>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	4a1f      	ldr	r2, [pc, #124]	@ (8003060 <HAL_I2C_MspInit+0xa8>)
 8002fe4:	f043 0302 	orr.w	r3, r3, #2
 8002fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fea:	4b1d      	ldr	r3, [pc, #116]	@ (8003060 <HAL_I2C_MspInit+0xa8>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	613b      	str	r3, [r7, #16]
 8002ff4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ff6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ffc:	2312      	movs	r3, #18
 8002ffe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003000:	2300      	movs	r3, #0
 8003002:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003004:	2303      	movs	r3, #3
 8003006:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003008:	2304      	movs	r3, #4
 800300a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800300c:	f107 0314 	add.w	r3, r7, #20
 8003010:	4619      	mov	r1, r3
 8003012:	4814      	ldr	r0, [pc, #80]	@ (8003064 <HAL_I2C_MspInit+0xac>)
 8003014:	f001 faa2 	bl	800455c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	4b10      	ldr	r3, [pc, #64]	@ (8003060 <HAL_I2C_MspInit+0xa8>)
 800301e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003020:	4a0f      	ldr	r2, [pc, #60]	@ (8003060 <HAL_I2C_MspInit+0xa8>)
 8003022:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003026:	6413      	str	r3, [r2, #64]	@ 0x40
 8003028:	4b0d      	ldr	r3, [pc, #52]	@ (8003060 <HAL_I2C_MspInit+0xa8>)
 800302a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8003034:	2200      	movs	r2, #0
 8003036:	2105      	movs	r1, #5
 8003038:	2021      	movs	r0, #33	@ 0x21
 800303a:	f000 fcb5 	bl	80039a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800303e:	2021      	movs	r0, #33	@ 0x21
 8003040:	f000 fcce 	bl	80039e0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8003044:	2200      	movs	r2, #0
 8003046:	2105      	movs	r1, #5
 8003048:	2022      	movs	r0, #34	@ 0x22
 800304a:	f000 fcad 	bl	80039a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800304e:	2022      	movs	r0, #34	@ 0x22
 8003050:	f000 fcc6 	bl	80039e0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8003054:	bf00      	nop
 8003056:	3728      	adds	r7, #40	@ 0x28
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40005800 	.word	0x40005800
 8003060:	40023800 	.word	0x40023800
 8003064:	40020400 	.word	0x40020400

08003068 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b08a      	sub	sp, #40	@ 0x28
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003070:	f107 0314 	add.w	r3, r7, #20
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	605a      	str	r2, [r3, #4]
 800307a:	609a      	str	r2, [r3, #8]
 800307c:	60da      	str	r2, [r3, #12]
 800307e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a64      	ldr	r2, [pc, #400]	@ (8003218 <HAL_SD_MspInit+0x1b0>)
 8003086:	4293      	cmp	r3, r2
 8003088:	f040 80c1 	bne.w	800320e <HAL_SD_MspInit+0x1a6>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800308c:	2300      	movs	r3, #0
 800308e:	613b      	str	r3, [r7, #16]
 8003090:	4b62      	ldr	r3, [pc, #392]	@ (800321c <HAL_SD_MspInit+0x1b4>)
 8003092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003094:	4a61      	ldr	r2, [pc, #388]	@ (800321c <HAL_SD_MspInit+0x1b4>)
 8003096:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800309a:	6453      	str	r3, [r2, #68]	@ 0x44
 800309c:	4b5f      	ldr	r3, [pc, #380]	@ (800321c <HAL_SD_MspInit+0x1b4>)
 800309e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030a4:	613b      	str	r3, [r7, #16]
 80030a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030a8:	2300      	movs	r3, #0
 80030aa:	60fb      	str	r3, [r7, #12]
 80030ac:	4b5b      	ldr	r3, [pc, #364]	@ (800321c <HAL_SD_MspInit+0x1b4>)
 80030ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b0:	4a5a      	ldr	r2, [pc, #360]	@ (800321c <HAL_SD_MspInit+0x1b4>)
 80030b2:	f043 0304 	orr.w	r3, r3, #4
 80030b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80030b8:	4b58      	ldr	r3, [pc, #352]	@ (800321c <HAL_SD_MspInit+0x1b4>)
 80030ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030bc:	f003 0304 	and.w	r3, r3, #4
 80030c0:	60fb      	str	r3, [r7, #12]
 80030c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030c4:	2300      	movs	r3, #0
 80030c6:	60bb      	str	r3, [r7, #8]
 80030c8:	4b54      	ldr	r3, [pc, #336]	@ (800321c <HAL_SD_MspInit+0x1b4>)
 80030ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030cc:	4a53      	ldr	r2, [pc, #332]	@ (800321c <HAL_SD_MspInit+0x1b4>)
 80030ce:	f043 0308 	orr.w	r3, r3, #8
 80030d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80030d4:	4b51      	ldr	r3, [pc, #324]	@ (800321c <HAL_SD_MspInit+0x1b4>)
 80030d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d8:	f003 0308 	and.w	r3, r3, #8
 80030dc:	60bb      	str	r3, [r7, #8]
 80030de:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80030e0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80030e4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e6:	2302      	movs	r3, #2
 80030e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030ea:	2301      	movs	r3, #1
 80030ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ee:	2303      	movs	r3, #3
 80030f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80030f2:	230c      	movs	r3, #12
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030f6:	f107 0314 	add.w	r3, r7, #20
 80030fa:	4619      	mov	r1, r3
 80030fc:	4848      	ldr	r0, [pc, #288]	@ (8003220 <HAL_SD_MspInit+0x1b8>)
 80030fe:	f001 fa2d 	bl	800455c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003102:	2304      	movs	r3, #4
 8003104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003106:	2302      	movs	r3, #2
 8003108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800310a:	2301      	movs	r3, #1
 800310c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800310e:	2303      	movs	r3, #3
 8003110:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003112:	230c      	movs	r3, #12
 8003114:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003116:	f107 0314 	add.w	r3, r7, #20
 800311a:	4619      	mov	r1, r3
 800311c:	4841      	ldr	r0, [pc, #260]	@ (8003224 <HAL_SD_MspInit+0x1bc>)
 800311e:	f001 fa1d 	bl	800455c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8003122:	4b41      	ldr	r3, [pc, #260]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003124:	4a41      	ldr	r2, [pc, #260]	@ (800322c <HAL_SD_MspInit+0x1c4>)
 8003126:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003128:	4b3f      	ldr	r3, [pc, #252]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 800312a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800312e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003130:	4b3d      	ldr	r3, [pc, #244]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003132:	2200      	movs	r2, #0
 8003134:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003136:	4b3c      	ldr	r3, [pc, #240]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003138:	2200      	movs	r2, #0
 800313a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800313c:	4b3a      	ldr	r3, [pc, #232]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 800313e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003142:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003144:	4b38      	ldr	r3, [pc, #224]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003146:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800314a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800314c:	4b36      	ldr	r3, [pc, #216]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 800314e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003152:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003154:	4b34      	ldr	r3, [pc, #208]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003156:	2220      	movs	r2, #32
 8003158:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800315a:	4b33      	ldr	r3, [pc, #204]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 800315c:	2200      	movs	r2, #0
 800315e:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003160:	4b31      	ldr	r3, [pc, #196]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003162:	2204      	movs	r2, #4
 8003164:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003166:	4b30      	ldr	r3, [pc, #192]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003168:	2203      	movs	r2, #3
 800316a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800316c:	4b2e      	ldr	r3, [pc, #184]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 800316e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003172:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003174:	4b2c      	ldr	r3, [pc, #176]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003176:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800317a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800317c:	482a      	ldr	r0, [pc, #168]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 800317e:	f000 fc3d 	bl	80039fc <HAL_DMA_Init>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8003188:	f7ff fec4 	bl	8002f14 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a26      	ldr	r2, [pc, #152]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003190:	641a      	str	r2, [r3, #64]	@ 0x40
 8003192:	4a25      	ldr	r2, [pc, #148]	@ (8003228 <HAL_SD_MspInit+0x1c0>)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8003198:	4b25      	ldr	r3, [pc, #148]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 800319a:	4a26      	ldr	r2, [pc, #152]	@ (8003234 <HAL_SD_MspInit+0x1cc>)
 800319c:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800319e:	4b24      	ldr	r3, [pc, #144]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031a0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80031a4:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031a6:	4b22      	ldr	r3, [pc, #136]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031a8:	2240      	movs	r2, #64	@ 0x40
 80031aa:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031ac:	4b20      	ldr	r3, [pc, #128]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031b2:	4b1f      	ldr	r3, [pc, #124]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031b8:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80031c0:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80031c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031c4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80031c8:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80031ca:	4b19      	ldr	r3, [pc, #100]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031cc:	2220      	movs	r2, #32
 80031ce:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80031d0:	4b17      	ldr	r3, [pc, #92]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80031d6:	4b16      	ldr	r3, [pc, #88]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031d8:	2204      	movs	r2, #4
 80031da:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80031dc:	4b14      	ldr	r3, [pc, #80]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031de:	2203      	movs	r2, #3
 80031e0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80031e2:	4b13      	ldr	r3, [pc, #76]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031e4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80031e8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80031ea:	4b11      	ldr	r3, [pc, #68]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031ec:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80031f0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80031f2:	480f      	ldr	r0, [pc, #60]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 80031f4:	f000 fc02 	bl	80039fc <HAL_DMA_Init>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 80031fe:	f7ff fe89 	bl	8002f14 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a0a      	ldr	r2, [pc, #40]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 8003206:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003208:	4a09      	ldr	r2, [pc, #36]	@ (8003230 <HAL_SD_MspInit+0x1c8>)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 800320e:	bf00      	nop
 8003210:	3728      	adds	r7, #40	@ 0x28
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40012c00 	.word	0x40012c00
 800321c:	40023800 	.word	0x40023800
 8003220:	40020800 	.word	0x40020800
 8003224:	40020c00 	.word	0x40020c00
 8003228:	200004e4 	.word	0x200004e4
 800322c:	40026458 	.word	0x40026458
 8003230:	20000544 	.word	0x20000544
 8003234:	400264a0 	.word	0x400264a0

08003238 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b08a      	sub	sp, #40	@ 0x28
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003240:	f107 0314 	add.w	r3, r7, #20
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	605a      	str	r2, [r3, #4]
 800324a:	609a      	str	r2, [r3, #8]
 800324c:	60da      	str	r2, [r3, #12]
 800324e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a1d      	ldr	r2, [pc, #116]	@ (80032cc <HAL_SPI_MspInit+0x94>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d133      	bne.n	80032c2 <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800325a:	2300      	movs	r3, #0
 800325c:	613b      	str	r3, [r7, #16]
 800325e:	4b1c      	ldr	r3, [pc, #112]	@ (80032d0 <HAL_SPI_MspInit+0x98>)
 8003260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003262:	4a1b      	ldr	r2, [pc, #108]	@ (80032d0 <HAL_SPI_MspInit+0x98>)
 8003264:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003268:	6453      	str	r3, [r2, #68]	@ 0x44
 800326a:	4b19      	ldr	r3, [pc, #100]	@ (80032d0 <HAL_SPI_MspInit+0x98>)
 800326c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003272:	613b      	str	r3, [r7, #16]
 8003274:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003276:	2300      	movs	r3, #0
 8003278:	60fb      	str	r3, [r7, #12]
 800327a:	4b15      	ldr	r3, [pc, #84]	@ (80032d0 <HAL_SPI_MspInit+0x98>)
 800327c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327e:	4a14      	ldr	r2, [pc, #80]	@ (80032d0 <HAL_SPI_MspInit+0x98>)
 8003280:	f043 0301 	orr.w	r3, r3, #1
 8003284:	6313      	str	r3, [r2, #48]	@ 0x30
 8003286:	4b12      	ldr	r3, [pc, #72]	@ (80032d0 <HAL_SPI_MspInit+0x98>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	60fb      	str	r3, [r7, #12]
 8003290:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8003292:	23e0      	movs	r3, #224	@ 0xe0
 8003294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003296:	2302      	movs	r3, #2
 8003298:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800329a:	2300      	movs	r3, #0
 800329c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800329e:	2303      	movs	r3, #3
 80032a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032a2:	2305      	movs	r3, #5
 80032a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032a6:	f107 0314 	add.w	r3, r7, #20
 80032aa:	4619      	mov	r1, r3
 80032ac:	4809      	ldr	r0, [pc, #36]	@ (80032d4 <HAL_SPI_MspInit+0x9c>)
 80032ae:	f001 f955 	bl	800455c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80032b2:	2200      	movs	r2, #0
 80032b4:	2105      	movs	r1, #5
 80032b6:	2023      	movs	r0, #35	@ 0x23
 80032b8:	f000 fb76 	bl	80039a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80032bc:	2023      	movs	r0, #35	@ 0x23
 80032be:	f000 fb8f 	bl	80039e0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80032c2:	bf00      	nop
 80032c4:	3728      	adds	r7, #40	@ 0x28
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40013000 	.word	0x40013000
 80032d0:	40023800 	.word	0x40023800
 80032d4:	40020000 	.word	0x40020000

080032d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b08a      	sub	sp, #40	@ 0x28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e0:	f107 0314 	add.w	r3, r7, #20
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	605a      	str	r2, [r3, #4]
 80032ea:	609a      	str	r2, [r3, #8]
 80032ec:	60da      	str	r2, [r3, #12]
 80032ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a1d      	ldr	r2, [pc, #116]	@ (800336c <HAL_UART_MspInit+0x94>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d133      	bne.n	8003362 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80032fa:	2300      	movs	r3, #0
 80032fc:	613b      	str	r3, [r7, #16]
 80032fe:	4b1c      	ldr	r3, [pc, #112]	@ (8003370 <HAL_UART_MspInit+0x98>)
 8003300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003302:	4a1b      	ldr	r2, [pc, #108]	@ (8003370 <HAL_UART_MspInit+0x98>)
 8003304:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003308:	6413      	str	r3, [r2, #64]	@ 0x40
 800330a:	4b19      	ldr	r3, [pc, #100]	@ (8003370 <HAL_UART_MspInit+0x98>)
 800330c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003312:	613b      	str	r3, [r7, #16]
 8003314:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	4b15      	ldr	r3, [pc, #84]	@ (8003370 <HAL_UART_MspInit+0x98>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331e:	4a14      	ldr	r2, [pc, #80]	@ (8003370 <HAL_UART_MspInit+0x98>)
 8003320:	f043 0301 	orr.w	r3, r3, #1
 8003324:	6313      	str	r3, [r2, #48]	@ 0x30
 8003326:	4b12      	ldr	r3, [pc, #72]	@ (8003370 <HAL_UART_MspInit+0x98>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	60fb      	str	r3, [r7, #12]
 8003330:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003332:	2303      	movs	r3, #3
 8003334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003336:	2302      	movs	r3, #2
 8003338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800333e:	2303      	movs	r3, #3
 8003340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003342:	2308      	movs	r3, #8
 8003344:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003346:	f107 0314 	add.w	r3, r7, #20
 800334a:	4619      	mov	r1, r3
 800334c:	4809      	ldr	r0, [pc, #36]	@ (8003374 <HAL_UART_MspInit+0x9c>)
 800334e:	f001 f905 	bl	800455c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8003352:	2200      	movs	r2, #0
 8003354:	2105      	movs	r1, #5
 8003356:	2034      	movs	r0, #52	@ 0x34
 8003358:	f000 fb26 	bl	80039a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800335c:	2034      	movs	r0, #52	@ 0x34
 800335e:	f000 fb3f 	bl	80039e0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8003362:	bf00      	nop
 8003364:	3728      	adds	r7, #40	@ 0x28
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	40004c00 	.word	0x40004c00
 8003370:	40023800 	.word	0x40023800
 8003374:	40020000 	.word	0x40020000

08003378 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08e      	sub	sp, #56	@ 0x38
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003388:	2300      	movs	r3, #0
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	4b33      	ldr	r3, [pc, #204]	@ (800345c <HAL_InitTick+0xe4>)
 800338e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003390:	4a32      	ldr	r2, [pc, #200]	@ (800345c <HAL_InitTick+0xe4>)
 8003392:	f043 0310 	orr.w	r3, r3, #16
 8003396:	6413      	str	r3, [r2, #64]	@ 0x40
 8003398:	4b30      	ldr	r3, [pc, #192]	@ (800345c <HAL_InitTick+0xe4>)
 800339a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339c:	f003 0310 	and.w	r3, r3, #16
 80033a0:	60fb      	str	r3, [r7, #12]
 80033a2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80033a4:	f107 0210 	add.w	r2, r7, #16
 80033a8:	f107 0314 	add.w	r3, r7, #20
 80033ac:	4611      	mov	r1, r2
 80033ae:	4618      	mov	r0, r3
 80033b0:	f004 fef4 	bl	800819c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80033b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d103      	bne.n	80033c6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80033be:	f004 fec5 	bl	800814c <HAL_RCC_GetPCLK1Freq>
 80033c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80033c4:	e004      	b.n	80033d0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80033c6:	f004 fec1 	bl	800814c <HAL_RCC_GetPCLK1Freq>
 80033ca:	4603      	mov	r3, r0
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80033d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033d2:	4a23      	ldr	r2, [pc, #140]	@ (8003460 <HAL_InitTick+0xe8>)
 80033d4:	fba2 2303 	umull	r2, r3, r2, r3
 80033d8:	0c9b      	lsrs	r3, r3, #18
 80033da:	3b01      	subs	r3, #1
 80033dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80033de:	4b21      	ldr	r3, [pc, #132]	@ (8003464 <HAL_InitTick+0xec>)
 80033e0:	4a21      	ldr	r2, [pc, #132]	@ (8003468 <HAL_InitTick+0xf0>)
 80033e2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80033e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003464 <HAL_InitTick+0xec>)
 80033e6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80033ea:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80033ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003464 <HAL_InitTick+0xec>)
 80033ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033f0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80033f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003464 <HAL_InitTick+0xec>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003464 <HAL_InitTick+0xec>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033fe:	4b19      	ldr	r3, [pc, #100]	@ (8003464 <HAL_InitTick+0xec>)
 8003400:	2200      	movs	r2, #0
 8003402:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003404:	4817      	ldr	r0, [pc, #92]	@ (8003464 <HAL_InitTick+0xec>)
 8003406:	f006 fb5b 	bl	8009ac0 <HAL_TIM_Base_Init>
 800340a:	4603      	mov	r3, r0
 800340c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003410:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003414:	2b00      	cmp	r3, #0
 8003416:	d11b      	bne.n	8003450 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003418:	4812      	ldr	r0, [pc, #72]	@ (8003464 <HAL_InitTick+0xec>)
 800341a:	f006 fbab 	bl	8009b74 <HAL_TIM_Base_Start_IT>
 800341e:	4603      	mov	r3, r0
 8003420:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003424:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003428:	2b00      	cmp	r3, #0
 800342a:	d111      	bne.n	8003450 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800342c:	2036      	movs	r0, #54	@ 0x36
 800342e:	f000 fad7 	bl	80039e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2b0f      	cmp	r3, #15
 8003436:	d808      	bhi.n	800344a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003438:	2200      	movs	r2, #0
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	2036      	movs	r0, #54	@ 0x36
 800343e:	f000 fab3 	bl	80039a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003442:	4a0a      	ldr	r2, [pc, #40]	@ (800346c <HAL_InitTick+0xf4>)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	e002      	b.n	8003450 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003450:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003454:	4618      	mov	r0, r3
 8003456:	3738      	adds	r7, #56	@ 0x38
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	40023800 	.word	0x40023800
 8003460:	431bde83 	.word	0x431bde83
 8003464:	200005f4 	.word	0x200005f4
 8003468:	40001000 	.word	0x40001000
 800346c:	20000070 	.word	0x20000070

08003470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003474:	bf00      	nop
 8003476:	e7fd      	b.n	8003474 <NMI_Handler+0x4>

08003478 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800347c:	bf00      	nop
 800347e:	e7fd      	b.n	800347c <HardFault_Handler+0x4>

08003480 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003484:	bf00      	nop
 8003486:	e7fd      	b.n	8003484 <MemManage_Handler+0x4>

08003488 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800348c:	bf00      	nop
 800348e:	e7fd      	b.n	800348c <BusFault_Handler+0x4>

08003490 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003494:	bf00      	nop
 8003496:	e7fd      	b.n	8003494 <UsageFault_Handler+0x4>

08003498 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800349c:	bf00      	nop
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr

080034a6 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 80034aa:	f004 fa05 	bl	80078b8 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 80034ae:	bf00      	nop
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80034b6:	f000 febd 	bl	8004234 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80034ba:	bf00      	nop
 80034bc:	bd80      	pop	{r7, pc}

080034be <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80034be:	b480      	push	{r7}
 80034c0:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80034c2:	bf00      	nop
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80034d0:	4802      	ldr	r0, [pc, #8]	@ (80034dc <I2C2_EV_IRQHandler+0x10>)
 80034d2:	f002 f8c3 	bl	800565c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	2000036c 	.word	0x2000036c

080034e0 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80034e4:	4802      	ldr	r0, [pc, #8]	@ (80034f0 <I2C2_ER_IRQHandler+0x10>)
 80034e6:	f002 fa2a 	bl	800593e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80034ea:	bf00      	nop
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	2000036c 	.word	0x2000036c

080034f4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80034f8:	4802      	ldr	r0, [pc, #8]	@ (8003504 <SPI1_IRQHandler+0x10>)
 80034fa:	f006 f8e7 	bl	80096cc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80034fe:	bf00      	nop
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	20000444 	.word	0x20000444

08003508 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800350c:	4802      	ldr	r0, [pc, #8]	@ (8003518 <UART4_IRQHandler+0x10>)
 800350e:	f006 fdc3 	bl	800a098 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003512:	bf00      	nop
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	2000049c 	.word	0x2000049c

0800351c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003520:	4802      	ldr	r0, [pc, #8]	@ (800352c <TIM6_DAC_IRQHandler+0x10>)
 8003522:	f006 fb97 	bl	8009c54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003526:	bf00      	nop
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	200005f4 	.word	0x200005f4

08003530 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8003534:	bf00      	nop
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
	...

08003540 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003544:	4802      	ldr	r0, [pc, #8]	@ (8003550 <DMA2_Stream3_IRQHandler+0x10>)
 8003546:	f000 fbf1 	bl	8003d2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800354a:	bf00      	nop
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	200004e4 	.word	0x200004e4

08003554 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003558:	4802      	ldr	r0, [pc, #8]	@ (8003564 <DMA2_Stream6_IRQHandler+0x10>)
 800355a:	f000 fbe7 	bl	8003d2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800355e:	bf00      	nop
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20000544 	.word	0x20000544

08003568 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  return 1;
 800356c:	2301      	movs	r3, #1
}
 800356e:	4618      	mov	r0, r3
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <_kill>:

int _kill(int pid, int sig)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003582:	f00e f8e1 	bl	8011748 <__errno>
 8003586:	4603      	mov	r3, r0
 8003588:	2216      	movs	r2, #22
 800358a:	601a      	str	r2, [r3, #0]
  return -1;
 800358c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003590:	4618      	mov	r0, r3
 8003592:	3708      	adds	r7, #8
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <_exit>:

void _exit (int status)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035a0:	f04f 31ff 	mov.w	r1, #4294967295
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7ff ffe7 	bl	8003578 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035aa:	bf00      	nop
 80035ac:	e7fd      	b.n	80035aa <_exit+0x12>

080035ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b086      	sub	sp, #24
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	60f8      	str	r0, [r7, #12]
 80035b6:	60b9      	str	r1, [r7, #8]
 80035b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	e00a      	b.n	80035d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035c0:	f3af 8000 	nop.w
 80035c4:	4601      	mov	r1, r0
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	1c5a      	adds	r2, r3, #1
 80035ca:	60ba      	str	r2, [r7, #8]
 80035cc:	b2ca      	uxtb	r2, r1
 80035ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	3301      	adds	r3, #1
 80035d4:	617b      	str	r3, [r7, #20]
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	429a      	cmp	r2, r3
 80035dc:	dbf0      	blt.n	80035c0 <_read+0x12>
  }

  return len;
 80035de:	687b      	ldr	r3, [r7, #4]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3718      	adds	r7, #24
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035f4:	2300      	movs	r3, #0
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	e009      	b.n	800360e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	1c5a      	adds	r2, r3, #1
 80035fe:	60ba      	str	r2, [r7, #8]
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	4618      	mov	r0, r3
 8003604:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	3301      	adds	r3, #1
 800360c:	617b      	str	r3, [r7, #20]
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	429a      	cmp	r2, r3
 8003614:	dbf1      	blt.n	80035fa <_write+0x12>
  }
  return len;
 8003616:	687b      	ldr	r3, [r7, #4]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <_close>:

int _close(int file)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003628:	f04f 33ff 	mov.w	r3, #4294967295
}
 800362c:	4618      	mov	r0, r3
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003648:	605a      	str	r2, [r3, #4]
  return 0;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <_isatty>:

int _isatty(int file)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003660:	2301      	movs	r3, #1
}
 8003662:	4618      	mov	r0, r3
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800366e:	b480      	push	{r7}
 8003670:	b085      	sub	sp, #20
 8003672:	af00      	add	r7, sp, #0
 8003674:	60f8      	str	r0, [r7, #12]
 8003676:	60b9      	str	r1, [r7, #8]
 8003678:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003690:	4a14      	ldr	r2, [pc, #80]	@ (80036e4 <_sbrk+0x5c>)
 8003692:	4b15      	ldr	r3, [pc, #84]	@ (80036e8 <_sbrk+0x60>)
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800369c:	4b13      	ldr	r3, [pc, #76]	@ (80036ec <_sbrk+0x64>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d102      	bne.n	80036aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036a4:	4b11      	ldr	r3, [pc, #68]	@ (80036ec <_sbrk+0x64>)
 80036a6:	4a12      	ldr	r2, [pc, #72]	@ (80036f0 <_sbrk+0x68>)
 80036a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036aa:	4b10      	ldr	r3, [pc, #64]	@ (80036ec <_sbrk+0x64>)
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4413      	add	r3, r2
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d207      	bcs.n	80036c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036b8:	f00e f846 	bl	8011748 <__errno>
 80036bc:	4603      	mov	r3, r0
 80036be:	220c      	movs	r2, #12
 80036c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036c2:	f04f 33ff 	mov.w	r3, #4294967295
 80036c6:	e009      	b.n	80036dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036c8:	4b08      	ldr	r3, [pc, #32]	@ (80036ec <_sbrk+0x64>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036ce:	4b07      	ldr	r3, [pc, #28]	@ (80036ec <_sbrk+0x64>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4413      	add	r3, r2
 80036d6:	4a05      	ldr	r2, [pc, #20]	@ (80036ec <_sbrk+0x64>)
 80036d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036da:	68fb      	ldr	r3, [r7, #12]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3718      	adds	r7, #24
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	20020000 	.word	0x20020000
 80036e8:	00000400 	.word	0x00000400
 80036ec:	2000063c 	.word	0x2000063c
 80036f0:	20004798 	.word	0x20004798

080036f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036f8:	4b06      	ldr	r3, [pc, #24]	@ (8003714 <SystemInit+0x20>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fe:	4a05      	ldr	r2, [pc, #20]	@ (8003714 <SystemInit+0x20>)
 8003700:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003704:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003708:	bf00      	nop
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	e000ed00 	.word	0xe000ed00

08003718 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003718:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003750 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800371c:	f7ff ffea 	bl	80036f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003720:	480c      	ldr	r0, [pc, #48]	@ (8003754 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003722:	490d      	ldr	r1, [pc, #52]	@ (8003758 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003724:	4a0d      	ldr	r2, [pc, #52]	@ (800375c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003728:	e002      	b.n	8003730 <LoopCopyDataInit>

0800372a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800372a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800372c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800372e:	3304      	adds	r3, #4

08003730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003734:	d3f9      	bcc.n	800372a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003736:	4a0a      	ldr	r2, [pc, #40]	@ (8003760 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003738:	4c0a      	ldr	r4, [pc, #40]	@ (8003764 <LoopFillZerobss+0x22>)
  movs r3, #0
 800373a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800373c:	e001      	b.n	8003742 <LoopFillZerobss>

0800373e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800373e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003740:	3204      	adds	r2, #4

08003742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003744:	d3fb      	bcc.n	800373e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003746:	f00e f805 	bl	8011754 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800374a:	f7fe fa8b 	bl	8001c64 <main>
  bx  lr    
 800374e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003750:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003758:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 800375c:	08013300 	.word	0x08013300
  ldr r2, =_sbss
 8003760:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8003764:	20004798 	.word	0x20004798

08003768 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003768:	e7fe      	b.n	8003768 <ADC_IRQHandler>
	...

0800376c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003770:	4b0e      	ldr	r3, [pc, #56]	@ (80037ac <HAL_Init+0x40>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a0d      	ldr	r2, [pc, #52]	@ (80037ac <HAL_Init+0x40>)
 8003776:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800377a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800377c:	4b0b      	ldr	r3, [pc, #44]	@ (80037ac <HAL_Init+0x40>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a0a      	ldr	r2, [pc, #40]	@ (80037ac <HAL_Init+0x40>)
 8003782:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003786:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003788:	4b08      	ldr	r3, [pc, #32]	@ (80037ac <HAL_Init+0x40>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a07      	ldr	r2, [pc, #28]	@ (80037ac <HAL_Init+0x40>)
 800378e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003792:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003794:	2003      	movs	r0, #3
 8003796:	f000 f8fc 	bl	8003992 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800379a:	200f      	movs	r0, #15
 800379c:	f7ff fdec 	bl	8003378 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037a0:	f7ff fbbe 	bl	8002f20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40023c00 	.word	0x40023c00

080037b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037b4:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <HAL_IncTick+0x20>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	461a      	mov	r2, r3
 80037ba:	4b06      	ldr	r3, [pc, #24]	@ (80037d4 <HAL_IncTick+0x24>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4413      	add	r3, r2
 80037c0:	4a04      	ldr	r2, [pc, #16]	@ (80037d4 <HAL_IncTick+0x24>)
 80037c2:	6013      	str	r3, [r2, #0]
}
 80037c4:	bf00      	nop
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	20000074 	.word	0x20000074
 80037d4:	20000640 	.word	0x20000640

080037d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0
  return uwTick;
 80037dc:	4b03      	ldr	r3, [pc, #12]	@ (80037ec <HAL_GetTick+0x14>)
 80037de:	681b      	ldr	r3, [r3, #0]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	20000640 	.word	0x20000640

080037f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037f8:	f7ff ffee 	bl	80037d8 <HAL_GetTick>
 80037fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003808:	d005      	beq.n	8003816 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800380a:	4b0a      	ldr	r3, [pc, #40]	@ (8003834 <HAL_Delay+0x44>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	461a      	mov	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4413      	add	r3, r2
 8003814:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003816:	bf00      	nop
 8003818:	f7ff ffde 	bl	80037d8 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	429a      	cmp	r2, r3
 8003826:	d8f7      	bhi.n	8003818 <HAL_Delay+0x28>
  {
  }
}
 8003828:	bf00      	nop
 800382a:	bf00      	nop
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	20000074 	.word	0x20000074

08003838 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f003 0307 	and.w	r3, r3, #7
 8003846:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003848:	4b0c      	ldr	r3, [pc, #48]	@ (800387c <__NVIC_SetPriorityGrouping+0x44>)
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003854:	4013      	ands	r3, r2
 8003856:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003860:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003864:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800386a:	4a04      	ldr	r2, [pc, #16]	@ (800387c <__NVIC_SetPriorityGrouping+0x44>)
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	60d3      	str	r3, [r2, #12]
}
 8003870:	bf00      	nop
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr
 800387c:	e000ed00 	.word	0xe000ed00

08003880 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003884:	4b04      	ldr	r3, [pc, #16]	@ (8003898 <__NVIC_GetPriorityGrouping+0x18>)
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	0a1b      	lsrs	r3, r3, #8
 800388a:	f003 0307 	and.w	r3, r3, #7
}
 800388e:	4618      	mov	r0, r3
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	e000ed00 	.word	0xe000ed00

0800389c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	db0b      	blt.n	80038c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	f003 021f 	and.w	r2, r3, #31
 80038b4:	4907      	ldr	r1, [pc, #28]	@ (80038d4 <__NVIC_EnableIRQ+0x38>)
 80038b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ba:	095b      	lsrs	r3, r3, #5
 80038bc:	2001      	movs	r0, #1
 80038be:	fa00 f202 	lsl.w	r2, r0, r2
 80038c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	e000e100 	.word	0xe000e100

080038d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	4603      	mov	r3, r0
 80038e0:	6039      	str	r1, [r7, #0]
 80038e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	db0a      	blt.n	8003902 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	b2da      	uxtb	r2, r3
 80038f0:	490c      	ldr	r1, [pc, #48]	@ (8003924 <__NVIC_SetPriority+0x4c>)
 80038f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038f6:	0112      	lsls	r2, r2, #4
 80038f8:	b2d2      	uxtb	r2, r2
 80038fa:	440b      	add	r3, r1
 80038fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003900:	e00a      	b.n	8003918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	b2da      	uxtb	r2, r3
 8003906:	4908      	ldr	r1, [pc, #32]	@ (8003928 <__NVIC_SetPriority+0x50>)
 8003908:	79fb      	ldrb	r3, [r7, #7]
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	3b04      	subs	r3, #4
 8003910:	0112      	lsls	r2, r2, #4
 8003912:	b2d2      	uxtb	r2, r2
 8003914:	440b      	add	r3, r1
 8003916:	761a      	strb	r2, [r3, #24]
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	e000e100 	.word	0xe000e100
 8003928:	e000ed00 	.word	0xe000ed00

0800392c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800392c:	b480      	push	{r7}
 800392e:	b089      	sub	sp, #36	@ 0x24
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f003 0307 	and.w	r3, r3, #7
 800393e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f1c3 0307 	rsb	r3, r3, #7
 8003946:	2b04      	cmp	r3, #4
 8003948:	bf28      	it	cs
 800394a:	2304      	movcs	r3, #4
 800394c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	3304      	adds	r3, #4
 8003952:	2b06      	cmp	r3, #6
 8003954:	d902      	bls.n	800395c <NVIC_EncodePriority+0x30>
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	3b03      	subs	r3, #3
 800395a:	e000      	b.n	800395e <NVIC_EncodePriority+0x32>
 800395c:	2300      	movs	r3, #0
 800395e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003960:	f04f 32ff 	mov.w	r2, #4294967295
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	43da      	mvns	r2, r3
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	401a      	ands	r2, r3
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003974:	f04f 31ff 	mov.w	r1, #4294967295
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	fa01 f303 	lsl.w	r3, r1, r3
 800397e:	43d9      	mvns	r1, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003984:	4313      	orrs	r3, r2
         );
}
 8003986:	4618      	mov	r0, r3
 8003988:	3724      	adds	r7, #36	@ 0x24
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr

08003992 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b082      	sub	sp, #8
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f7ff ff4c 	bl	8003838 <__NVIC_SetPriorityGrouping>
}
 80039a0:	bf00      	nop
 80039a2:	3708      	adds	r7, #8
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
 80039b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039b6:	2300      	movs	r3, #0
 80039b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039ba:	f7ff ff61 	bl	8003880 <__NVIC_GetPriorityGrouping>
 80039be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	68b9      	ldr	r1, [r7, #8]
 80039c4:	6978      	ldr	r0, [r7, #20]
 80039c6:	f7ff ffb1 	bl	800392c <NVIC_EncodePriority>
 80039ca:	4602      	mov	r2, r0
 80039cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039d0:	4611      	mov	r1, r2
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff ff80 	bl	80038d8 <__NVIC_SetPriority>
}
 80039d8:	bf00      	nop
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	4603      	mov	r3, r0
 80039e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff ff54 	bl	800389c <__NVIC_EnableIRQ>
}
 80039f4:	bf00      	nop
 80039f6:	3708      	adds	r7, #8
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a04:	2300      	movs	r3, #0
 8003a06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a08:	f7ff fee6 	bl	80037d8 <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d101      	bne.n	8003a18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e099      	b.n	8003b4c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2202      	movs	r2, #2
 8003a1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0201 	bic.w	r2, r2, #1
 8003a36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a38:	e00f      	b.n	8003a5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a3a:	f7ff fecd 	bl	80037d8 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b05      	cmp	r3, #5
 8003a46:	d908      	bls.n	8003a5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2203      	movs	r2, #3
 8003a52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e078      	b.n	8003b4c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1e8      	bne.n	8003a3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	4b38      	ldr	r3, [pc, #224]	@ (8003b54 <HAL_DMA_Init+0x158>)
 8003a74:	4013      	ands	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a1b      	ldr	r3, [r3, #32]
 8003aa4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab0:	2b04      	cmp	r3, #4
 8003ab2:	d107      	bne.n	8003ac4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abc:	4313      	orrs	r3, r2
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	f023 0307 	bic.w	r3, r3, #7
 8003ada:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	d117      	bne.n	8003b1e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00e      	beq.n	8003b1e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 fb1b 	bl	800413c <DMA_CheckFifoParam>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d008      	beq.n	8003b1e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2240      	movs	r2, #64	@ 0x40
 8003b10:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e016      	b.n	8003b4c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 fad2 	bl	80040d0 <DMA_CalcBaseAndBitshift>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b34:	223f      	movs	r2, #63	@ 0x3f
 8003b36:	409a      	lsls	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3718      	adds	r7, #24
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	f010803f 	.word	0xf010803f

08003b58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
 8003b64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b66:	2300      	movs	r3, #0
 8003b68:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b6e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d101      	bne.n	8003b7e <HAL_DMA_Start_IT+0x26>
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	e040      	b.n	8003c00 <HAL_DMA_Start_IT+0xa8>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2201      	movs	r2, #1
 8003b82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d12f      	bne.n	8003bf2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2202      	movs	r2, #2
 8003b96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	68b9      	ldr	r1, [r7, #8]
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 fa64 	bl	8004074 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb0:	223f      	movs	r2, #63	@ 0x3f
 8003bb2:	409a      	lsls	r2, r3
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 0216 	orr.w	r2, r2, #22
 8003bc6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d007      	beq.n	8003be0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f042 0208 	orr.w	r2, r2, #8
 8003bde:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 0201 	orr.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]
 8003bf0:	e005      	b.n	8003bfe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3718      	adds	r7, #24
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c14:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c16:	f7ff fddf 	bl	80037d8 <HAL_GetTick>
 8003c1a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d008      	beq.n	8003c3a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2280      	movs	r2, #128	@ 0x80
 8003c2c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e052      	b.n	8003ce0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 0216 	bic.w	r2, r2, #22
 8003c48:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	695a      	ldr	r2, [r3, #20]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c58:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d103      	bne.n	8003c6a <HAL_DMA_Abort+0x62>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d007      	beq.n	8003c7a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0208 	bic.w	r2, r2, #8
 8003c78:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0201 	bic.w	r2, r2, #1
 8003c88:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c8a:	e013      	b.n	8003cb4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c8c:	f7ff fda4 	bl	80037d8 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b05      	cmp	r3, #5
 8003c98:	d90c      	bls.n	8003cb4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2203      	movs	r2, #3
 8003ca4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e015      	b.n	8003ce0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1e4      	bne.n	8003c8c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc6:	223f      	movs	r2, #63	@ 0x3f
 8003cc8:	409a      	lsls	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d004      	beq.n	8003d06 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2280      	movs	r2, #128	@ 0x80
 8003d00:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e00c      	b.n	8003d20 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2205      	movs	r2, #5
 8003d0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f022 0201 	bic.w	r2, r2, #1
 8003d1c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b086      	sub	sp, #24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d34:	2300      	movs	r3, #0
 8003d36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d38:	4b8e      	ldr	r3, [pc, #568]	@ (8003f74 <HAL_DMA_IRQHandler+0x248>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a8e      	ldr	r2, [pc, #568]	@ (8003f78 <HAL_DMA_IRQHandler+0x24c>)
 8003d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d42:	0a9b      	lsrs	r3, r3, #10
 8003d44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d56:	2208      	movs	r2, #8
 8003d58:	409a      	lsls	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d01a      	beq.n	8003d98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0304 	and.w	r3, r3, #4
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d013      	beq.n	8003d98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 0204 	bic.w	r2, r2, #4
 8003d7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d84:	2208      	movs	r2, #8
 8003d86:	409a      	lsls	r2, r3
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d90:	f043 0201 	orr.w	r2, r3, #1
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	409a      	lsls	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	4013      	ands	r3, r2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d012      	beq.n	8003dce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00b      	beq.n	8003dce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dba:	2201      	movs	r2, #1
 8003dbc:	409a      	lsls	r2, r3
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc6:	f043 0202 	orr.w	r2, r3, #2
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd2:	2204      	movs	r2, #4
 8003dd4:	409a      	lsls	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d012      	beq.n	8003e04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00b      	beq.n	8003e04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df0:	2204      	movs	r2, #4
 8003df2:	409a      	lsls	r2, r3
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dfc:	f043 0204 	orr.w	r2, r3, #4
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e08:	2210      	movs	r2, #16
 8003e0a:	409a      	lsls	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d043      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d03c      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e26:	2210      	movs	r2, #16
 8003e28:	409a      	lsls	r2, r3
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d018      	beq.n	8003e6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d108      	bne.n	8003e5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d024      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	4798      	blx	r3
 8003e5a:	e01f      	b.n	8003e9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d01b      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	4798      	blx	r3
 8003e6c:	e016      	b.n	8003e9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d107      	bne.n	8003e8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0208 	bic.w	r2, r2, #8
 8003e8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea0:	2220      	movs	r2, #32
 8003ea2:	409a      	lsls	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 808f 	beq.w	8003fcc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0310 	and.w	r3, r3, #16
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	f000 8087 	beq.w	8003fcc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	409a      	lsls	r2, r3
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b05      	cmp	r3, #5
 8003ed4:	d136      	bne.n	8003f44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f022 0216 	bic.w	r2, r2, #22
 8003ee4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695a      	ldr	r2, [r3, #20]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ef4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d103      	bne.n	8003f06 <HAL_DMA_IRQHandler+0x1da>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d007      	beq.n	8003f16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0208 	bic.w	r2, r2, #8
 8003f14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f1a:	223f      	movs	r2, #63	@ 0x3f
 8003f1c:	409a      	lsls	r2, r3
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d07e      	beq.n	8004038 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	4798      	blx	r3
        }
        return;
 8003f42:	e079      	b.n	8004038 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d01d      	beq.n	8003f8e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10d      	bne.n	8003f7c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d031      	beq.n	8003fcc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	4798      	blx	r3
 8003f70:	e02c      	b.n	8003fcc <HAL_DMA_IRQHandler+0x2a0>
 8003f72:	bf00      	nop
 8003f74:	2000006c 	.word	0x2000006c
 8003f78:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d023      	beq.n	8003fcc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	4798      	blx	r3
 8003f8c:	e01e      	b.n	8003fcc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10f      	bne.n	8003fbc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f022 0210 	bic.w	r2, r2, #16
 8003faa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d003      	beq.n	8003fcc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d032      	beq.n	800403a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fd8:	f003 0301 	and.w	r3, r3, #1
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d022      	beq.n	8004026 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2205      	movs	r2, #5
 8003fe4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0201 	bic.w	r2, r2, #1
 8003ff6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	60bb      	str	r3, [r7, #8]
 8003ffe:	697a      	ldr	r2, [r7, #20]
 8004000:	429a      	cmp	r2, r3
 8004002:	d307      	bcc.n	8004014 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1f2      	bne.n	8003ff8 <HAL_DMA_IRQHandler+0x2cc>
 8004012:	e000      	b.n	8004016 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004014:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800402a:	2b00      	cmp	r3, #0
 800402c:	d005      	beq.n	800403a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	4798      	blx	r3
 8004036:	e000      	b.n	800403a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004038:	bf00      	nop
    }
  }
}
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800404e:	b2db      	uxtb	r3, r3
}
 8004050:	4618      	mov	r0, r3
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004068:	4618      	mov	r0, r3
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004074:	b480      	push	{r7}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004090:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	2b40      	cmp	r3, #64	@ 0x40
 80040a0:	d108      	bne.n	80040b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040b2:	e007      	b.n	80040c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68ba      	ldr	r2, [r7, #8]
 80040ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	60da      	str	r2, [r3, #12]
}
 80040c4:	bf00      	nop
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	3b10      	subs	r3, #16
 80040e0:	4a14      	ldr	r2, [pc, #80]	@ (8004134 <DMA_CalcBaseAndBitshift+0x64>)
 80040e2:	fba2 2303 	umull	r2, r3, r2, r3
 80040e6:	091b      	lsrs	r3, r3, #4
 80040e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040ea:	4a13      	ldr	r2, [pc, #76]	@ (8004138 <DMA_CalcBaseAndBitshift+0x68>)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4413      	add	r3, r2
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	461a      	mov	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2b03      	cmp	r3, #3
 80040fc:	d909      	bls.n	8004112 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004106:	f023 0303 	bic.w	r3, r3, #3
 800410a:	1d1a      	adds	r2, r3, #4
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004110:	e007      	b.n	8004122 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800411a:	f023 0303 	bic.w	r3, r3, #3
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004126:	4618      	mov	r0, r3
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	aaaaaaab 	.word	0xaaaaaaab
 8004138:	08013174 	.word	0x08013174

0800413c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800414c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d11f      	bne.n	8004196 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	2b03      	cmp	r3, #3
 800415a:	d856      	bhi.n	800420a <DMA_CheckFifoParam+0xce>
 800415c:	a201      	add	r2, pc, #4	@ (adr r2, 8004164 <DMA_CheckFifoParam+0x28>)
 800415e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004162:	bf00      	nop
 8004164:	08004175 	.word	0x08004175
 8004168:	08004187 	.word	0x08004187
 800416c:	08004175 	.word	0x08004175
 8004170:	0800420b 	.word	0x0800420b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004178:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d046      	beq.n	800420e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004184:	e043      	b.n	800420e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800418a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800418e:	d140      	bne.n	8004212 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004194:	e03d      	b.n	8004212 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800419e:	d121      	bne.n	80041e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	2b03      	cmp	r3, #3
 80041a4:	d837      	bhi.n	8004216 <DMA_CheckFifoParam+0xda>
 80041a6:	a201      	add	r2, pc, #4	@ (adr r2, 80041ac <DMA_CheckFifoParam+0x70>)
 80041a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ac:	080041bd 	.word	0x080041bd
 80041b0:	080041c3 	.word	0x080041c3
 80041b4:	080041bd 	.word	0x080041bd
 80041b8:	080041d5 	.word	0x080041d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	73fb      	strb	r3, [r7, #15]
      break;
 80041c0:	e030      	b.n	8004224 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d025      	beq.n	800421a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041d2:	e022      	b.n	800421a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041dc:	d11f      	bne.n	800421e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041e2:	e01c      	b.n	800421e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d903      	bls.n	80041f2 <DMA_CheckFifoParam+0xb6>
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	2b03      	cmp	r3, #3
 80041ee:	d003      	beq.n	80041f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041f0:	e018      	b.n	8004224 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	73fb      	strb	r3, [r7, #15]
      break;
 80041f6:	e015      	b.n	8004224 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00e      	beq.n	8004222 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	73fb      	strb	r3, [r7, #15]
      break;
 8004208:	e00b      	b.n	8004222 <DMA_CheckFifoParam+0xe6>
      break;
 800420a:	bf00      	nop
 800420c:	e00a      	b.n	8004224 <DMA_CheckFifoParam+0xe8>
      break;
 800420e:	bf00      	nop
 8004210:	e008      	b.n	8004224 <DMA_CheckFifoParam+0xe8>
      break;
 8004212:	bf00      	nop
 8004214:	e006      	b.n	8004224 <DMA_CheckFifoParam+0xe8>
      break;
 8004216:	bf00      	nop
 8004218:	e004      	b.n	8004224 <DMA_CheckFifoParam+0xe8>
      break;
 800421a:	bf00      	nop
 800421c:	e002      	b.n	8004224 <DMA_CheckFifoParam+0xe8>
      break;   
 800421e:	bf00      	nop
 8004220:	e000      	b.n	8004224 <DMA_CheckFifoParam+0xe8>
      break;
 8004222:	bf00      	nop
    }
  } 
  
  return status; 
 8004224:	7bfb      	ldrb	r3, [r7, #15]
}
 8004226:	4618      	mov	r0, r3
 8004228:	3714      	adds	r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop

08004234 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800423e:	4b49      	ldr	r3, [pc, #292]	@ (8004364 <HAL_FLASH_IRQHandler+0x130>)
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d020      	beq.n	800428c <HAL_FLASH_IRQHandler+0x58>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800424a:	4b47      	ldr	r3, [pc, #284]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	b2db      	uxtb	r3, r3
 8004250:	2b01      	cmp	r3, #1
 8004252:	d107      	bne.n	8004264 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8004254:	4b44      	ldr	r3, [pc, #272]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 800425a:	4b43      	ldr	r3, [pc, #268]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 800425c:	f04f 32ff 	mov.w	r2, #4294967295
 8004260:	60da      	str	r2, [r3, #12]
 8004262:	e00b      	b.n	800427c <HAL_FLASH_IRQHandler+0x48>
    }
    else if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004264:	4b40      	ldr	r3, [pc, #256]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d103      	bne.n	8004276 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800426e:	4b3e      	ldr	r3, [pc, #248]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	607b      	str	r3, [r7, #4]
 8004274:	e002      	b.n	800427c <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8004276:	4b3c      	ldr	r3, [pc, #240]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	607b      	str	r3, [r7, #4]
    }

    /*Save the Error code*/
    FLASH_SetErrorCode();
 800427c:	f000 f88a 	bl	8004394 <FLASH_SetErrorCode>

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 f87d 	bl	8004380 <HAL_FLASH_OperationErrorCallback>

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004286:	4b38      	ldr	r3, [pc, #224]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 8004288:	2200      	movs	r2, #0
 800428a:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800428c:	4b35      	ldr	r3, [pc, #212]	@ (8004364 <HAL_FLASH_IRQHandler+0x130>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f003 0301 	and.w	r3, r3, #1
 8004294:	2b00      	cmp	r3, #0
 8004296:	d04a      	beq.n	800432e <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004298:	4b32      	ldr	r3, [pc, #200]	@ (8004364 <HAL_FLASH_IRQHandler+0x130>)
 800429a:	2201      	movs	r2, #1
 800429c:	60da      	str	r2, [r3, #12]

    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800429e:	4b32      	ldr	r3, [pc, #200]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d12d      	bne.n	8004304 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 80042a8:	4b2f      	ldr	r3, [pc, #188]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	3b01      	subs	r3, #1
 80042ae:	4a2e      	ldr	r2, [pc, #184]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042b0:	6053      	str	r3, [r2, #4]

      /* Check if there are still sectors to erase*/
      if (pFlash.NbSectorsToErase != 0U)
 80042b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d015      	beq.n	80042e6 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 80042ba:	4b2b      	ldr	r3, [pc, #172]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 f853 	bl	800436c <HAL_FLASH_EndOfOperationCallback>

        /*Increment sector number*/
        pFlash.Sector++;
 80042c6:	4b28      	ldr	r3, [pc, #160]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	3301      	adds	r3, #1
 80042cc:	4a26      	ldr	r2, [pc, #152]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042ce:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 80042d0:	4b25      	ldr	r3, [pc, #148]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 80042d6:	4b24      	ldr	r3, [pc, #144]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042d8:	7a1b      	ldrb	r3, [r3, #8]
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	4619      	mov	r1, r3
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f8ae 	bl	8004440 <FLASH_Erase_Sector>
 80042e4:	e023      	b.n	800432e <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 80042e6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ea:	607b      	str	r3, [r7, #4]
 80042ec:	4a1e      	ldr	r2, [pc, #120]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80042f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	701a      	strb	r2, [r3, #0]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 80042f8:	f000 f8ea 	bl	80044d0 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f000 f835 	bl	800436c <HAL_FLASH_EndOfOperationCallback>
 8004302:	e014      	b.n	800432e <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else
    {
      if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004304:	4b18      	ldr	r3, [pc, #96]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b02      	cmp	r3, #2
 800430c:	d107      	bne.n	800431e <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 800430e:	f000 f8df 	bl	80044d0 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8004312:	4b15      	ldr	r3, [pc, #84]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	4618      	mov	r0, r3
 8004318:	f000 f828 	bl	800436c <HAL_FLASH_EndOfOperationCallback>
 800431c:	e004      	b.n	8004328 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800431e:	4b12      	ldr	r3, [pc, #72]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	4618      	mov	r0, r3
 8004324:	f000 f822 	bl	800436c <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004328:	4b0f      	ldr	r3, [pc, #60]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 800432a:	2200      	movs	r2, #0
 800432c:	701a      	strb	r2, [r3, #0]
    }
  }

  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800432e:	4b0e      	ldr	r3, [pc, #56]	@ (8004368 <HAL_FLASH_IRQHandler+0x134>)
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b00      	cmp	r3, #0
 8004336:	d111      	bne.n	800435c <HAL_FLASH_IRQHandler+0x128>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8004338:	4b0a      	ldr	r3, [pc, #40]	@ (8004364 <HAL_FLASH_IRQHandler+0x130>)
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	4a09      	ldr	r2, [pc, #36]	@ (8004364 <HAL_FLASH_IRQHandler+0x130>)
 800433e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004342:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8004344:	4b07      	ldr	r3, [pc, #28]	@ (8004364 <HAL_FLASH_IRQHandler+0x130>)
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	4a06      	ldr	r2, [pc, #24]	@ (8004364 <HAL_FLASH_IRQHandler+0x130>)
 800434a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800434e:	6113      	str	r3, [r2, #16]

    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8004350:	4b04      	ldr	r3, [pc, #16]	@ (8004364 <HAL_FLASH_IRQHandler+0x130>)
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	4a03      	ldr	r2, [pc, #12]	@ (8004364 <HAL_FLASH_IRQHandler+0x130>)
 8004356:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800435a:	6113      	str	r3, [r2, #16]
  }
}
 800435c:	bf00      	nop
 800435e:	3708      	adds	r7, #8
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40023c00 	.word	0x40023c00
 8004368:	20000078 	.word	0x20000078

0800436c <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 8004388:	bf00      	nop
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004398:	4b27      	ldr	r3, [pc, #156]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	f003 0310 	and.w	r3, r3, #16
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d008      	beq.n	80043b6 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80043a4:	4b25      	ldr	r3, [pc, #148]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 80043a6:	69db      	ldr	r3, [r3, #28]
 80043a8:	f043 0310 	orr.w	r3, r3, #16
 80043ac:	4a23      	ldr	r2, [pc, #140]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 80043ae:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80043b0:	4b21      	ldr	r3, [pc, #132]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 80043b2:	2210      	movs	r2, #16
 80043b4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80043b6:	4b20      	ldr	r3, [pc, #128]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f003 0320 	and.w	r3, r3, #32
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d008      	beq.n	80043d4 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80043c2:	4b1e      	ldr	r3, [pc, #120]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 80043c4:	69db      	ldr	r3, [r3, #28]
 80043c6:	f043 0308 	orr.w	r3, r3, #8
 80043ca:	4a1c      	ldr	r2, [pc, #112]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 80043cc:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80043ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 80043d0:	2220      	movs	r2, #32
 80043d2:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80043d4:	4b18      	ldr	r3, [pc, #96]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d008      	beq.n	80043f2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80043e0:	4b16      	ldr	r3, [pc, #88]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	f043 0304 	orr.w	r3, r3, #4
 80043e8:	4a14      	ldr	r2, [pc, #80]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 80043ea:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80043ec:	4b12      	ldr	r3, [pc, #72]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 80043ee:	2240      	movs	r2, #64	@ 0x40
 80043f0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80043f2:	4b11      	ldr	r3, [pc, #68]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d008      	beq.n	8004410 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80043fe:	4b0f      	ldr	r3, [pc, #60]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 8004400:	69db      	ldr	r3, [r3, #28]
 8004402:	f043 0302 	orr.w	r3, r3, #2
 8004406:	4a0d      	ldr	r2, [pc, #52]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 8004408:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800440a:	4b0b      	ldr	r3, [pc, #44]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 800440c:	2280      	movs	r2, #128	@ 0x80
 800440e:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004410:	4b09      	ldr	r3, [pc, #36]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d008      	beq.n	800442e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800441c:	4b07      	ldr	r3, [pc, #28]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 800441e:	69db      	ldr	r3, [r3, #28]
 8004420:	f043 0320 	orr.w	r3, r3, #32
 8004424:	4a05      	ldr	r2, [pc, #20]	@ (800443c <FLASH_SetErrorCode+0xa8>)
 8004426:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004428:	4b03      	ldr	r3, [pc, #12]	@ (8004438 <FLASH_SetErrorCode+0xa4>)
 800442a:	2202      	movs	r2, #2
 800442c:	60da      	str	r2, [r3, #12]
  }
}
 800442e:	bf00      	nop
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr
 8004438:	40023c00 	.word	0x40023c00
 800443c:	20000078 	.word	0x20000078

08004440 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	460b      	mov	r3, r1
 800444a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800444c:	2300      	movs	r3, #0
 800444e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004450:	78fb      	ldrb	r3, [r7, #3]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d102      	bne.n	800445c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004456:	2300      	movs	r3, #0
 8004458:	60fb      	str	r3, [r7, #12]
 800445a:	e010      	b.n	800447e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800445c:	78fb      	ldrb	r3, [r7, #3]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d103      	bne.n	800446a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004462:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004466:	60fb      	str	r3, [r7, #12]
 8004468:	e009      	b.n	800447e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800446a:	78fb      	ldrb	r3, [r7, #3]
 800446c:	2b02      	cmp	r3, #2
 800446e:	d103      	bne.n	8004478 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004470:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	e002      	b.n	800447e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004478:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800447c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800447e:	4b13      	ldr	r3, [pc, #76]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	4a12      	ldr	r2, [pc, #72]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 8004484:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004488:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800448a:	4b10      	ldr	r3, [pc, #64]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 800448c:	691a      	ldr	r2, [r3, #16]
 800448e:	490f      	ldr	r1, [pc, #60]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4313      	orrs	r3, r2
 8004494:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004496:	4b0d      	ldr	r3, [pc, #52]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	4a0c      	ldr	r2, [pc, #48]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 800449c:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 80044a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80044a2:	4b0a      	ldr	r3, [pc, #40]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 80044a4:	691a      	ldr	r2, [r3, #16]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	00db      	lsls	r3, r3, #3
 80044aa:	4313      	orrs	r3, r2
 80044ac:	4a07      	ldr	r2, [pc, #28]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 80044ae:	f043 0302 	orr.w	r3, r3, #2
 80044b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80044b4:	4b05      	ldr	r3, [pc, #20]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	4a04      	ldr	r2, [pc, #16]	@ (80044cc <FLASH_Erase_Sector+0x8c>)
 80044ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044be:	6113      	str	r3, [r2, #16]
}
 80044c0:	bf00      	nop
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	40023c00 	.word	0x40023c00

080044d0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80044d4:	4b20      	ldr	r3, [pc, #128]	@ (8004558 <FLASH_FlushCaches+0x88>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d017      	beq.n	8004510 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80044e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004558 <FLASH_FlushCaches+0x88>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a1c      	ldr	r2, [pc, #112]	@ (8004558 <FLASH_FlushCaches+0x88>)
 80044e6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80044ea:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80044ec:	4b1a      	ldr	r3, [pc, #104]	@ (8004558 <FLASH_FlushCaches+0x88>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a19      	ldr	r2, [pc, #100]	@ (8004558 <FLASH_FlushCaches+0x88>)
 80044f2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80044f6:	6013      	str	r3, [r2, #0]
 80044f8:	4b17      	ldr	r3, [pc, #92]	@ (8004558 <FLASH_FlushCaches+0x88>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a16      	ldr	r2, [pc, #88]	@ (8004558 <FLASH_FlushCaches+0x88>)
 80044fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004502:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004504:	4b14      	ldr	r3, [pc, #80]	@ (8004558 <FLASH_FlushCaches+0x88>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a13      	ldr	r2, [pc, #76]	@ (8004558 <FLASH_FlushCaches+0x88>)
 800450a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800450e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004510:	4b11      	ldr	r3, [pc, #68]	@ (8004558 <FLASH_FlushCaches+0x88>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004518:	2b00      	cmp	r3, #0
 800451a:	d017      	beq.n	800454c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800451c:	4b0e      	ldr	r3, [pc, #56]	@ (8004558 <FLASH_FlushCaches+0x88>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a0d      	ldr	r2, [pc, #52]	@ (8004558 <FLASH_FlushCaches+0x88>)
 8004522:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004526:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004528:	4b0b      	ldr	r3, [pc, #44]	@ (8004558 <FLASH_FlushCaches+0x88>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a0a      	ldr	r2, [pc, #40]	@ (8004558 <FLASH_FlushCaches+0x88>)
 800452e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	4b08      	ldr	r3, [pc, #32]	@ (8004558 <FLASH_FlushCaches+0x88>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a07      	ldr	r2, [pc, #28]	@ (8004558 <FLASH_FlushCaches+0x88>)
 800453a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800453e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004540:	4b05      	ldr	r3, [pc, #20]	@ (8004558 <FLASH_FlushCaches+0x88>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a04      	ldr	r2, [pc, #16]	@ (8004558 <FLASH_FlushCaches+0x88>)
 8004546:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800454a:	6013      	str	r3, [r2, #0]
  }
}
 800454c:	bf00      	nop
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	40023c00 	.word	0x40023c00

0800455c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800455c:	b480      	push	{r7}
 800455e:	b089      	sub	sp, #36	@ 0x24
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004566:	2300      	movs	r3, #0
 8004568:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800456a:	2300      	movs	r3, #0
 800456c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800456e:	2300      	movs	r3, #0
 8004570:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004572:	2300      	movs	r3, #0
 8004574:	61fb      	str	r3, [r7, #28]
 8004576:	e16b      	b.n	8004850 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004578:	2201      	movs	r2, #1
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	fa02 f303 	lsl.w	r3, r2, r3
 8004580:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	4013      	ands	r3, r2
 800458a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	429a      	cmp	r2, r3
 8004592:	f040 815a 	bne.w	800484a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d005      	beq.n	80045ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d130      	bne.n	8004610 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	2203      	movs	r2, #3
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	43db      	mvns	r3, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4013      	ands	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	68da      	ldr	r2, [r3, #12]
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	fa02 f303 	lsl.w	r3, r2, r3
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045e4:	2201      	movs	r2, #1
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ec:	43db      	mvns	r3, r3
 80045ee:	69ba      	ldr	r2, [r7, #24]
 80045f0:	4013      	ands	r3, r2
 80045f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	091b      	lsrs	r3, r3, #4
 80045fa:	f003 0201 	and.w	r2, r3, #1
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	fa02 f303 	lsl.w	r3, r2, r3
 8004604:	69ba      	ldr	r2, [r7, #24]
 8004606:	4313      	orrs	r3, r2
 8004608:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 0303 	and.w	r3, r3, #3
 8004618:	2b03      	cmp	r3, #3
 800461a:	d017      	beq.n	800464c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	2203      	movs	r2, #3
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	4013      	ands	r3, r2
 8004632:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	fa02 f303 	lsl.w	r3, r2, r3
 8004640:	69ba      	ldr	r2, [r7, #24]
 8004642:	4313      	orrs	r3, r2
 8004644:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f003 0303 	and.w	r3, r3, #3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d123      	bne.n	80046a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	08da      	lsrs	r2, r3, #3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3208      	adds	r2, #8
 8004660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004664:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	f003 0307 	and.w	r3, r3, #7
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	220f      	movs	r2, #15
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4013      	ands	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	691a      	ldr	r2, [r3, #16]
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4313      	orrs	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	08da      	lsrs	r2, r3, #3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	3208      	adds	r2, #8
 800469a:	69b9      	ldr	r1, [r7, #24]
 800469c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	2203      	movs	r2, #3
 80046ac:	fa02 f303 	lsl.w	r3, r2, r3
 80046b0:	43db      	mvns	r3, r3
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	4013      	ands	r3, r2
 80046b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 0203 	and.w	r2, r3, #3
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 80b4 	beq.w	800484a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046e2:	2300      	movs	r3, #0
 80046e4:	60fb      	str	r3, [r7, #12]
 80046e6:	4b60      	ldr	r3, [pc, #384]	@ (8004868 <HAL_GPIO_Init+0x30c>)
 80046e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ea:	4a5f      	ldr	r2, [pc, #380]	@ (8004868 <HAL_GPIO_Init+0x30c>)
 80046ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80046f2:	4b5d      	ldr	r3, [pc, #372]	@ (8004868 <HAL_GPIO_Init+0x30c>)
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046fa:	60fb      	str	r3, [r7, #12]
 80046fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046fe:	4a5b      	ldr	r2, [pc, #364]	@ (800486c <HAL_GPIO_Init+0x310>)
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	089b      	lsrs	r3, r3, #2
 8004704:	3302      	adds	r3, #2
 8004706:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800470a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f003 0303 	and.w	r3, r3, #3
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	220f      	movs	r2, #15
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43db      	mvns	r3, r3
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	4013      	ands	r3, r2
 8004720:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a52      	ldr	r2, [pc, #328]	@ (8004870 <HAL_GPIO_Init+0x314>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d02b      	beq.n	8004782 <HAL_GPIO_Init+0x226>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a51      	ldr	r2, [pc, #324]	@ (8004874 <HAL_GPIO_Init+0x318>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d025      	beq.n	800477e <HAL_GPIO_Init+0x222>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a50      	ldr	r2, [pc, #320]	@ (8004878 <HAL_GPIO_Init+0x31c>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d01f      	beq.n	800477a <HAL_GPIO_Init+0x21e>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a4f      	ldr	r2, [pc, #316]	@ (800487c <HAL_GPIO_Init+0x320>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d019      	beq.n	8004776 <HAL_GPIO_Init+0x21a>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a4e      	ldr	r2, [pc, #312]	@ (8004880 <HAL_GPIO_Init+0x324>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d013      	beq.n	8004772 <HAL_GPIO_Init+0x216>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a4d      	ldr	r2, [pc, #308]	@ (8004884 <HAL_GPIO_Init+0x328>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d00d      	beq.n	800476e <HAL_GPIO_Init+0x212>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a4c      	ldr	r2, [pc, #304]	@ (8004888 <HAL_GPIO_Init+0x32c>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d007      	beq.n	800476a <HAL_GPIO_Init+0x20e>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a4b      	ldr	r2, [pc, #300]	@ (800488c <HAL_GPIO_Init+0x330>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d101      	bne.n	8004766 <HAL_GPIO_Init+0x20a>
 8004762:	2307      	movs	r3, #7
 8004764:	e00e      	b.n	8004784 <HAL_GPIO_Init+0x228>
 8004766:	2308      	movs	r3, #8
 8004768:	e00c      	b.n	8004784 <HAL_GPIO_Init+0x228>
 800476a:	2306      	movs	r3, #6
 800476c:	e00a      	b.n	8004784 <HAL_GPIO_Init+0x228>
 800476e:	2305      	movs	r3, #5
 8004770:	e008      	b.n	8004784 <HAL_GPIO_Init+0x228>
 8004772:	2304      	movs	r3, #4
 8004774:	e006      	b.n	8004784 <HAL_GPIO_Init+0x228>
 8004776:	2303      	movs	r3, #3
 8004778:	e004      	b.n	8004784 <HAL_GPIO_Init+0x228>
 800477a:	2302      	movs	r3, #2
 800477c:	e002      	b.n	8004784 <HAL_GPIO_Init+0x228>
 800477e:	2301      	movs	r3, #1
 8004780:	e000      	b.n	8004784 <HAL_GPIO_Init+0x228>
 8004782:	2300      	movs	r3, #0
 8004784:	69fa      	ldr	r2, [r7, #28]
 8004786:	f002 0203 	and.w	r2, r2, #3
 800478a:	0092      	lsls	r2, r2, #2
 800478c:	4093      	lsls	r3, r2
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	4313      	orrs	r3, r2
 8004792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004794:	4935      	ldr	r1, [pc, #212]	@ (800486c <HAL_GPIO_Init+0x310>)
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	089b      	lsrs	r3, r3, #2
 800479a:	3302      	adds	r3, #2
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	43db      	mvns	r3, r3
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	4013      	ands	r3, r2
 80047b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047c6:	4a32      	ldr	r2, [pc, #200]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047cc:	4b30      	ldr	r3, [pc, #192]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	43db      	mvns	r3, r3
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	4013      	ands	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80047e8:	69ba      	ldr	r2, [r7, #24]
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047f0:	4a27      	ldr	r2, [pc, #156]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047f6:	4b26      	ldr	r3, [pc, #152]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	43db      	mvns	r3, r3
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	4013      	ands	r3, r2
 8004804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d003      	beq.n	800481a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	4313      	orrs	r3, r2
 8004818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800481a:	4a1d      	ldr	r2, [pc, #116]	@ (8004890 <HAL_GPIO_Init+0x334>)
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004820:	4b1b      	ldr	r3, [pc, #108]	@ (8004890 <HAL_GPIO_Init+0x334>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	43db      	mvns	r3, r3
 800482a:	69ba      	ldr	r2, [r7, #24]
 800482c:	4013      	ands	r3, r2
 800482e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	4313      	orrs	r3, r2
 8004842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004844:	4a12      	ldr	r2, [pc, #72]	@ (8004890 <HAL_GPIO_Init+0x334>)
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	3301      	adds	r3, #1
 800484e:	61fb      	str	r3, [r7, #28]
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	2b0f      	cmp	r3, #15
 8004854:	f67f ae90 	bls.w	8004578 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004858:	bf00      	nop
 800485a:	bf00      	nop
 800485c:	3724      	adds	r7, #36	@ 0x24
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40023800 	.word	0x40023800
 800486c:	40013800 	.word	0x40013800
 8004870:	40020000 	.word	0x40020000
 8004874:	40020400 	.word	0x40020400
 8004878:	40020800 	.word	0x40020800
 800487c:	40020c00 	.word	0x40020c00
 8004880:	40021000 	.word	0x40021000
 8004884:	40021400 	.word	0x40021400
 8004888:	40021800 	.word	0x40021800
 800488c:	40021c00 	.word	0x40021c00
 8004890:	40013c00 	.word	0x40013c00

08004894 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004894:	b480      	push	{r7}
 8004896:	b085      	sub	sp, #20
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	460b      	mov	r3, r1
 800489e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	887b      	ldrh	r3, [r7, #2]
 80048a6:	4013      	ands	r3, r2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d002      	beq.n	80048b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048ac:	2301      	movs	r3, #1
 80048ae:	73fb      	strb	r3, [r7, #15]
 80048b0:	e001      	b.n	80048b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048b2:	2300      	movs	r3, #0
 80048b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3714      	adds	r7, #20
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	460b      	mov	r3, r1
 80048ce:	807b      	strh	r3, [r7, #2]
 80048d0:	4613      	mov	r3, r2
 80048d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048d4:	787b      	ldrb	r3, [r7, #1]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d003      	beq.n	80048e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048da:	887a      	ldrh	r2, [r7, #2]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048e0:	e003      	b.n	80048ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048e2:	887b      	ldrh	r3, [r7, #2]
 80048e4:	041a      	lsls	r2, r3, #16
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	619a      	str	r2, [r3, #24]
}
 80048ea:	bf00      	nop
 80048ec:	370c      	adds	r7, #12
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
	...

080048f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e12b      	b.n	8004b62 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d106      	bne.n	8004924 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f7fe fb4a 	bl	8002fb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2224      	movs	r2, #36	@ 0x24
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 0201 	bic.w	r2, r2, #1
 800493a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800494a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800495a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800495c:	f003 fbf6 	bl	800814c <HAL_RCC_GetPCLK1Freq>
 8004960:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	4a81      	ldr	r2, [pc, #516]	@ (8004b6c <HAL_I2C_Init+0x274>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d807      	bhi.n	800497c <HAL_I2C_Init+0x84>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	4a80      	ldr	r2, [pc, #512]	@ (8004b70 <HAL_I2C_Init+0x278>)
 8004970:	4293      	cmp	r3, r2
 8004972:	bf94      	ite	ls
 8004974:	2301      	movls	r3, #1
 8004976:	2300      	movhi	r3, #0
 8004978:	b2db      	uxtb	r3, r3
 800497a:	e006      	b.n	800498a <HAL_I2C_Init+0x92>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	4a7d      	ldr	r2, [pc, #500]	@ (8004b74 <HAL_I2C_Init+0x27c>)
 8004980:	4293      	cmp	r3, r2
 8004982:	bf94      	ite	ls
 8004984:	2301      	movls	r3, #1
 8004986:	2300      	movhi	r3, #0
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d001      	beq.n	8004992 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e0e7      	b.n	8004b62 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	4a78      	ldr	r2, [pc, #480]	@ (8004b78 <HAL_I2C_Init+0x280>)
 8004996:	fba2 2303 	umull	r2, r3, r2, r3
 800499a:	0c9b      	lsrs	r3, r3, #18
 800499c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	430a      	orrs	r2, r1
 80049b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	4a6a      	ldr	r2, [pc, #424]	@ (8004b6c <HAL_I2C_Init+0x274>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d802      	bhi.n	80049cc <HAL_I2C_Init+0xd4>
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	3301      	adds	r3, #1
 80049ca:	e009      	b.n	80049e0 <HAL_I2C_Init+0xe8>
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80049d2:	fb02 f303 	mul.w	r3, r2, r3
 80049d6:	4a69      	ldr	r2, [pc, #420]	@ (8004b7c <HAL_I2C_Init+0x284>)
 80049d8:	fba2 2303 	umull	r2, r3, r2, r3
 80049dc:	099b      	lsrs	r3, r3, #6
 80049de:	3301      	adds	r3, #1
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	6812      	ldr	r2, [r2, #0]
 80049e4:	430b      	orrs	r3, r1
 80049e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	69db      	ldr	r3, [r3, #28]
 80049ee:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80049f2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	495c      	ldr	r1, [pc, #368]	@ (8004b6c <HAL_I2C_Init+0x274>)
 80049fc:	428b      	cmp	r3, r1
 80049fe:	d819      	bhi.n	8004a34 <HAL_I2C_Init+0x13c>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	1e59      	subs	r1, r3, #1
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a0e:	1c59      	adds	r1, r3, #1
 8004a10:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a14:	400b      	ands	r3, r1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00a      	beq.n	8004a30 <HAL_I2C_Init+0x138>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	1e59      	subs	r1, r3, #1
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a28:	3301      	adds	r3, #1
 8004a2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a2e:	e051      	b.n	8004ad4 <HAL_I2C_Init+0x1dc>
 8004a30:	2304      	movs	r3, #4
 8004a32:	e04f      	b.n	8004ad4 <HAL_I2C_Init+0x1dc>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d111      	bne.n	8004a60 <HAL_I2C_Init+0x168>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	1e58      	subs	r0, r3, #1
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6859      	ldr	r1, [r3, #4]
 8004a44:	460b      	mov	r3, r1
 8004a46:	005b      	lsls	r3, r3, #1
 8004a48:	440b      	add	r3, r1
 8004a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a4e:	3301      	adds	r3, #1
 8004a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	bf0c      	ite	eq
 8004a58:	2301      	moveq	r3, #1
 8004a5a:	2300      	movne	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	e012      	b.n	8004a86 <HAL_I2C_Init+0x18e>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	1e58      	subs	r0, r3, #1
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6859      	ldr	r1, [r3, #4]
 8004a68:	460b      	mov	r3, r1
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	440b      	add	r3, r1
 8004a6e:	0099      	lsls	r1, r3, #2
 8004a70:	440b      	add	r3, r1
 8004a72:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a76:	3301      	adds	r3, #1
 8004a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf0c      	ite	eq
 8004a80:	2301      	moveq	r3, #1
 8004a82:	2300      	movne	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d001      	beq.n	8004a8e <HAL_I2C_Init+0x196>
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e022      	b.n	8004ad4 <HAL_I2C_Init+0x1dc>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10e      	bne.n	8004ab4 <HAL_I2C_Init+0x1bc>
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	1e58      	subs	r0, r3, #1
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6859      	ldr	r1, [r3, #4]
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	005b      	lsls	r3, r3, #1
 8004aa2:	440b      	add	r3, r1
 8004aa4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ab2:	e00f      	b.n	8004ad4 <HAL_I2C_Init+0x1dc>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	1e58      	subs	r0, r3, #1
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6859      	ldr	r1, [r3, #4]
 8004abc:	460b      	mov	r3, r1
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	0099      	lsls	r1, r3, #2
 8004ac4:	440b      	add	r3, r1
 8004ac6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004aca:	3301      	adds	r3, #1
 8004acc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ad0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ad4:	6879      	ldr	r1, [r7, #4]
 8004ad6:	6809      	ldr	r1, [r1, #0]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	69da      	ldr	r2, [r3, #28]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a1b      	ldr	r3, [r3, #32]
 8004aee:	431a      	orrs	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	430a      	orrs	r2, r1
 8004af6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b02:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	6911      	ldr	r1, [r2, #16]
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	68d2      	ldr	r2, [r2, #12]
 8004b0e:	4311      	orrs	r1, r2
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6812      	ldr	r2, [r2, #0]
 8004b14:	430b      	orrs	r3, r1
 8004b16:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	695a      	ldr	r2, [r3, #20]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	699b      	ldr	r3, [r3, #24]
 8004b2a:	431a      	orrs	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2220      	movs	r2, #32
 8004b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3710      	adds	r7, #16
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	000186a0 	.word	0x000186a0
 8004b70:	001e847f 	.word	0x001e847f
 8004b74:	003d08ff 	.word	0x003d08ff
 8004b78:	431bde83 	.word	0x431bde83
 8004b7c:	10624dd3 	.word	0x10624dd3

08004b80 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b92:	2b80      	cmp	r3, #128	@ 0x80
 8004b94:	d103      	bne.n	8004b9e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	611a      	str	r2, [r3, #16]
  }
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
	...

08004bac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b088      	sub	sp, #32
 8004bb0:	af02      	add	r7, sp, #8
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	607a      	str	r2, [r7, #4]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	460b      	mov	r3, r1
 8004bba:	817b      	strh	r3, [r7, #10]
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bc0:	f7fe fe0a 	bl	80037d8 <HAL_GetTick>
 8004bc4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b20      	cmp	r3, #32
 8004bd0:	f040 80e0 	bne.w	8004d94 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	9300      	str	r3, [sp, #0]
 8004bd8:	2319      	movs	r3, #25
 8004bda:	2201      	movs	r2, #1
 8004bdc:	4970      	ldr	r1, [pc, #448]	@ (8004da0 <HAL_I2C_Master_Transmit+0x1f4>)
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f002 fbe6 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004bea:	2302      	movs	r3, #2
 8004bec:	e0d3      	b.n	8004d96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d101      	bne.n	8004bfc <HAL_I2C_Master_Transmit+0x50>
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	e0cc      	b.n	8004d96 <HAL_I2C_Master_Transmit+0x1ea>
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d007      	beq.n	8004c22 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f042 0201 	orr.w	r2, r2, #1
 8004c20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2221      	movs	r2, #33	@ 0x21
 8004c36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2210      	movs	r2, #16
 8004c3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	893a      	ldrh	r2, [r7, #8]
 8004c52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	4a50      	ldr	r2, [pc, #320]	@ (8004da4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c62:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c64:	8979      	ldrh	r1, [r7, #10]
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	6a3a      	ldr	r2, [r7, #32]
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f002 f8f8 	bl	8006e60 <I2C_MasterRequestWrite>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e08d      	b.n	8004d96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	613b      	str	r3, [r7, #16]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	613b      	str	r3, [r7, #16]
 8004c8e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004c90:	e066      	b.n	8004d60 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	6a39      	ldr	r1, [r7, #32]
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f002 fca4 	bl	80075e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00d      	beq.n	8004cbe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	d107      	bne.n	8004cba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e06b      	b.n	8004d96 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	781a      	ldrb	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cce:	1c5a      	adds	r2, r3, #1
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	b29a      	uxth	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	f003 0304 	and.w	r3, r3, #4
 8004cf8:	2b04      	cmp	r3, #4
 8004cfa:	d11b      	bne.n	8004d34 <HAL_I2C_Master_Transmit+0x188>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d017      	beq.n	8004d34 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d08:	781a      	ldrb	r2, [r3, #0]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d14:	1c5a      	adds	r2, r3, #1
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	3b01      	subs	r3, #1
 8004d22:	b29a      	uxth	r2, r3
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	6a39      	ldr	r1, [r7, #32]
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f002 fc9b 	bl	8007674 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00d      	beq.n	8004d60 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d48:	2b04      	cmp	r3, #4
 8004d4a:	d107      	bne.n	8004d5c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d5a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e01a      	b.n	8004d96 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d194      	bne.n	8004c92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004d90:	2300      	movs	r3, #0
 8004d92:	e000      	b.n	8004d96 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004d94:	2302      	movs	r3, #2
  }
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3718      	adds	r7, #24
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	00100002 	.word	0x00100002
 8004da4:	ffff0000 	.word	0xffff0000

08004da8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b088      	sub	sp, #32
 8004dac:	af02      	add	r7, sp, #8
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	4608      	mov	r0, r1
 8004db2:	4611      	mov	r1, r2
 8004db4:	461a      	mov	r2, r3
 8004db6:	4603      	mov	r3, r0
 8004db8:	817b      	strh	r3, [r7, #10]
 8004dba:	460b      	mov	r3, r1
 8004dbc:	813b      	strh	r3, [r7, #8]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dc2:	f7fe fd09 	bl	80037d8 <HAL_GetTick>
 8004dc6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b20      	cmp	r3, #32
 8004dd2:	f040 80d9 	bne.w	8004f88 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	2319      	movs	r3, #25
 8004ddc:	2201      	movs	r2, #1
 8004dde:	496d      	ldr	r1, [pc, #436]	@ (8004f94 <HAL_I2C_Mem_Write+0x1ec>)
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f002 fae5 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d001      	beq.n	8004df0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004dec:	2302      	movs	r3, #2
 8004dee:	e0cc      	b.n	8004f8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d101      	bne.n	8004dfe <HAL_I2C_Mem_Write+0x56>
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	e0c5      	b.n	8004f8a <HAL_I2C_Mem_Write+0x1e2>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d007      	beq.n	8004e24 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f042 0201 	orr.w	r2, r2, #1
 8004e22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2221      	movs	r2, #33	@ 0x21
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2240      	movs	r2, #64	@ 0x40
 8004e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6a3a      	ldr	r2, [r7, #32]
 8004e4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004e54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e5a:	b29a      	uxth	r2, r3
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	4a4d      	ldr	r2, [pc, #308]	@ (8004f98 <HAL_I2C_Mem_Write+0x1f0>)
 8004e64:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e66:	88f8      	ldrh	r0, [r7, #6]
 8004e68:	893a      	ldrh	r2, [r7, #8]
 8004e6a:	8979      	ldrh	r1, [r7, #10]
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	9301      	str	r3, [sp, #4]
 8004e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e72:	9300      	str	r3, [sp, #0]
 8004e74:	4603      	mov	r3, r0
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f002 f874 	bl	8006f64 <I2C_RequestMemoryWrite>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d052      	beq.n	8004f28 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e081      	b.n	8004f8a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f002 fbaa 	bl	80075e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00d      	beq.n	8004eb2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9a:	2b04      	cmp	r3, #4
 8004e9c:	d107      	bne.n	8004eae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e06b      	b.n	8004f8a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb6:	781a      	ldrb	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec2:	1c5a      	adds	r2, r3, #1
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	3b01      	subs	r3, #1
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	695b      	ldr	r3, [r3, #20]
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	d11b      	bne.n	8004f28 <HAL_I2C_Mem_Write+0x180>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d017      	beq.n	8004f28 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efc:	781a      	ldrb	r2, [r3, #0]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f08:	1c5a      	adds	r2, r3, #1
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f12:	3b01      	subs	r3, #1
 8004f14:	b29a      	uxth	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1aa      	bne.n	8004e86 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f002 fb9d 	bl	8007674 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00d      	beq.n	8004f5c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	d107      	bne.n	8004f58 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f56:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e016      	b.n	8004f8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2220      	movs	r2, #32
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f84:	2300      	movs	r3, #0
 8004f86:	e000      	b.n	8004f8a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004f88:	2302      	movs	r3, #2
  }
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3718      	adds	r7, #24
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	00100002 	.word	0x00100002
 8004f98:	ffff0000 	.word	0xffff0000

08004f9c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b08c      	sub	sp, #48	@ 0x30
 8004fa0:	af02      	add	r7, sp, #8
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	4608      	mov	r0, r1
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	461a      	mov	r2, r3
 8004faa:	4603      	mov	r3, r0
 8004fac:	817b      	strh	r3, [r7, #10]
 8004fae:	460b      	mov	r3, r1
 8004fb0:	813b      	strh	r3, [r7, #8]
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fb6:	f7fe fc0f 	bl	80037d8 <HAL_GetTick>
 8004fba:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	2b20      	cmp	r3, #32
 8004fc6:	f040 8214 	bne.w	80053f2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	2319      	movs	r3, #25
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	497b      	ldr	r1, [pc, #492]	@ (80051c0 <HAL_I2C_Mem_Read+0x224>)
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f002 f9eb 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d001      	beq.n	8004fe4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	e207      	b.n	80053f4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d101      	bne.n	8004ff2 <HAL_I2C_Mem_Read+0x56>
 8004fee:	2302      	movs	r3, #2
 8004ff0:	e200      	b.n	80053f4 <HAL_I2C_Mem_Read+0x458>
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b01      	cmp	r3, #1
 8005006:	d007      	beq.n	8005018 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f042 0201 	orr.w	r2, r2, #1
 8005016:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005026:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2222      	movs	r2, #34	@ 0x22
 800502c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2240      	movs	r2, #64	@ 0x40
 8005034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005042:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005048:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4a5b      	ldr	r2, [pc, #364]	@ (80051c4 <HAL_I2C_Mem_Read+0x228>)
 8005058:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800505a:	88f8      	ldrh	r0, [r7, #6]
 800505c:	893a      	ldrh	r2, [r7, #8]
 800505e:	8979      	ldrh	r1, [r7, #10]
 8005060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005062:	9301      	str	r3, [sp, #4]
 8005064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005066:	9300      	str	r3, [sp, #0]
 8005068:	4603      	mov	r3, r0
 800506a:	68f8      	ldr	r0, [r7, #12]
 800506c:	f002 f810 	bl	8007090 <I2C_RequestMemoryRead>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e1bc      	b.n	80053f4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800507e:	2b00      	cmp	r3, #0
 8005080:	d113      	bne.n	80050aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005082:	2300      	movs	r3, #0
 8005084:	623b      	str	r3, [r7, #32]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	695b      	ldr	r3, [r3, #20]
 800508c:	623b      	str	r3, [r7, #32]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	623b      	str	r3, [r7, #32]
 8005096:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050a6:	601a      	str	r2, [r3, #0]
 80050a8:	e190      	b.n	80053cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d11b      	bne.n	80050ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050c2:	2300      	movs	r3, #0
 80050c4:	61fb      	str	r3, [r7, #28]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	61fb      	str	r3, [r7, #28]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	699b      	ldr	r3, [r3, #24]
 80050d4:	61fb      	str	r3, [r7, #28]
 80050d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050e6:	601a      	str	r2, [r3, #0]
 80050e8:	e170      	b.n	80053cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d11b      	bne.n	800512a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005100:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005110:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005112:	2300      	movs	r3, #0
 8005114:	61bb      	str	r3, [r7, #24]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	61bb      	str	r3, [r7, #24]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	61bb      	str	r3, [r7, #24]
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	e150      	b.n	80053cc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800512a:	2300      	movs	r3, #0
 800512c:	617b      	str	r3, [r7, #20]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	695b      	ldr	r3, [r3, #20]
 8005134:	617b      	str	r3, [r7, #20]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	699b      	ldr	r3, [r3, #24]
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005140:	e144      	b.n	80053cc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005146:	2b03      	cmp	r3, #3
 8005148:	f200 80f1 	bhi.w	800532e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005150:	2b01      	cmp	r3, #1
 8005152:	d123      	bne.n	800519c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005154:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005156:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f002 fb05 	bl	8007768 <I2C_WaitOnRXNEFlagUntilTimeout>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d001      	beq.n	8005168 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e145      	b.n	80053f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	691a      	ldr	r2, [r3, #16]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005172:	b2d2      	uxtb	r2, r2
 8005174:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517a:	1c5a      	adds	r2, r3, #1
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005184:	3b01      	subs	r3, #1
 8005186:	b29a      	uxth	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005190:	b29b      	uxth	r3, r3
 8005192:	3b01      	subs	r3, #1
 8005194:	b29a      	uxth	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800519a:	e117      	b.n	80053cc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d14e      	bne.n	8005242 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051aa:	2200      	movs	r2, #0
 80051ac:	4906      	ldr	r1, [pc, #24]	@ (80051c8 <HAL_I2C_Mem_Read+0x22c>)
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f002 f8fe 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d008      	beq.n	80051cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e11a      	b.n	80053f4 <HAL_I2C_Mem_Read+0x458>
 80051be:	bf00      	nop
 80051c0:	00100002 	.word	0x00100002
 80051c4:	ffff0000 	.word	0xffff0000
 80051c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	691a      	ldr	r2, [r3, #16]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ee:	1c5a      	adds	r2, r3, #1
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051f8:	3b01      	subs	r3, #1
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005204:	b29b      	uxth	r3, r3
 8005206:	3b01      	subs	r3, #1
 8005208:	b29a      	uxth	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	691a      	ldr	r2, [r3, #16]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005218:	b2d2      	uxtb	r2, r2
 800521a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005220:	1c5a      	adds	r2, r3, #1
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800522a:	3b01      	subs	r3, #1
 800522c:	b29a      	uxth	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005236:	b29b      	uxth	r3, r3
 8005238:	3b01      	subs	r3, #1
 800523a:	b29a      	uxth	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005240:	e0c4      	b.n	80053cc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005244:	9300      	str	r3, [sp, #0]
 8005246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005248:	2200      	movs	r2, #0
 800524a:	496c      	ldr	r1, [pc, #432]	@ (80053fc <HAL_I2C_Mem_Read+0x460>)
 800524c:	68f8      	ldr	r0, [r7, #12]
 800524e:	f002 f8af 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e0cb      	b.n	80053f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800526a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	691a      	ldr	r2, [r3, #16]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005276:	b2d2      	uxtb	r2, r2
 8005278:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527e:	1c5a      	adds	r2, r3, #1
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005288:	3b01      	subs	r3, #1
 800528a:	b29a      	uxth	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005294:	b29b      	uxth	r3, r3
 8005296:	3b01      	subs	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800529e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a0:	9300      	str	r3, [sp, #0]
 80052a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052a4:	2200      	movs	r2, #0
 80052a6:	4955      	ldr	r1, [pc, #340]	@ (80053fc <HAL_I2C_Mem_Read+0x460>)
 80052a8:	68f8      	ldr	r0, [r7, #12]
 80052aa:	f002 f881 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d001      	beq.n	80052b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e09d      	b.n	80053f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	691a      	ldr	r2, [r3, #16]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d2:	b2d2      	uxtb	r2, r2
 80052d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052da:	1c5a      	adds	r2, r3, #1
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052e4:	3b01      	subs	r3, #1
 80052e6:	b29a      	uxth	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	3b01      	subs	r3, #1
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	691a      	ldr	r2, [r3, #16]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005304:	b2d2      	uxtb	r2, r2
 8005306:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530c:	1c5a      	adds	r2, r3, #1
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005316:	3b01      	subs	r3, #1
 8005318:	b29a      	uxth	r2, r3
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005322:	b29b      	uxth	r3, r3
 8005324:	3b01      	subs	r3, #1
 8005326:	b29a      	uxth	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800532c:	e04e      	b.n	80053cc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800532e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005330:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f002 fa18 	bl	8007768 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e058      	b.n	80053f4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	691a      	ldr	r2, [r3, #16]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534c:	b2d2      	uxtb	r2, r2
 800534e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005354:	1c5a      	adds	r2, r3, #1
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800535e:	3b01      	subs	r3, #1
 8005360:	b29a      	uxth	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536a:	b29b      	uxth	r3, r3
 800536c:	3b01      	subs	r3, #1
 800536e:	b29a      	uxth	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	f003 0304 	and.w	r3, r3, #4
 800537e:	2b04      	cmp	r3, #4
 8005380:	d124      	bne.n	80053cc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005386:	2b03      	cmp	r3, #3
 8005388:	d107      	bne.n	800539a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005398:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	691a      	ldr	r2, [r3, #16]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a4:	b2d2      	uxtb	r2, r2
 80053a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ac:	1c5a      	adds	r2, r3, #1
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053b6:	3b01      	subs	r3, #1
 80053b8:	b29a      	uxth	r2, r3
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	3b01      	subs	r3, #1
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f47f aeb6 	bne.w	8005142 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2220      	movs	r2, #32
 80053da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80053ee:	2300      	movs	r3, #0
 80053f0:	e000      	b.n	80053f4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80053f2:	2302      	movs	r3, #2
  }
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3728      	adds	r7, #40	@ 0x28
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	00010004 	.word	0x00010004

08005400 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b08a      	sub	sp, #40	@ 0x28
 8005404:	af02      	add	r7, sp, #8
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	607a      	str	r2, [r7, #4]
 800540a:	603b      	str	r3, [r7, #0]
 800540c:	460b      	mov	r3, r1
 800540e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005410:	f7fe f9e2 	bl	80037d8 <HAL_GetTick>
 8005414:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005416:	2300      	movs	r3, #0
 8005418:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b20      	cmp	r3, #32
 8005424:	f040 8111 	bne.w	800564a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005428:	69fb      	ldr	r3, [r7, #28]
 800542a:	9300      	str	r3, [sp, #0]
 800542c:	2319      	movs	r3, #25
 800542e:	2201      	movs	r2, #1
 8005430:	4988      	ldr	r1, [pc, #544]	@ (8005654 <HAL_I2C_IsDeviceReady+0x254>)
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f001 ffbc 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800543e:	2302      	movs	r3, #2
 8005440:	e104      	b.n	800564c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <HAL_I2C_IsDeviceReady+0x50>
 800544c:	2302      	movs	r3, #2
 800544e:	e0fd      	b.n	800564c <HAL_I2C_IsDeviceReady+0x24c>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b01      	cmp	r3, #1
 8005464:	d007      	beq.n	8005476 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f042 0201 	orr.w	r2, r2, #1
 8005474:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005484:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2224      	movs	r2, #36	@ 0x24
 800548a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	4a70      	ldr	r2, [pc, #448]	@ (8005658 <HAL_I2C_IsDeviceReady+0x258>)
 8005498:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054a8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	9300      	str	r3, [sp, #0]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80054b6:	68f8      	ldr	r0, [r7, #12]
 80054b8:	f001 ff7a 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00d      	beq.n	80054de <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054d0:	d103      	bne.n	80054da <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054d8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e0b6      	b.n	800564c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054de:	897b      	ldrh	r3, [r7, #10]
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	461a      	mov	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80054ec:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80054ee:	f7fe f973 	bl	80037d8 <HAL_GetTick>
 80054f2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b02      	cmp	r3, #2
 8005500:	bf0c      	ite	eq
 8005502:	2301      	moveq	r3, #1
 8005504:	2300      	movne	r3, #0
 8005506:	b2db      	uxtb	r3, r3
 8005508:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005514:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005518:	bf0c      	ite	eq
 800551a:	2301      	moveq	r3, #1
 800551c:	2300      	movne	r3, #0
 800551e:	b2db      	uxtb	r3, r3
 8005520:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005522:	e025      	b.n	8005570 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005524:	f7fe f958 	bl	80037d8 <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	683a      	ldr	r2, [r7, #0]
 8005530:	429a      	cmp	r2, r3
 8005532:	d302      	bcc.n	800553a <HAL_I2C_IsDeviceReady+0x13a>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d103      	bne.n	8005542 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	22a0      	movs	r2, #160	@ 0xa0
 800553e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	695b      	ldr	r3, [r3, #20]
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b02      	cmp	r3, #2
 800554e:	bf0c      	ite	eq
 8005550:	2301      	moveq	r3, #1
 8005552:	2300      	movne	r3, #0
 8005554:	b2db      	uxtb	r3, r3
 8005556:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005562:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005566:	bf0c      	ite	eq
 8005568:	2301      	moveq	r3, #1
 800556a:	2300      	movne	r3, #0
 800556c:	b2db      	uxtb	r3, r3
 800556e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2ba0      	cmp	r3, #160	@ 0xa0
 800557a:	d005      	beq.n	8005588 <HAL_I2C_IsDeviceReady+0x188>
 800557c:	7dfb      	ldrb	r3, [r7, #23]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d102      	bne.n	8005588 <HAL_I2C_IsDeviceReady+0x188>
 8005582:	7dbb      	ldrb	r3, [r7, #22]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d0cd      	beq.n	8005524 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2220      	movs	r2, #32
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	f003 0302 	and.w	r3, r3, #2
 800559a:	2b02      	cmp	r3, #2
 800559c:	d129      	bne.n	80055f2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055ac:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ae:	2300      	movs	r3, #0
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	613b      	str	r3, [r7, #16]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	699b      	ldr	r3, [r3, #24]
 80055c0:	613b      	str	r3, [r7, #16]
 80055c2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	2319      	movs	r3, #25
 80055ca:	2201      	movs	r2, #1
 80055cc:	4921      	ldr	r1, [pc, #132]	@ (8005654 <HAL_I2C_IsDeviceReady+0x254>)
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f001 feee 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d001      	beq.n	80055de <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e036      	b.n	800564c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80055ee:	2300      	movs	r3, #0
 80055f0:	e02c      	b.n	800564c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005600:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800560a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	2319      	movs	r3, #25
 8005612:	2201      	movs	r2, #1
 8005614:	490f      	ldr	r1, [pc, #60]	@ (8005654 <HAL_I2C_IsDeviceReady+0x254>)
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f001 feca 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d001      	beq.n	8005626 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e012      	b.n	800564c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	3301      	adds	r3, #1
 800562a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	429a      	cmp	r2, r3
 8005632:	f4ff af32 	bcc.w	800549a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2220      	movs	r2, #32
 800563a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e000      	b.n	800564c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800564a:	2302      	movs	r3, #2
  }
}
 800564c:	4618      	mov	r0, r3
 800564e:	3720      	adds	r7, #32
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	00100002 	.word	0x00100002
 8005658:	ffff0000 	.word	0xffff0000

0800565c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b088      	sub	sp, #32
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005664:	2300      	movs	r3, #0
 8005666:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005674:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800567c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005684:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005686:	7bfb      	ldrb	r3, [r7, #15]
 8005688:	2b10      	cmp	r3, #16
 800568a:	d003      	beq.n	8005694 <HAL_I2C_EV_IRQHandler+0x38>
 800568c:	7bfb      	ldrb	r3, [r7, #15]
 800568e:	2b40      	cmp	r3, #64	@ 0x40
 8005690:	f040 80c1 	bne.w	8005816 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d10d      	bne.n	80056ca <HAL_I2C_EV_IRQHandler+0x6e>
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80056b4:	d003      	beq.n	80056be <HAL_I2C_EV_IRQHandler+0x62>
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80056bc:	d101      	bne.n	80056c2 <HAL_I2C_EV_IRQHandler+0x66>
 80056be:	2301      	movs	r3, #1
 80056c0:	e000      	b.n	80056c4 <HAL_I2C_EV_IRQHandler+0x68>
 80056c2:	2300      	movs	r3, #0
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	f000 8132 	beq.w	800592e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00c      	beq.n	80056ee <HAL_I2C_EV_IRQHandler+0x92>
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	0a5b      	lsrs	r3, r3, #9
 80056d8:	f003 0301 	and.w	r3, r3, #1
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d006      	beq.n	80056ee <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f002 f8cd 	bl	8007880 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 fd9b 	bl	8006222 <I2C_Master_SB>
 80056ec:	e092      	b.n	8005814 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	08db      	lsrs	r3, r3, #3
 80056f2:	f003 0301 	and.w	r3, r3, #1
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d009      	beq.n	800570e <HAL_I2C_EV_IRQHandler+0xb2>
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	0a5b      	lsrs	r3, r3, #9
 80056fe:	f003 0301 	and.w	r3, r3, #1
 8005702:	2b00      	cmp	r3, #0
 8005704:	d003      	beq.n	800570e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 fe11 	bl	800632e <I2C_Master_ADD10>
 800570c:	e082      	b.n	8005814 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	085b      	lsrs	r3, r3, #1
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d009      	beq.n	800572e <HAL_I2C_EV_IRQHandler+0xd2>
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	0a5b      	lsrs	r3, r3, #9
 800571e:	f003 0301 	and.w	r3, r3, #1
 8005722:	2b00      	cmp	r3, #0
 8005724:	d003      	beq.n	800572e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 fe2b 	bl	8006382 <I2C_Master_ADDR>
 800572c:	e072      	b.n	8005814 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	089b      	lsrs	r3, r3, #2
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d03b      	beq.n	80057b2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005748:	f000 80f3 	beq.w	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	09db      	lsrs	r3, r3, #7
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00f      	beq.n	8005778 <HAL_I2C_EV_IRQHandler+0x11c>
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	0a9b      	lsrs	r3, r3, #10
 800575c:	f003 0301 	and.w	r3, r3, #1
 8005760:	2b00      	cmp	r3, #0
 8005762:	d009      	beq.n	8005778 <HAL_I2C_EV_IRQHandler+0x11c>
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	089b      	lsrs	r3, r3, #2
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	2b00      	cmp	r3, #0
 800576e:	d103      	bne.n	8005778 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f9f3 	bl	8005b5c <I2C_MasterTransmit_TXE>
 8005776:	e04d      	b.n	8005814 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	089b      	lsrs	r3, r3, #2
 800577c:	f003 0301 	and.w	r3, r3, #1
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 80d6 	beq.w	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	0a5b      	lsrs	r3, r3, #9
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	f000 80cf 	beq.w	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005794:	7bbb      	ldrb	r3, [r7, #14]
 8005796:	2b21      	cmp	r3, #33	@ 0x21
 8005798:	d103      	bne.n	80057a2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 fa7a 	bl	8005c94 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057a0:	e0c7      	b.n	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80057a2:	7bfb      	ldrb	r3, [r7, #15]
 80057a4:	2b40      	cmp	r3, #64	@ 0x40
 80057a6:	f040 80c4 	bne.w	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 fae8 	bl	8005d80 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057b0:	e0bf      	b.n	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057c0:	f000 80b7 	beq.w	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	099b      	lsrs	r3, r3, #6
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00f      	beq.n	80057f0 <HAL_I2C_EV_IRQHandler+0x194>
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	0a9b      	lsrs	r3, r3, #10
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d009      	beq.n	80057f0 <HAL_I2C_EV_IRQHandler+0x194>
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	089b      	lsrs	r3, r3, #2
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d103      	bne.n	80057f0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 fb61 	bl	8005eb0 <I2C_MasterReceive_RXNE>
 80057ee:	e011      	b.n	8005814 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	089b      	lsrs	r3, r3, #2
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 809a 	beq.w	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	0a5b      	lsrs	r3, r3, #9
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 8093 	beq.w	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 fc17 	bl	8006040 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005812:	e08e      	b.n	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005814:	e08d      	b.n	8005932 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581a:	2b00      	cmp	r3, #0
 800581c:	d004      	beq.n	8005828 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	695b      	ldr	r3, [r3, #20]
 8005824:	61fb      	str	r3, [r7, #28]
 8005826:	e007      	b.n	8005838 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	699b      	ldr	r3, [r3, #24]
 800582e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	085b      	lsrs	r3, r3, #1
 800583c:	f003 0301 	and.w	r3, r3, #1
 8005840:	2b00      	cmp	r3, #0
 8005842:	d012      	beq.n	800586a <HAL_I2C_EV_IRQHandler+0x20e>
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	0a5b      	lsrs	r3, r3, #9
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00c      	beq.n	800586a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005854:	2b00      	cmp	r3, #0
 8005856:	d003      	beq.n	8005860 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005860:	69b9      	ldr	r1, [r7, #24]
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 ffdc 	bl	8006820 <I2C_Slave_ADDR>
 8005868:	e066      	b.n	8005938 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	091b      	lsrs	r3, r3, #4
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d009      	beq.n	800588a <HAL_I2C_EV_IRQHandler+0x22e>
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	0a5b      	lsrs	r3, r3, #9
 800587a:	f003 0301 	and.w	r3, r3, #1
 800587e:	2b00      	cmp	r3, #0
 8005880:	d003      	beq.n	800588a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f001 f816 	bl	80068b4 <I2C_Slave_STOPF>
 8005888:	e056      	b.n	8005938 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800588a:	7bbb      	ldrb	r3, [r7, #14]
 800588c:	2b21      	cmp	r3, #33	@ 0x21
 800588e:	d002      	beq.n	8005896 <HAL_I2C_EV_IRQHandler+0x23a>
 8005890:	7bbb      	ldrb	r3, [r7, #14]
 8005892:	2b29      	cmp	r3, #41	@ 0x29
 8005894:	d125      	bne.n	80058e2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	09db      	lsrs	r3, r3, #7
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00f      	beq.n	80058c2 <HAL_I2C_EV_IRQHandler+0x266>
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	0a9b      	lsrs	r3, r3, #10
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d009      	beq.n	80058c2 <HAL_I2C_EV_IRQHandler+0x266>
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	089b      	lsrs	r3, r3, #2
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d103      	bne.n	80058c2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 fef2 	bl	80066a4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058c0:	e039      	b.n	8005936 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	089b      	lsrs	r3, r3, #2
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d033      	beq.n	8005936 <HAL_I2C_EV_IRQHandler+0x2da>
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	0a5b      	lsrs	r3, r3, #9
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d02d      	beq.n	8005936 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 ff1f 	bl	800671e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058e0:	e029      	b.n	8005936 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	099b      	lsrs	r3, r3, #6
 80058e6:	f003 0301 	and.w	r3, r3, #1
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00f      	beq.n	800590e <HAL_I2C_EV_IRQHandler+0x2b2>
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	0a9b      	lsrs	r3, r3, #10
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d009      	beq.n	800590e <HAL_I2C_EV_IRQHandler+0x2b2>
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	089b      	lsrs	r3, r3, #2
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	2b00      	cmp	r3, #0
 8005904:	d103      	bne.n	800590e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 ff2a 	bl	8006760 <I2C_SlaveReceive_RXNE>
 800590c:	e014      	b.n	8005938 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	089b      	lsrs	r3, r3, #2
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00e      	beq.n	8005938 <HAL_I2C_EV_IRQHandler+0x2dc>
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	0a5b      	lsrs	r3, r3, #9
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d008      	beq.n	8005938 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 ff58 	bl	80067dc <I2C_SlaveReceive_BTF>
 800592c:	e004      	b.n	8005938 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800592e:	bf00      	nop
 8005930:	e002      	b.n	8005938 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005932:	bf00      	nop
 8005934:	e000      	b.n	8005938 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005936:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005938:	3720      	adds	r7, #32
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b08a      	sub	sp, #40	@ 0x28
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	695b      	ldr	r3, [r3, #20]
 800594c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005956:	2300      	movs	r3, #0
 8005958:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005960:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005962:	6a3b      	ldr	r3, [r7, #32]
 8005964:	0a1b      	lsrs	r3, r3, #8
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00e      	beq.n	800598c <HAL_I2C_ER_IRQHandler+0x4e>
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	0a1b      	lsrs	r3, r3, #8
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d008      	beq.n	800598c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800597a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597c:	f043 0301 	orr.w	r3, r3, #1
 8005980:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800598a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800598c:	6a3b      	ldr	r3, [r7, #32]
 800598e:	0a5b      	lsrs	r3, r3, #9
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00e      	beq.n	80059b6 <HAL_I2C_ER_IRQHandler+0x78>
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	0a1b      	lsrs	r3, r3, #8
 800599c:	f003 0301 	and.w	r3, r3, #1
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d008      	beq.n	80059b6 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80059a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a6:	f043 0302 	orr.w	r3, r3, #2
 80059aa:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80059b4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80059b6:	6a3b      	ldr	r3, [r7, #32]
 80059b8:	0a9b      	lsrs	r3, r3, #10
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d03f      	beq.n	8005a42 <HAL_I2C_ER_IRQHandler+0x104>
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	0a1b      	lsrs	r3, r3, #8
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d039      	beq.n	8005a42 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80059ce:	7efb      	ldrb	r3, [r7, #27]
 80059d0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059e0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059e6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80059e8:	7ebb      	ldrb	r3, [r7, #26]
 80059ea:	2b20      	cmp	r3, #32
 80059ec:	d112      	bne.n	8005a14 <HAL_I2C_ER_IRQHandler+0xd6>
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10f      	bne.n	8005a14 <HAL_I2C_ER_IRQHandler+0xd6>
 80059f4:	7cfb      	ldrb	r3, [r7, #19]
 80059f6:	2b21      	cmp	r3, #33	@ 0x21
 80059f8:	d008      	beq.n	8005a0c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80059fa:	7cfb      	ldrb	r3, [r7, #19]
 80059fc:	2b29      	cmp	r3, #41	@ 0x29
 80059fe:	d005      	beq.n	8005a0c <HAL_I2C_ER_IRQHandler+0xce>
 8005a00:	7cfb      	ldrb	r3, [r7, #19]
 8005a02:	2b28      	cmp	r3, #40	@ 0x28
 8005a04:	d106      	bne.n	8005a14 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2b21      	cmp	r3, #33	@ 0x21
 8005a0a:	d103      	bne.n	8005a14 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f001 f881 	bl	8006b14 <I2C_Slave_AF>
 8005a12:	e016      	b.n	8005a42 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a1c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a20:	f043 0304 	orr.w	r3, r3, #4
 8005a24:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005a26:	7efb      	ldrb	r3, [r7, #27]
 8005a28:	2b10      	cmp	r3, #16
 8005a2a:	d002      	beq.n	8005a32 <HAL_I2C_ER_IRQHandler+0xf4>
 8005a2c:	7efb      	ldrb	r3, [r7, #27]
 8005a2e:	2b40      	cmp	r3, #64	@ 0x40
 8005a30:	d107      	bne.n	8005a42 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a40:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	0adb      	lsrs	r3, r3, #11
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00e      	beq.n	8005a6c <HAL_I2C_ER_IRQHandler+0x12e>
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	0a1b      	lsrs	r3, r3, #8
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d008      	beq.n	8005a6c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	f043 0308 	orr.w	r3, r3, #8
 8005a60:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8005a6a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d008      	beq.n	8005a84 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	431a      	orrs	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f001 f8bc 	bl	8006bfc <I2C_ITError>
  }
}
 8005a84:	bf00      	nop
 8005a86:	3728      	adds	r7, #40	@ 0x28
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005abc:	bf00      	nop
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	70fb      	strb	r3, [r7, #3]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b6a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b72:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b78:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d150      	bne.n	8005c24 <I2C_MasterTransmit_TXE+0xc8>
 8005b82:	7bfb      	ldrb	r3, [r7, #15]
 8005b84:	2b21      	cmp	r3, #33	@ 0x21
 8005b86:	d14d      	bne.n	8005c24 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	2b08      	cmp	r3, #8
 8005b8c:	d01d      	beq.n	8005bca <I2C_MasterTransmit_TXE+0x6e>
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	2b20      	cmp	r3, #32
 8005b92:	d01a      	beq.n	8005bca <I2C_MasterTransmit_TXE+0x6e>
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b9a:	d016      	beq.n	8005bca <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005baa:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2211      	movs	r2, #17
 8005bb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2220      	movs	r2, #32
 8005bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7ff ff62 	bl	8005a8c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005bc8:	e060      	b.n	8005c8c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005bd8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005be8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	2b40      	cmp	r3, #64	@ 0x40
 8005c02:	d107      	bne.n	8005c14 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f7ff ff7d 	bl	8005b0c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c12:	e03b      	b.n	8005c8c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7ff ff35 	bl	8005a8c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c22:	e033      	b.n	8005c8c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005c24:	7bfb      	ldrb	r3, [r7, #15]
 8005c26:	2b21      	cmp	r3, #33	@ 0x21
 8005c28:	d005      	beq.n	8005c36 <I2C_MasterTransmit_TXE+0xda>
 8005c2a:	7bbb      	ldrb	r3, [r7, #14]
 8005c2c:	2b40      	cmp	r3, #64	@ 0x40
 8005c2e:	d12d      	bne.n	8005c8c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005c30:	7bfb      	ldrb	r3, [r7, #15]
 8005c32:	2b22      	cmp	r3, #34	@ 0x22
 8005c34:	d12a      	bne.n	8005c8c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d108      	bne.n	8005c52 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685a      	ldr	r2, [r3, #4]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c4e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005c50:	e01c      	b.n	8005c8c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b40      	cmp	r3, #64	@ 0x40
 8005c5c:	d103      	bne.n	8005c66 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 f88e 	bl	8005d80 <I2C_MemoryTransmit_TXE_BTF>
}
 8005c64:	e012      	b.n	8005c8c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6a:	781a      	ldrb	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005c8a:	e7ff      	b.n	8005c8c <I2C_MasterTransmit_TXE+0x130>
 8005c8c:	bf00      	nop
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b21      	cmp	r3, #33	@ 0x21
 8005cac:	d164      	bne.n	8005d78 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d012      	beq.n	8005cde <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cbc:	781a      	ldrb	r2, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005cdc:	e04c      	b.n	8005d78 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2b08      	cmp	r3, #8
 8005ce2:	d01d      	beq.n	8005d20 <I2C_MasterTransmit_BTF+0x8c>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2b20      	cmp	r3, #32
 8005ce8:	d01a      	beq.n	8005d20 <I2C_MasterTransmit_BTF+0x8c>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005cf0:	d016      	beq.n	8005d20 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d00:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2211      	movs	r2, #17
 8005d06:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2220      	movs	r2, #32
 8005d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f7ff feb7 	bl	8005a8c <HAL_I2C_MasterTxCpltCallback>
}
 8005d1e:	e02b      	b.n	8005d78 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685a      	ldr	r2, [r3, #4]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d2e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d3e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2220      	movs	r2, #32
 8005d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b40      	cmp	r3, #64	@ 0x40
 8005d58:	d107      	bne.n	8005d6a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f7ff fed2 	bl	8005b0c <HAL_I2C_MemTxCpltCallback>
}
 8005d68:	e006      	b.n	8005d78 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f7ff fe8a 	bl	8005a8c <HAL_I2C_MasterTxCpltCallback>
}
 8005d78:	bf00      	nop
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d8e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d11d      	bne.n	8005dd4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d10b      	bne.n	8005db8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005da4:	b2da      	uxtb	r2, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005db0:	1c9a      	adds	r2, r3, #2
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005db6:	e077      	b.n	8005ea8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	121b      	asrs	r3, r3, #8
 8005dc0:	b2da      	uxtb	r2, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dcc:	1c5a      	adds	r2, r3, #1
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005dd2:	e069      	b.n	8005ea8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d10b      	bne.n	8005df4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005de0:	b2da      	uxtb	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005df2:	e059      	b.n	8005ea8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005df8:	2b02      	cmp	r3, #2
 8005dfa:	d152      	bne.n	8005ea2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005dfc:	7bfb      	ldrb	r3, [r7, #15]
 8005dfe:	2b22      	cmp	r3, #34	@ 0x22
 8005e00:	d10d      	bne.n	8005e1e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e10:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e16:	1c5a      	adds	r2, r3, #1
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005e1c:	e044      	b.n	8005ea8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d015      	beq.n	8005e54 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005e28:	7bfb      	ldrb	r3, [r7, #15]
 8005e2a:	2b21      	cmp	r3, #33	@ 0x21
 8005e2c:	d112      	bne.n	8005e54 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e32:	781a      	ldrb	r2, [r3, #0]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3e:	1c5a      	adds	r2, r3, #1
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	3b01      	subs	r3, #1
 8005e4c:	b29a      	uxth	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005e52:	e029      	b.n	8005ea8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d124      	bne.n	8005ea8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005e5e:	7bfb      	ldrb	r3, [r7, #15]
 8005e60:	2b21      	cmp	r3, #33	@ 0x21
 8005e62:	d121      	bne.n	8005ea8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	685a      	ldr	r2, [r3, #4]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e72:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e82:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2220      	movs	r2, #32
 8005e8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7ff fe36 	bl	8005b0c <HAL_I2C_MemTxCpltCallback>
}
 8005ea0:	e002      	b.n	8005ea8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7fe fe6c 	bl	8004b80 <I2C_Flush_DR>
}
 8005ea8:	bf00      	nop
 8005eaa:	3710      	adds	r7, #16
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	2b22      	cmp	r3, #34	@ 0x22
 8005ec2:	f040 80b9 	bne.w	8006038 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eca:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	2b03      	cmp	r3, #3
 8005ed8:	d921      	bls.n	8005f1e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	691a      	ldr	r2, [r3, #16]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee4:	b2d2      	uxtb	r2, r2
 8005ee6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	2b03      	cmp	r3, #3
 8005f08:	f040 8096 	bne.w	8006038 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f1a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005f1c:	e08c      	b.n	8006038 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d07f      	beq.n	8006026 <I2C_MasterReceive_RXNE+0x176>
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d002      	beq.n	8005f32 <I2C_MasterReceive_RXNE+0x82>
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d179      	bne.n	8006026 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f001 fbe6 	bl	8007704 <I2C_WaitOnSTOPRequestThroughIT>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d14c      	bne.n	8005fd8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f4c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	685a      	ldr	r2, [r3, #4]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005f5c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	691a      	ldr	r2, [r3, #16]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f68:	b2d2      	uxtb	r2, r2
 8005f6a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f70:	1c5a      	adds	r2, r3, #1
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	b29a      	uxth	r2, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2220      	movs	r2, #32
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b40      	cmp	r3, #64	@ 0x40
 8005f96:	d10a      	bne.n	8005fae <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7ff fdba 	bl	8005b20 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005fac:	e044      	b.n	8006038 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2b08      	cmp	r3, #8
 8005fba:	d002      	beq.n	8005fc2 <I2C_MasterReceive_RXNE+0x112>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2b20      	cmp	r3, #32
 8005fc0:	d103      	bne.n	8005fca <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	631a      	str	r2, [r3, #48]	@ 0x30
 8005fc8:	e002      	b.n	8005fd0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2212      	movs	r2, #18
 8005fce:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f7ff fd65 	bl	8005aa0 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005fd6:	e02f      	b.n	8006038 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005fe6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	691a      	ldr	r2, [r3, #16]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff2:	b2d2      	uxtb	r2, r2
 8005ff4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffa:	1c5a      	adds	r2, r3, #1
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006004:	b29b      	uxth	r3, r3
 8006006:	3b01      	subs	r3, #1
 8006008:	b29a      	uxth	r2, r3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2220      	movs	r2, #32
 8006012:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7ff fd88 	bl	8005b34 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006024:	e008      	b.n	8006038 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006034:	605a      	str	r2, [r3, #4]
}
 8006036:	e7ff      	b.n	8006038 <I2C_MasterReceive_RXNE+0x188>
 8006038:	bf00      	nop
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800604c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006052:	b29b      	uxth	r3, r3
 8006054:	2b04      	cmp	r3, #4
 8006056:	d11b      	bne.n	8006090 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	685a      	ldr	r2, [r3, #4]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006066:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	691a      	ldr	r2, [r3, #16]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006072:	b2d2      	uxtb	r2, r2
 8006074:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006084:	b29b      	uxth	r3, r3
 8006086:	3b01      	subs	r3, #1
 8006088:	b29a      	uxth	r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800608e:	e0c4      	b.n	800621a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006094:	b29b      	uxth	r3, r3
 8006096:	2b03      	cmp	r3, #3
 8006098:	d129      	bne.n	80060ee <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060a8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2b04      	cmp	r3, #4
 80060ae:	d00a      	beq.n	80060c6 <I2C_MasterReceive_BTF+0x86>
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d007      	beq.n	80060c6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060c4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	691a      	ldr	r2, [r3, #16]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d0:	b2d2      	uxtb	r2, r2
 80060d2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d8:	1c5a      	adds	r2, r3, #1
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	3b01      	subs	r3, #1
 80060e6:	b29a      	uxth	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80060ec:	e095      	b.n	800621a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d17d      	bne.n	80061f4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d002      	beq.n	8006104 <I2C_MasterReceive_BTF+0xc4>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2b10      	cmp	r3, #16
 8006102:	d108      	bne.n	8006116 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006112:	601a      	str	r2, [r3, #0]
 8006114:	e016      	b.n	8006144 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2b04      	cmp	r3, #4
 800611a:	d002      	beq.n	8006122 <I2C_MasterReceive_BTF+0xe2>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2b02      	cmp	r3, #2
 8006120:	d108      	bne.n	8006134 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006130:	601a      	str	r2, [r3, #0]
 8006132:	e007      	b.n	8006144 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006142:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	691a      	ldr	r2, [r3, #16]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614e:	b2d2      	uxtb	r2, r2
 8006150:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006156:	1c5a      	adds	r2, r3, #1
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006160:	b29b      	uxth	r3, r3
 8006162:	3b01      	subs	r3, #1
 8006164:	b29a      	uxth	r2, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	691a      	ldr	r2, [r3, #16]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006174:	b2d2      	uxtb	r2, r2
 8006176:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800617c:	1c5a      	adds	r2, r3, #1
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006186:	b29b      	uxth	r3, r3
 8006188:	3b01      	subs	r3, #1
 800618a:	b29a      	uxth	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800619e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2220      	movs	r2, #32
 80061a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b40      	cmp	r3, #64	@ 0x40
 80061b2:	d10a      	bne.n	80061ca <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7ff fcac 	bl	8005b20 <HAL_I2C_MemRxCpltCallback>
}
 80061c8:	e027      	b.n	800621a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2b08      	cmp	r3, #8
 80061d6:	d002      	beq.n	80061de <I2C_MasterReceive_BTF+0x19e>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2b20      	cmp	r3, #32
 80061dc:	d103      	bne.n	80061e6 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80061e4:	e002      	b.n	80061ec <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2212      	movs	r2, #18
 80061ea:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f7ff fc57 	bl	8005aa0 <HAL_I2C_MasterRxCpltCallback>
}
 80061f2:	e012      	b.n	800621a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	691a      	ldr	r2, [r3, #16]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fe:	b2d2      	uxtb	r2, r2
 8006200:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006206:	1c5a      	adds	r2, r3, #1
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006210:	b29b      	uxth	r3, r3
 8006212:	3b01      	subs	r3, #1
 8006214:	b29a      	uxth	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800621a:	bf00      	nop
 800621c:	3710      	adds	r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}

08006222 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b40      	cmp	r3, #64	@ 0x40
 8006234:	d117      	bne.n	8006266 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800623a:	2b00      	cmp	r3, #0
 800623c:	d109      	bne.n	8006252 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006242:	b2db      	uxtb	r3, r3
 8006244:	461a      	mov	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800624e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006250:	e067      	b.n	8006322 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006256:	b2db      	uxtb	r3, r3
 8006258:	f043 0301 	orr.w	r3, r3, #1
 800625c:	b2da      	uxtb	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	611a      	str	r2, [r3, #16]
}
 8006264:	e05d      	b.n	8006322 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800626e:	d133      	bne.n	80062d8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006276:	b2db      	uxtb	r3, r3
 8006278:	2b21      	cmp	r3, #33	@ 0x21
 800627a:	d109      	bne.n	8006290 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006280:	b2db      	uxtb	r3, r3
 8006282:	461a      	mov	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800628c:	611a      	str	r2, [r3, #16]
 800628e:	e008      	b.n	80062a2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006294:	b2db      	uxtb	r3, r3
 8006296:	f043 0301 	orr.w	r3, r3, #1
 800629a:	b2da      	uxtb	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d004      	beq.n	80062b4 <I2C_Master_SB+0x92>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d108      	bne.n	80062c6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d032      	beq.n	8006322 <I2C_Master_SB+0x100>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d02d      	beq.n	8006322 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	685a      	ldr	r2, [r3, #4]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062d4:	605a      	str	r2, [r3, #4]
}
 80062d6:	e024      	b.n	8006322 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10e      	bne.n	80062fe <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	11db      	asrs	r3, r3, #7
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	f003 0306 	and.w	r3, r3, #6
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	f063 030f 	orn	r3, r3, #15
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	611a      	str	r2, [r3, #16]
}
 80062fc:	e011      	b.n	8006322 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006302:	2b01      	cmp	r3, #1
 8006304:	d10d      	bne.n	8006322 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800630a:	b29b      	uxth	r3, r3
 800630c:	11db      	asrs	r3, r3, #7
 800630e:	b2db      	uxtb	r3, r3
 8006310:	f003 0306 	and.w	r3, r3, #6
 8006314:	b2db      	uxtb	r3, r3
 8006316:	f063 030e 	orn	r3, r3, #14
 800631a:	b2da      	uxtb	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	611a      	str	r2, [r3, #16]
}
 8006322:	bf00      	nop
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800632e:	b480      	push	{r7}
 8006330:	b083      	sub	sp, #12
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633a:	b2da      	uxtb	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006346:	2b00      	cmp	r3, #0
 8006348:	d004      	beq.n	8006354 <I2C_Master_ADD10+0x26>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800634e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006350:	2b00      	cmp	r3, #0
 8006352:	d108      	bne.n	8006366 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006358:	2b00      	cmp	r3, #0
 800635a:	d00c      	beq.n	8006376 <I2C_Master_ADD10+0x48>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006362:	2b00      	cmp	r3, #0
 8006364:	d007      	beq.n	8006376 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	685a      	ldr	r2, [r3, #4]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006374:	605a      	str	r2, [r3, #4]
  }
}
 8006376:	bf00      	nop
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006382:	b480      	push	{r7}
 8006384:	b091      	sub	sp, #68	@ 0x44
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006390:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006398:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800639e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b22      	cmp	r3, #34	@ 0x22
 80063aa:	f040 8169 	bne.w	8006680 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10f      	bne.n	80063d6 <I2C_Master_ADDR+0x54>
 80063b6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80063ba:	2b40      	cmp	r3, #64	@ 0x40
 80063bc:	d10b      	bne.n	80063d6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063be:	2300      	movs	r3, #0
 80063c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	695b      	ldr	r3, [r3, #20]
 80063c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80063d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d4:	e160      	b.n	8006698 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d11d      	bne.n	800641a <I2C_Master_ADDR+0x98>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80063e6:	d118      	bne.n	800641a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063e8:	2300      	movs	r3, #0
 80063ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	695b      	ldr	r3, [r3, #20]
 80063f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800640c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	651a      	str	r2, [r3, #80]	@ 0x50
 8006418:	e13e      	b.n	8006698 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800641e:	b29b      	uxth	r3, r3
 8006420:	2b00      	cmp	r3, #0
 8006422:	d113      	bne.n	800644c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006424:	2300      	movs	r3, #0
 8006426:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006438:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006448:	601a      	str	r2, [r3, #0]
 800644a:	e115      	b.n	8006678 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006450:	b29b      	uxth	r3, r3
 8006452:	2b01      	cmp	r3, #1
 8006454:	f040 808a 	bne.w	800656c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800645a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800645e:	d137      	bne.n	80064d0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800646e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800647a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800647e:	d113      	bne.n	80064a8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800648e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006490:	2300      	movs	r3, #0
 8006492:	627b      	str	r3, [r7, #36]	@ 0x24
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	695b      	ldr	r3, [r3, #20]
 800649a:	627b      	str	r3, [r7, #36]	@ 0x24
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80064a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a6:	e0e7      	b.n	8006678 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064a8:	2300      	movs	r3, #0
 80064aa:	623b      	str	r3, [r7, #32]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	623b      	str	r3, [r7, #32]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	623b      	str	r3, [r7, #32]
 80064bc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064cc:	601a      	str	r2, [r3, #0]
 80064ce:	e0d3      	b.n	8006678 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80064d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d2:	2b08      	cmp	r3, #8
 80064d4:	d02e      	beq.n	8006534 <I2C_Master_ADDR+0x1b2>
 80064d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d8:	2b20      	cmp	r3, #32
 80064da:	d02b      	beq.n	8006534 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80064dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064de:	2b12      	cmp	r3, #18
 80064e0:	d102      	bne.n	80064e8 <I2C_Master_ADDR+0x166>
 80064e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d125      	bne.n	8006534 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80064e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ea:	2b04      	cmp	r3, #4
 80064ec:	d00e      	beq.n	800650c <I2C_Master_ADDR+0x18a>
 80064ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d00b      	beq.n	800650c <I2C_Master_ADDR+0x18a>
 80064f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f6:	2b10      	cmp	r3, #16
 80064f8:	d008      	beq.n	800650c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006508:	601a      	str	r2, [r3, #0]
 800650a:	e007      	b.n	800651c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800651a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800651c:	2300      	movs	r3, #0
 800651e:	61fb      	str	r3, [r7, #28]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	61fb      	str	r3, [r7, #28]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	61fb      	str	r3, [r7, #28]
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	e0a1      	b.n	8006678 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006542:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006544:	2300      	movs	r3, #0
 8006546:	61bb      	str	r3, [r7, #24]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	61bb      	str	r3, [r7, #24]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	699b      	ldr	r3, [r3, #24]
 8006556:	61bb      	str	r3, [r7, #24]
 8006558:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006568:	601a      	str	r2, [r3, #0]
 800656a:	e085      	b.n	8006678 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006570:	b29b      	uxth	r3, r3
 8006572:	2b02      	cmp	r3, #2
 8006574:	d14d      	bne.n	8006612 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006578:	2b04      	cmp	r3, #4
 800657a:	d016      	beq.n	80065aa <I2C_Master_ADDR+0x228>
 800657c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800657e:	2b02      	cmp	r3, #2
 8006580:	d013      	beq.n	80065aa <I2C_Master_ADDR+0x228>
 8006582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006584:	2b10      	cmp	r3, #16
 8006586:	d010      	beq.n	80065aa <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006596:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065a6:	601a      	str	r2, [r3, #0]
 80065a8:	e007      	b.n	80065ba <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80065b8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065c8:	d117      	bne.n	80065fa <I2C_Master_ADDR+0x278>
 80065ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80065d0:	d00b      	beq.n	80065ea <I2C_Master_ADDR+0x268>
 80065d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d008      	beq.n	80065ea <I2C_Master_ADDR+0x268>
 80065d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065da:	2b08      	cmp	r3, #8
 80065dc:	d005      	beq.n	80065ea <I2C_Master_ADDR+0x268>
 80065de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e0:	2b10      	cmp	r3, #16
 80065e2:	d002      	beq.n	80065ea <I2C_Master_ADDR+0x268>
 80065e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e6:	2b20      	cmp	r3, #32
 80065e8:	d107      	bne.n	80065fa <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	685a      	ldr	r2, [r3, #4]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80065f8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065fa:	2300      	movs	r3, #0
 80065fc:	617b      	str	r3, [r7, #20]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	695b      	ldr	r3, [r3, #20]
 8006604:	617b      	str	r3, [r7, #20]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	699b      	ldr	r3, [r3, #24]
 800660c:	617b      	str	r3, [r7, #20]
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	e032      	b.n	8006678 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006620:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800662c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006630:	d117      	bne.n	8006662 <I2C_Master_ADDR+0x2e0>
 8006632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006634:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006638:	d00b      	beq.n	8006652 <I2C_Master_ADDR+0x2d0>
 800663a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800663c:	2b01      	cmp	r3, #1
 800663e:	d008      	beq.n	8006652 <I2C_Master_ADDR+0x2d0>
 8006640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006642:	2b08      	cmp	r3, #8
 8006644:	d005      	beq.n	8006652 <I2C_Master_ADDR+0x2d0>
 8006646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006648:	2b10      	cmp	r3, #16
 800664a:	d002      	beq.n	8006652 <I2C_Master_ADDR+0x2d0>
 800664c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800664e:	2b20      	cmp	r3, #32
 8006650:	d107      	bne.n	8006662 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006660:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006662:	2300      	movs	r3, #0
 8006664:	613b      	str	r3, [r7, #16]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	613b      	str	r3, [r7, #16]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	613b      	str	r3, [r7, #16]
 8006676:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800667e:	e00b      	b.n	8006698 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006680:	2300      	movs	r3, #0
 8006682:	60fb      	str	r3, [r7, #12]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	60fb      	str	r3, [r7, #12]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	699b      	ldr	r3, [r3, #24]
 8006692:	60fb      	str	r3, [r7, #12]
 8006694:	68fb      	ldr	r3, [r7, #12]
}
 8006696:	e7ff      	b.n	8006698 <I2C_Master_ADDR+0x316>
 8006698:	bf00      	nop
 800669a:	3744      	adds	r7, #68	@ 0x44
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066b2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d02b      	beq.n	8006716 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c2:	781a      	ldrb	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ce:	1c5a      	adds	r2, r3, #1
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066d8:	b29b      	uxth	r3, r3
 80066da:	3b01      	subs	r3, #1
 80066dc:	b29a      	uxth	r2, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d114      	bne.n	8006716 <I2C_SlaveTransmit_TXE+0x72>
 80066ec:	7bfb      	ldrb	r3, [r7, #15]
 80066ee:	2b29      	cmp	r3, #41	@ 0x29
 80066f0:	d111      	bne.n	8006716 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	685a      	ldr	r2, [r3, #4]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006700:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2221      	movs	r2, #33	@ 0x21
 8006706:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2228      	movs	r2, #40	@ 0x28
 800670c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f7ff f9cf 	bl	8005ab4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006716:	bf00      	nop
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800671e:	b480      	push	{r7}
 8006720:	b083      	sub	sp, #12
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800672a:	b29b      	uxth	r3, r3
 800672c:	2b00      	cmp	r3, #0
 800672e:	d011      	beq.n	8006754 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006734:	781a      	ldrb	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006740:	1c5a      	adds	r2, r3, #1
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800674a:	b29b      	uxth	r3, r3
 800674c:	3b01      	subs	r3, #1
 800674e:	b29a      	uxth	r2, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006754:	bf00      	nop
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800676e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006774:	b29b      	uxth	r3, r3
 8006776:	2b00      	cmp	r3, #0
 8006778:	d02c      	beq.n	80067d4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	691a      	ldr	r2, [r3, #16]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006784:	b2d2      	uxtb	r2, r2
 8006786:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800678c:	1c5a      	adds	r2, r3, #1
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006796:	b29b      	uxth	r3, r3
 8006798:	3b01      	subs	r3, #1
 800679a:	b29a      	uxth	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d114      	bne.n	80067d4 <I2C_SlaveReceive_RXNE+0x74>
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
 80067ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80067ae:	d111      	bne.n	80067d4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	685a      	ldr	r2, [r3, #4]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067be:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2222      	movs	r2, #34	@ 0x22
 80067c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2228      	movs	r2, #40	@ 0x28
 80067ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7ff f97a 	bl	8005ac8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80067d4:	bf00      	nop
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d012      	beq.n	8006814 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	691a      	ldr	r2, [r3, #16]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067f8:	b2d2      	uxtb	r2, r2
 80067fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006800:	1c5a      	adds	r2, r3, #1
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800680a:	b29b      	uxth	r3, r3
 800680c:	3b01      	subs	r3, #1
 800680e:	b29a      	uxth	r2, r3
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006814:	bf00      	nop
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800682a:	2300      	movs	r3, #0
 800682c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006834:	b2db      	uxtb	r3, r3
 8006836:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800683a:	2b28      	cmp	r3, #40	@ 0x28
 800683c:	d127      	bne.n	800688e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800684c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	089b      	lsrs	r3, r3, #2
 8006852:	f003 0301 	and.w	r3, r3, #1
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800685a:	2301      	movs	r3, #1
 800685c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	09db      	lsrs	r3, r3, #7
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b00      	cmp	r3, #0
 8006868:	d103      	bne.n	8006872 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	81bb      	strh	r3, [r7, #12]
 8006870:	e002      	b.n	8006878 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006880:	89ba      	ldrh	r2, [r7, #12]
 8006882:	7bfb      	ldrb	r3, [r7, #15]
 8006884:	4619      	mov	r1, r3
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f7ff f928 	bl	8005adc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800688c:	e00e      	b.n	80068ac <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800688e:	2300      	movs	r3, #0
 8006890:	60bb      	str	r3, [r7, #8]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	695b      	ldr	r3, [r3, #20]
 8006898:	60bb      	str	r3, [r7, #8]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	699b      	ldr	r3, [r3, #24]
 80068a0:	60bb      	str	r3, [r7, #8]
 80068a2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80068ac:	bf00      	nop
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068c2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80068d2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80068d4:	2300      	movs	r3, #0
 80068d6:	60bb      	str	r3, [r7, #8]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	695b      	ldr	r3, [r3, #20]
 80068de:	60bb      	str	r3, [r7, #8]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f042 0201 	orr.w	r2, r2, #1
 80068ee:	601a      	str	r2, [r3, #0]
 80068f0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006900:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800690c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006910:	d172      	bne.n	80069f8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006912:	7bfb      	ldrb	r3, [r7, #15]
 8006914:	2b22      	cmp	r3, #34	@ 0x22
 8006916:	d002      	beq.n	800691e <I2C_Slave_STOPF+0x6a>
 8006918:	7bfb      	ldrb	r3, [r7, #15]
 800691a:	2b2a      	cmp	r3, #42	@ 0x2a
 800691c:	d135      	bne.n	800698a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	b29a      	uxth	r2, r3
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006930:	b29b      	uxth	r3, r3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d005      	beq.n	8006942 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800693a:	f043 0204 	orr.w	r2, r3, #4
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	685a      	ldr	r2, [r3, #4]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006950:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006956:	4618      	mov	r0, r3
 8006958:	f7fd fb72 	bl	8004040 <HAL_DMA_GetState>
 800695c:	4603      	mov	r3, r0
 800695e:	2b01      	cmp	r3, #1
 8006960:	d049      	beq.n	80069f6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006966:	4a69      	ldr	r2, [pc, #420]	@ (8006b0c <I2C_Slave_STOPF+0x258>)
 8006968:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800696e:	4618      	mov	r0, r3
 8006970:	f7fd f9ba 	bl	8003ce8 <HAL_DMA_Abort_IT>
 8006974:	4603      	mov	r3, r0
 8006976:	2b00      	cmp	r3, #0
 8006978:	d03d      	beq.n	80069f6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800697e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006984:	4610      	mov	r0, r2
 8006986:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006988:	e035      	b.n	80069f6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	b29a      	uxth	r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800699c:	b29b      	uxth	r3, r3
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d005      	beq.n	80069ae <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a6:	f043 0204 	orr.w	r2, r3, #4
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	685a      	ldr	r2, [r3, #4]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069bc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069c2:	4618      	mov	r0, r3
 80069c4:	f7fd fb3c 	bl	8004040 <HAL_DMA_GetState>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d014      	beq.n	80069f8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069d2:	4a4e      	ldr	r2, [pc, #312]	@ (8006b0c <I2C_Slave_STOPF+0x258>)
 80069d4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069da:	4618      	mov	r0, r3
 80069dc:	f7fd f984 	bl	8003ce8 <HAL_DMA_Abort_IT>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d008      	beq.n	80069f8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80069f0:	4610      	mov	r0, r2
 80069f2:	4798      	blx	r3
 80069f4:	e000      	b.n	80069f8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80069f6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d03e      	beq.n	8006a80 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	695b      	ldr	r3, [r3, #20]
 8006a08:	f003 0304 	and.w	r3, r3, #4
 8006a0c:	2b04      	cmp	r3, #4
 8006a0e:	d112      	bne.n	8006a36 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	691a      	ldr	r2, [r3, #16]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1a:	b2d2      	uxtb	r2, r2
 8006a1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a22:	1c5a      	adds	r2, r3, #1
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	695b      	ldr	r3, [r3, #20]
 8006a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a40:	2b40      	cmp	r3, #64	@ 0x40
 8006a42:	d112      	bne.n	8006a6a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	691a      	ldr	r2, [r3, #16]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4e:	b2d2      	uxtb	r2, r2
 8006a50:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a56:	1c5a      	adds	r2, r3, #1
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	3b01      	subs	r3, #1
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d005      	beq.n	8006a80 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a78:	f043 0204 	orr.w	r2, r3, #4
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d003      	beq.n	8006a90 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 f8b7 	bl	8006bfc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006a8e:	e039      	b.n	8006b04 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006a90:	7bfb      	ldrb	r3, [r7, #15]
 8006a92:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a94:	d109      	bne.n	8006aaa <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2228      	movs	r2, #40	@ 0x28
 8006aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f7ff f80f 	bl	8005ac8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	2b28      	cmp	r3, #40	@ 0x28
 8006ab4:	d111      	bne.n	8006ada <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	4a15      	ldr	r2, [pc, #84]	@ (8006b10 <I2C_Slave_STOPF+0x25c>)
 8006aba:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2220      	movs	r2, #32
 8006ac6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7ff f810 	bl	8005af8 <HAL_I2C_ListenCpltCallback>
}
 8006ad8:	e014      	b.n	8006b04 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ade:	2b22      	cmp	r3, #34	@ 0x22
 8006ae0:	d002      	beq.n	8006ae8 <I2C_Slave_STOPF+0x234>
 8006ae2:	7bfb      	ldrb	r3, [r7, #15]
 8006ae4:	2b22      	cmp	r3, #34	@ 0x22
 8006ae6:	d10d      	bne.n	8006b04 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2220      	movs	r2, #32
 8006af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f7fe ffe2 	bl	8005ac8 <HAL_I2C_SlaveRxCpltCallback>
}
 8006b04:	bf00      	nop
 8006b06:	3710      	adds	r7, #16
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}
 8006b0c:	08007261 	.word	0x08007261
 8006b10:	ffff0000 	.word	0xffff0000

08006b14 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b22:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b28:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d002      	beq.n	8006b36 <I2C_Slave_AF+0x22>
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	2b20      	cmp	r3, #32
 8006b34:	d129      	bne.n	8006b8a <I2C_Slave_AF+0x76>
 8006b36:	7bfb      	ldrb	r3, [r7, #15]
 8006b38:	2b28      	cmp	r3, #40	@ 0x28
 8006b3a:	d126      	bne.n	8006b8a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a2e      	ldr	r2, [pc, #184]	@ (8006bf8 <I2C_Slave_AF+0xe4>)
 8006b40:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	685a      	ldr	r2, [r3, #4]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006b50:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b5a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b6a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2220      	movs	r2, #32
 8006b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7fe ffb8 	bl	8005af8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006b88:	e031      	b.n	8006bee <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006b8a:	7bfb      	ldrb	r3, [r7, #15]
 8006b8c:	2b21      	cmp	r3, #33	@ 0x21
 8006b8e:	d129      	bne.n	8006be4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a19      	ldr	r2, [pc, #100]	@ (8006bf8 <I2C_Slave_AF+0xe4>)
 8006b94:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2221      	movs	r2, #33	@ 0x21
 8006b9a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2220      	movs	r2, #32
 8006ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	685a      	ldr	r2, [r3, #4]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006bba:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006bc4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bd4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f7fd ffd2 	bl	8004b80 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f7fe ff69 	bl	8005ab4 <HAL_I2C_SlaveTxCpltCallback>
}
 8006be2:	e004      	b.n	8006bee <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006bec:	615a      	str	r2, [r3, #20]
}
 8006bee:	bf00      	nop
 8006bf0:	3710      	adds	r7, #16
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	ffff0000 	.word	0xffff0000

08006bfc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c0a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c12:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006c14:	7bbb      	ldrb	r3, [r7, #14]
 8006c16:	2b10      	cmp	r3, #16
 8006c18:	d002      	beq.n	8006c20 <I2C_ITError+0x24>
 8006c1a:	7bbb      	ldrb	r3, [r7, #14]
 8006c1c:	2b40      	cmp	r3, #64	@ 0x40
 8006c1e:	d10a      	bne.n	8006c36 <I2C_ITError+0x3a>
 8006c20:	7bfb      	ldrb	r3, [r7, #15]
 8006c22:	2b22      	cmp	r3, #34	@ 0x22
 8006c24:	d107      	bne.n	8006c36 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c34:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c36:	7bfb      	ldrb	r3, [r7, #15]
 8006c38:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006c3c:	2b28      	cmp	r3, #40	@ 0x28
 8006c3e:	d107      	bne.n	8006c50 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2228      	movs	r2, #40	@ 0x28
 8006c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006c4e:	e015      	b.n	8006c7c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c5e:	d00a      	beq.n	8006c76 <I2C_ITError+0x7a>
 8006c60:	7bfb      	ldrb	r3, [r7, #15]
 8006c62:	2b60      	cmp	r3, #96	@ 0x60
 8006c64:	d007      	beq.n	8006c76 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2220      	movs	r2, #32
 8006c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c8a:	d162      	bne.n	8006d52 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	685a      	ldr	r2, [r3, #4]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c9a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d020      	beq.n	8006cec <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cae:	4a6a      	ldr	r2, [pc, #424]	@ (8006e58 <I2C_ITError+0x25c>)
 8006cb0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7fd f816 	bl	8003ce8 <HAL_DMA_Abort_IT>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f000 8089 	beq.w	8006dd6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f022 0201 	bic.w	r2, r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006ce6:	4610      	mov	r0, r2
 8006ce8:	4798      	blx	r3
 8006cea:	e074      	b.n	8006dd6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf0:	4a59      	ldr	r2, [pc, #356]	@ (8006e58 <I2C_ITError+0x25c>)
 8006cf2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f7fc fff5 	bl	8003ce8 <HAL_DMA_Abort_IT>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d068      	beq.n	8006dd6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	695b      	ldr	r3, [r3, #20]
 8006d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d0e:	2b40      	cmp	r3, #64	@ 0x40
 8006d10:	d10b      	bne.n	8006d2a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	691a      	ldr	r2, [r3, #16]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d1c:	b2d2      	uxtb	r2, r2
 8006d1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d24:	1c5a      	adds	r2, r3, #1
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f022 0201 	bic.w	r2, r2, #1
 8006d38:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2220      	movs	r2, #32
 8006d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006d4c:	4610      	mov	r0, r2
 8006d4e:	4798      	blx	r3
 8006d50:	e041      	b.n	8006dd6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	2b60      	cmp	r3, #96	@ 0x60
 8006d5c:	d125      	bne.n	8006daa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2220      	movs	r2, #32
 8006d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d76:	2b40      	cmp	r3, #64	@ 0x40
 8006d78:	d10b      	bne.n	8006d92 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	691a      	ldr	r2, [r3, #16]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d84:	b2d2      	uxtb	r2, r2
 8006d86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d8c:	1c5a      	adds	r2, r3, #1
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f022 0201 	bic.w	r2, r2, #1
 8006da0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7fe fed0 	bl	8005b48 <HAL_I2C_AbortCpltCallback>
 8006da8:	e015      	b.n	8006dd6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	695b      	ldr	r3, [r3, #20]
 8006db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db4:	2b40      	cmp	r3, #64	@ 0x40
 8006db6:	d10b      	bne.n	8006dd0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	691a      	ldr	r2, [r3, #16]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dc2:	b2d2      	uxtb	r2, r2
 8006dc4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dca:	1c5a      	adds	r2, r3, #1
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f7fe feaf 	bl	8005b34 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dda:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10e      	bne.n	8006e04 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d109      	bne.n	8006e04 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d104      	bne.n	8006e04 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d007      	beq.n	8006e14 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	685a      	ldr	r2, [r3, #4]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006e12:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e1a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e20:	f003 0304 	and.w	r3, r3, #4
 8006e24:	2b04      	cmp	r3, #4
 8006e26:	d113      	bne.n	8006e50 <I2C_ITError+0x254>
 8006e28:	7bfb      	ldrb	r3, [r7, #15]
 8006e2a:	2b28      	cmp	r3, #40	@ 0x28
 8006e2c:	d110      	bne.n	8006e50 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a0a      	ldr	r2, [pc, #40]	@ (8006e5c <I2C_ITError+0x260>)
 8006e32:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2200      	movs	r2, #0
 8006e38:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2220      	movs	r2, #32
 8006e3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f7fe fe54 	bl	8005af8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006e50:	bf00      	nop
 8006e52:	3710      	adds	r7, #16
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	08007261 	.word	0x08007261
 8006e5c:	ffff0000 	.word	0xffff0000

08006e60 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b088      	sub	sp, #32
 8006e64:	af02      	add	r7, sp, #8
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	607a      	str	r2, [r7, #4]
 8006e6a:	603b      	str	r3, [r7, #0]
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e74:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	2b08      	cmp	r3, #8
 8006e7a:	d006      	beq.n	8006e8a <I2C_MasterRequestWrite+0x2a>
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d003      	beq.n	8006e8a <I2C_MasterRequestWrite+0x2a>
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006e88:	d108      	bne.n	8006e9c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e98:	601a      	str	r2, [r3, #0]
 8006e9a:	e00b      	b.n	8006eb4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea0:	2b12      	cmp	r3, #18
 8006ea2:	d107      	bne.n	8006eb4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006eb2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	9300      	str	r3, [sp, #0]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ec0:	68f8      	ldr	r0, [r7, #12]
 8006ec2:	f000 fa75 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d00d      	beq.n	8006ee8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eda:	d103      	bne.n	8006ee4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ee2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e035      	b.n	8006f54 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ef0:	d108      	bne.n	8006f04 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ef2:	897b      	ldrh	r3, [r7, #10]
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006f00:	611a      	str	r2, [r3, #16]
 8006f02:	e01b      	b.n	8006f3c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006f04:	897b      	ldrh	r3, [r7, #10]
 8006f06:	11db      	asrs	r3, r3, #7
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	f003 0306 	and.w	r3, r3, #6
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	f063 030f 	orn	r3, r3, #15
 8006f14:	b2da      	uxtb	r2, r3
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	490e      	ldr	r1, [pc, #56]	@ (8006f5c <I2C_MasterRequestWrite+0xfc>)
 8006f22:	68f8      	ldr	r0, [r7, #12]
 8006f24:	f000 fabe 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e010      	b.n	8006f54 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006f32:	897b      	ldrh	r3, [r7, #10]
 8006f34:	b2da      	uxtb	r2, r3
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	4907      	ldr	r1, [pc, #28]	@ (8006f60 <I2C_MasterRequestWrite+0x100>)
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f000 faae 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d001      	beq.n	8006f52 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e000      	b.n	8006f54 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3718      	adds	r7, #24
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}
 8006f5c:	00010008 	.word	0x00010008
 8006f60:	00010002 	.word	0x00010002

08006f64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af02      	add	r7, sp, #8
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	4608      	mov	r0, r1
 8006f6e:	4611      	mov	r1, r2
 8006f70:	461a      	mov	r2, r3
 8006f72:	4603      	mov	r3, r0
 8006f74:	817b      	strh	r3, [r7, #10]
 8006f76:	460b      	mov	r3, r1
 8006f78:	813b      	strh	r3, [r7, #8]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	6a3b      	ldr	r3, [r7, #32]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f9a:	68f8      	ldr	r0, [r7, #12]
 8006f9c:	f000 fa08 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00d      	beq.n	8006fc2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fb4:	d103      	bne.n	8006fbe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006fbc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	e05f      	b.n	8007082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006fc2:	897b      	ldrh	r3, [r7, #10]
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006fd0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd4:	6a3a      	ldr	r2, [r7, #32]
 8006fd6:	492d      	ldr	r1, [pc, #180]	@ (800708c <I2C_RequestMemoryWrite+0x128>)
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f000 fa63 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d001      	beq.n	8006fe8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e04c      	b.n	8007082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fe8:	2300      	movs	r3, #0
 8006fea:	617b      	str	r3, [r7, #20]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	695b      	ldr	r3, [r3, #20]
 8006ff2:	617b      	str	r3, [r7, #20]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	699b      	ldr	r3, [r3, #24]
 8006ffa:	617b      	str	r3, [r7, #20]
 8006ffc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007000:	6a39      	ldr	r1, [r7, #32]
 8007002:	68f8      	ldr	r0, [r7, #12]
 8007004:	f000 faee 	bl	80075e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00d      	beq.n	800702a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007012:	2b04      	cmp	r3, #4
 8007014:	d107      	bne.n	8007026 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007024:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	e02b      	b.n	8007082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800702a:	88fb      	ldrh	r3, [r7, #6]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d105      	bne.n	800703c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007030:	893b      	ldrh	r3, [r7, #8]
 8007032:	b2da      	uxtb	r2, r3
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	611a      	str	r2, [r3, #16]
 800703a:	e021      	b.n	8007080 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800703c:	893b      	ldrh	r3, [r7, #8]
 800703e:	0a1b      	lsrs	r3, r3, #8
 8007040:	b29b      	uxth	r3, r3
 8007042:	b2da      	uxtb	r2, r3
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800704a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800704c:	6a39      	ldr	r1, [r7, #32]
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f000 fac8 	bl	80075e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00d      	beq.n	8007076 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800705e:	2b04      	cmp	r3, #4
 8007060:	d107      	bne.n	8007072 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007070:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	e005      	b.n	8007082 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007076:	893b      	ldrh	r3, [r7, #8]
 8007078:	b2da      	uxtb	r2, r3
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007080:	2300      	movs	r3, #0
}
 8007082:	4618      	mov	r0, r3
 8007084:	3718      	adds	r7, #24
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	00010002 	.word	0x00010002

08007090 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b088      	sub	sp, #32
 8007094:	af02      	add	r7, sp, #8
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	4608      	mov	r0, r1
 800709a:	4611      	mov	r1, r2
 800709c:	461a      	mov	r2, r3
 800709e:	4603      	mov	r3, r0
 80070a0:	817b      	strh	r3, [r7, #10]
 80070a2:	460b      	mov	r3, r1
 80070a4:	813b      	strh	r3, [r7, #8]
 80070a6:	4613      	mov	r3, r2
 80070a8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80070b8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80070c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	6a3b      	ldr	r3, [r7, #32]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80070d6:	68f8      	ldr	r0, [r7, #12]
 80070d8:	f000 f96a 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00d      	beq.n	80070fe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070f0:	d103      	bne.n	80070fa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80070fa:	2303      	movs	r3, #3
 80070fc:	e0aa      	b.n	8007254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80070fe:	897b      	ldrh	r3, [r7, #10]
 8007100:	b2db      	uxtb	r3, r3
 8007102:	461a      	mov	r2, r3
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800710c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800710e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007110:	6a3a      	ldr	r2, [r7, #32]
 8007112:	4952      	ldr	r1, [pc, #328]	@ (800725c <I2C_RequestMemoryRead+0x1cc>)
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 f9c5 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d001      	beq.n	8007124 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e097      	b.n	8007254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007124:	2300      	movs	r3, #0
 8007126:	617b      	str	r3, [r7, #20]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	695b      	ldr	r3, [r3, #20]
 800712e:	617b      	str	r3, [r7, #20]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	617b      	str	r3, [r7, #20]
 8007138:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800713a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800713c:	6a39      	ldr	r1, [r7, #32]
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f000 fa50 	bl	80075e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00d      	beq.n	8007166 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800714e:	2b04      	cmp	r3, #4
 8007150:	d107      	bne.n	8007162 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007160:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	e076      	b.n	8007254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007166:	88fb      	ldrh	r3, [r7, #6]
 8007168:	2b01      	cmp	r3, #1
 800716a:	d105      	bne.n	8007178 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800716c:	893b      	ldrh	r3, [r7, #8]
 800716e:	b2da      	uxtb	r2, r3
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	611a      	str	r2, [r3, #16]
 8007176:	e021      	b.n	80071bc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007178:	893b      	ldrh	r3, [r7, #8]
 800717a:	0a1b      	lsrs	r3, r3, #8
 800717c:	b29b      	uxth	r3, r3
 800717e:	b2da      	uxtb	r2, r3
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007186:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007188:	6a39      	ldr	r1, [r7, #32]
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	f000 fa2a 	bl	80075e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00d      	beq.n	80071b2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719a:	2b04      	cmp	r3, #4
 800719c:	d107      	bne.n	80071ae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e050      	b.n	8007254 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071b2:	893b      	ldrh	r3, [r7, #8]
 80071b4:	b2da      	uxtb	r2, r3
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071be:	6a39      	ldr	r1, [r7, #32]
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f000 fa0f 	bl	80075e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00d      	beq.n	80071e8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d0:	2b04      	cmp	r3, #4
 80071d2:	d107      	bne.n	80071e4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e035      	b.n	8007254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071f6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80071f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071fa:	9300      	str	r3, [sp, #0]
 80071fc:	6a3b      	ldr	r3, [r7, #32]
 80071fe:	2200      	movs	r2, #0
 8007200:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007204:	68f8      	ldr	r0, [r7, #12]
 8007206:	f000 f8d3 	bl	80073b0 <I2C_WaitOnFlagUntilTimeout>
 800720a:	4603      	mov	r3, r0
 800720c:	2b00      	cmp	r3, #0
 800720e:	d00d      	beq.n	800722c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800721a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800721e:	d103      	bne.n	8007228 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007226:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007228:	2303      	movs	r3, #3
 800722a:	e013      	b.n	8007254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800722c:	897b      	ldrh	r3, [r7, #10]
 800722e:	b2db      	uxtb	r3, r3
 8007230:	f043 0301 	orr.w	r3, r3, #1
 8007234:	b2da      	uxtb	r2, r3
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800723c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723e:	6a3a      	ldr	r2, [r7, #32]
 8007240:	4906      	ldr	r1, [pc, #24]	@ (800725c <I2C_RequestMemoryRead+0x1cc>)
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f000 f92e 	bl	80074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e000      	b.n	8007254 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007252:	2300      	movs	r3, #0
}
 8007254:	4618      	mov	r0, r3
 8007256:	3718      	adds	r7, #24
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	00010002 	.word	0x00010002

08007260 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b086      	sub	sp, #24
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007268:	2300      	movs	r3, #0
 800726a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007270:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007278:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800727a:	4b4b      	ldr	r3, [pc, #300]	@ (80073a8 <I2C_DMAAbort+0x148>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	08db      	lsrs	r3, r3, #3
 8007280:	4a4a      	ldr	r2, [pc, #296]	@ (80073ac <I2C_DMAAbort+0x14c>)
 8007282:	fba2 2303 	umull	r2, r3, r2, r3
 8007286:	0a1a      	lsrs	r2, r3, #8
 8007288:	4613      	mov	r3, r2
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	4413      	add	r3, r2
 800728e:	00da      	lsls	r2, r3, #3
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d106      	bne.n	80072a8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729e:	f043 0220 	orr.w	r2, r3, #32
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80072a6:	e00a      	b.n	80072be <I2C_DMAAbort+0x5e>
    }
    count--;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	3b01      	subs	r3, #1
 80072ac:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072bc:	d0ea      	beq.n	8007294 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d003      	beq.n	80072ce <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072ca:	2200      	movs	r2, #0
 80072cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d003      	beq.n	80072de <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072da:	2200      	movs	r2, #0
 80072dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072ec:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2200      	movs	r2, #0
 80072f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d003      	beq.n	8007304 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007300:	2200      	movs	r2, #0
 8007302:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007310:	2200      	movs	r2, #0
 8007312:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f022 0201 	bic.w	r2, r2, #1
 8007322:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800732a:	b2db      	uxtb	r3, r3
 800732c:	2b60      	cmp	r3, #96	@ 0x60
 800732e:	d10e      	bne.n	800734e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	2220      	movs	r2, #32
 8007334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	2200      	movs	r2, #0
 8007344:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007346:	6978      	ldr	r0, [r7, #20]
 8007348:	f7fe fbfe 	bl	8005b48 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800734c:	e027      	b.n	800739e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800734e:	7cfb      	ldrb	r3, [r7, #19]
 8007350:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007354:	2b28      	cmp	r3, #40	@ 0x28
 8007356:	d117      	bne.n	8007388 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f042 0201 	orr.w	r2, r2, #1
 8007366:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007376:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	2200      	movs	r2, #0
 800737c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	2228      	movs	r2, #40	@ 0x28
 8007382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007386:	e007      	b.n	8007398 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2220      	movs	r2, #32
 800738c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	2200      	movs	r2, #0
 8007394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007398:	6978      	ldr	r0, [r7, #20]
 800739a:	f7fe fbcb 	bl	8005b34 <HAL_I2C_ErrorCallback>
}
 800739e:	bf00      	nop
 80073a0:	3718      	adds	r7, #24
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	2000006c 	.word	0x2000006c
 80073ac:	14f8b589 	.word	0x14f8b589

080073b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	603b      	str	r3, [r7, #0]
 80073bc:	4613      	mov	r3, r2
 80073be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073c0:	e048      	b.n	8007454 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c8:	d044      	beq.n	8007454 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073ca:	f7fc fa05 	bl	80037d8 <HAL_GetTick>
 80073ce:	4602      	mov	r2, r0
 80073d0:	69bb      	ldr	r3, [r7, #24]
 80073d2:	1ad3      	subs	r3, r2, r3
 80073d4:	683a      	ldr	r2, [r7, #0]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d302      	bcc.n	80073e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d139      	bne.n	8007454 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	0c1b      	lsrs	r3, r3, #16
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d10d      	bne.n	8007406 <I2C_WaitOnFlagUntilTimeout+0x56>
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
 80073f0:	43da      	mvns	r2, r3
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	4013      	ands	r3, r2
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	bf0c      	ite	eq
 80073fc:	2301      	moveq	r3, #1
 80073fe:	2300      	movne	r3, #0
 8007400:	b2db      	uxtb	r3, r3
 8007402:	461a      	mov	r2, r3
 8007404:	e00c      	b.n	8007420 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	699b      	ldr	r3, [r3, #24]
 800740c:	43da      	mvns	r2, r3
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	4013      	ands	r3, r2
 8007412:	b29b      	uxth	r3, r3
 8007414:	2b00      	cmp	r3, #0
 8007416:	bf0c      	ite	eq
 8007418:	2301      	moveq	r3, #1
 800741a:	2300      	movne	r3, #0
 800741c:	b2db      	uxtb	r3, r3
 800741e:	461a      	mov	r2, r3
 8007420:	79fb      	ldrb	r3, [r7, #7]
 8007422:	429a      	cmp	r2, r3
 8007424:	d116      	bne.n	8007454 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2200      	movs	r2, #0
 800742a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2220      	movs	r2, #32
 8007430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007440:	f043 0220 	orr.w	r2, r3, #32
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e023      	b.n	800749c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	0c1b      	lsrs	r3, r3, #16
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b01      	cmp	r3, #1
 800745c:	d10d      	bne.n	800747a <I2C_WaitOnFlagUntilTimeout+0xca>
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	695b      	ldr	r3, [r3, #20]
 8007464:	43da      	mvns	r2, r3
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	4013      	ands	r3, r2
 800746a:	b29b      	uxth	r3, r3
 800746c:	2b00      	cmp	r3, #0
 800746e:	bf0c      	ite	eq
 8007470:	2301      	moveq	r3, #1
 8007472:	2300      	movne	r3, #0
 8007474:	b2db      	uxtb	r3, r3
 8007476:	461a      	mov	r2, r3
 8007478:	e00c      	b.n	8007494 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	43da      	mvns	r2, r3
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	4013      	ands	r3, r2
 8007486:	b29b      	uxth	r3, r3
 8007488:	2b00      	cmp	r3, #0
 800748a:	bf0c      	ite	eq
 800748c:	2301      	moveq	r3, #1
 800748e:	2300      	movne	r3, #0
 8007490:	b2db      	uxtb	r3, r3
 8007492:	461a      	mov	r2, r3
 8007494:	79fb      	ldrb	r3, [r7, #7]
 8007496:	429a      	cmp	r2, r3
 8007498:	d093      	beq.n	80073c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800749a:	2300      	movs	r3, #0
}
 800749c:	4618      	mov	r0, r3
 800749e:	3710      	adds	r7, #16
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
 80074b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80074b2:	e071      	b.n	8007598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074c2:	d123      	bne.n	800750c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80074dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2200      	movs	r2, #0
 80074e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2220      	movs	r2, #32
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f8:	f043 0204 	orr.w	r2, r3, #4
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	e067      	b.n	80075dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007512:	d041      	beq.n	8007598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007514:	f7fc f960 	bl	80037d8 <HAL_GetTick>
 8007518:	4602      	mov	r2, r0
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	1ad3      	subs	r3, r2, r3
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	429a      	cmp	r2, r3
 8007522:	d302      	bcc.n	800752a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d136      	bne.n	8007598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	0c1b      	lsrs	r3, r3, #16
 800752e:	b2db      	uxtb	r3, r3
 8007530:	2b01      	cmp	r3, #1
 8007532:	d10c      	bne.n	800754e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	695b      	ldr	r3, [r3, #20]
 800753a:	43da      	mvns	r2, r3
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	4013      	ands	r3, r2
 8007540:	b29b      	uxth	r3, r3
 8007542:	2b00      	cmp	r3, #0
 8007544:	bf14      	ite	ne
 8007546:	2301      	movne	r3, #1
 8007548:	2300      	moveq	r3, #0
 800754a:	b2db      	uxtb	r3, r3
 800754c:	e00b      	b.n	8007566 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	699b      	ldr	r3, [r3, #24]
 8007554:	43da      	mvns	r2, r3
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	4013      	ands	r3, r2
 800755a:	b29b      	uxth	r3, r3
 800755c:	2b00      	cmp	r3, #0
 800755e:	bf14      	ite	ne
 8007560:	2301      	movne	r3, #1
 8007562:	2300      	moveq	r3, #0
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	d016      	beq.n	8007598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2200      	movs	r2, #0
 800756e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2220      	movs	r2, #32
 8007574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2200      	movs	r2, #0
 800757c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007584:	f043 0220 	orr.w	r2, r3, #32
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	e021      	b.n	80075dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	0c1b      	lsrs	r3, r3, #16
 800759c:	b2db      	uxtb	r3, r3
 800759e:	2b01      	cmp	r3, #1
 80075a0:	d10c      	bne.n	80075bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	695b      	ldr	r3, [r3, #20]
 80075a8:	43da      	mvns	r2, r3
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	4013      	ands	r3, r2
 80075ae:	b29b      	uxth	r3, r3
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	bf14      	ite	ne
 80075b4:	2301      	movne	r3, #1
 80075b6:	2300      	moveq	r3, #0
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	e00b      	b.n	80075d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	699b      	ldr	r3, [r3, #24]
 80075c2:	43da      	mvns	r2, r3
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	4013      	ands	r3, r2
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	bf14      	ite	ne
 80075ce:	2301      	movne	r3, #1
 80075d0:	2300      	moveq	r3, #0
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f47f af6d 	bne.w	80074b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80075da:	2300      	movs	r3, #0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80075f0:	e034      	b.n	800765c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	f000 f915 	bl	8007822 <I2C_IsAcknowledgeFailed>
 80075f8:	4603      	mov	r3, r0
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d001      	beq.n	8007602 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e034      	b.n	800766c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007608:	d028      	beq.n	800765c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800760a:	f7fc f8e5 	bl	80037d8 <HAL_GetTick>
 800760e:	4602      	mov	r2, r0
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	1ad3      	subs	r3, r2, r3
 8007614:	68ba      	ldr	r2, [r7, #8]
 8007616:	429a      	cmp	r2, r3
 8007618:	d302      	bcc.n	8007620 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d11d      	bne.n	800765c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800762a:	2b80      	cmp	r3, #128	@ 0x80
 800762c:	d016      	beq.n	800765c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2200      	movs	r2, #0
 8007632:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2220      	movs	r2, #32
 8007638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007648:	f043 0220 	orr.w	r2, r3, #32
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	e007      	b.n	800766c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007666:	2b80      	cmp	r3, #128	@ 0x80
 8007668:	d1c3      	bne.n	80075f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007680:	e034      	b.n	80076ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007682:	68f8      	ldr	r0, [r7, #12]
 8007684:	f000 f8cd 	bl	8007822 <I2C_IsAcknowledgeFailed>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d001      	beq.n	8007692 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e034      	b.n	80076fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007698:	d028      	beq.n	80076ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800769a:	f7fc f89d 	bl	80037d8 <HAL_GetTick>
 800769e:	4602      	mov	r2, r0
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	1ad3      	subs	r3, r2, r3
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d302      	bcc.n	80076b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d11d      	bne.n	80076ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	f003 0304 	and.w	r3, r3, #4
 80076ba:	2b04      	cmp	r3, #4
 80076bc:	d016      	beq.n	80076ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2200      	movs	r2, #0
 80076c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2220      	movs	r2, #32
 80076c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076d8:	f043 0220 	orr.w	r2, r3, #32
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2200      	movs	r2, #0
 80076e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e007      	b.n	80076fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	695b      	ldr	r3, [r3, #20]
 80076f2:	f003 0304 	and.w	r3, r3, #4
 80076f6:	2b04      	cmp	r3, #4
 80076f8:	d1c3      	bne.n	8007682 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3710      	adds	r7, #16
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007704:	b480      	push	{r7}
 8007706:	b085      	sub	sp, #20
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800770c:	2300      	movs	r3, #0
 800770e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007710:	4b13      	ldr	r3, [pc, #76]	@ (8007760 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	08db      	lsrs	r3, r3, #3
 8007716:	4a13      	ldr	r2, [pc, #76]	@ (8007764 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007718:	fba2 2303 	umull	r2, r3, r2, r3
 800771c:	0a1a      	lsrs	r2, r3, #8
 800771e:	4613      	mov	r3, r2
 8007720:	009b      	lsls	r3, r3, #2
 8007722:	4413      	add	r3, r2
 8007724:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	3b01      	subs	r3, #1
 800772a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d107      	bne.n	8007742 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007736:	f043 0220 	orr.w	r2, r3, #32
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e008      	b.n	8007754 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800774c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007750:	d0e9      	beq.n	8007726 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	3714      	adds	r7, #20
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	2000006c 	.word	0x2000006c
 8007764:	14f8b589 	.word	0x14f8b589

08007768 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007774:	e049      	b.n	800780a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	695b      	ldr	r3, [r3, #20]
 800777c:	f003 0310 	and.w	r3, r3, #16
 8007780:	2b10      	cmp	r3, #16
 8007782:	d119      	bne.n	80077b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f06f 0210 	mvn.w	r2, #16
 800778c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2200      	movs	r2, #0
 80077a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e030      	b.n	800781a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077b8:	f7fc f80e 	bl	80037d8 <HAL_GetTick>
 80077bc:	4602      	mov	r2, r0
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	1ad3      	subs	r3, r2, r3
 80077c2:	68ba      	ldr	r2, [r7, #8]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d302      	bcc.n	80077ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d11d      	bne.n	800780a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	695b      	ldr	r3, [r3, #20]
 80077d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077d8:	2b40      	cmp	r3, #64	@ 0x40
 80077da:	d016      	beq.n	800780a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2220      	movs	r2, #32
 80077e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077f6:	f043 0220 	orr.w	r2, r3, #32
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2200      	movs	r2, #0
 8007802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e007      	b.n	800781a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007814:	2b40      	cmp	r3, #64	@ 0x40
 8007816:	d1ae      	bne.n	8007776 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	4618      	mov	r0, r3
 800781c:	3710      	adds	r7, #16
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007822:	b480      	push	{r7}
 8007824:	b083      	sub	sp, #12
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	695b      	ldr	r3, [r3, #20]
 8007830:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007834:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007838:	d11b      	bne.n	8007872 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007842:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2220      	movs	r2, #32
 800784e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785e:	f043 0204 	orr.w	r2, r3, #4
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	e000      	b.n	8007874 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007872:	2300      	movs	r3, #0
}
 8007874:	4618      	mov	r0, r3
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr

08007880 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800788c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007890:	d103      	bne.n	800789a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2201      	movs	r2, #1
 8007896:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007898:	e007      	b.n	80078aa <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800789e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80078a2:	d102      	bne.n	80078aa <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2208      	movs	r2, #8
 80078a8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80078aa:	bf00      	nop
 80078ac:	370c      	adds	r7, #12
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr
	...

080078b8 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 80078bc:	4b06      	ldr	r3, [pc, #24]	@ (80078d8 <HAL_PWR_PVD_IRQHandler+0x20>)
 80078be:	695b      	ldr	r3, [r3, #20]
 80078c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d005      	beq.n	80078d4 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 80078c8:	f000 f808 	bl	80078dc <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 80078cc:	4b02      	ldr	r3, [pc, #8]	@ (80078d8 <HAL_PWR_PVD_IRQHandler+0x20>)
 80078ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80078d2:	615a      	str	r2, [r3, #20]
  }
}
 80078d4:	bf00      	nop
 80078d6:	bd80      	pop	{r7, pc}
 80078d8:	40013c00 	.word	0x40013c00

080078dc <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 80078dc:	b480      	push	{r7}
 80078de:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 80078e0:	bf00      	nop
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
	...

080078ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b086      	sub	sp, #24
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d101      	bne.n	80078fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	e267      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 0301 	and.w	r3, r3, #1
 8007906:	2b00      	cmp	r3, #0
 8007908:	d075      	beq.n	80079f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800790a:	4b88      	ldr	r3, [pc, #544]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	f003 030c 	and.w	r3, r3, #12
 8007912:	2b04      	cmp	r3, #4
 8007914:	d00c      	beq.n	8007930 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007916:	4b85      	ldr	r3, [pc, #532]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800791e:	2b08      	cmp	r3, #8
 8007920:	d112      	bne.n	8007948 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007922:	4b82      	ldr	r3, [pc, #520]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800792a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800792e:	d10b      	bne.n	8007948 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007930:	4b7e      	ldr	r3, [pc, #504]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007938:	2b00      	cmp	r3, #0
 800793a:	d05b      	beq.n	80079f4 <HAL_RCC_OscConfig+0x108>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d157      	bne.n	80079f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007944:	2301      	movs	r3, #1
 8007946:	e242      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007950:	d106      	bne.n	8007960 <HAL_RCC_OscConfig+0x74>
 8007952:	4b76      	ldr	r3, [pc, #472]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a75      	ldr	r2, [pc, #468]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800795c:	6013      	str	r3, [r2, #0]
 800795e:	e01d      	b.n	800799c <HAL_RCC_OscConfig+0xb0>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007968:	d10c      	bne.n	8007984 <HAL_RCC_OscConfig+0x98>
 800796a:	4b70      	ldr	r3, [pc, #448]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a6f      	ldr	r2, [pc, #444]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007970:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007974:	6013      	str	r3, [r2, #0]
 8007976:	4b6d      	ldr	r3, [pc, #436]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a6c      	ldr	r2, [pc, #432]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 800797c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007980:	6013      	str	r3, [r2, #0]
 8007982:	e00b      	b.n	800799c <HAL_RCC_OscConfig+0xb0>
 8007984:	4b69      	ldr	r3, [pc, #420]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a68      	ldr	r2, [pc, #416]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 800798a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800798e:	6013      	str	r3, [r2, #0]
 8007990:	4b66      	ldr	r3, [pc, #408]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a65      	ldr	r2, [pc, #404]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007996:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800799a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d013      	beq.n	80079cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079a4:	f7fb ff18 	bl	80037d8 <HAL_GetTick>
 80079a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079aa:	e008      	b.n	80079be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079ac:	f7fb ff14 	bl	80037d8 <HAL_GetTick>
 80079b0:	4602      	mov	r2, r0
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	1ad3      	subs	r3, r2, r3
 80079b6:	2b64      	cmp	r3, #100	@ 0x64
 80079b8:	d901      	bls.n	80079be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80079ba:	2303      	movs	r3, #3
 80079bc:	e207      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079be:	4b5b      	ldr	r3, [pc, #364]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d0f0      	beq.n	80079ac <HAL_RCC_OscConfig+0xc0>
 80079ca:	e014      	b.n	80079f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079cc:	f7fb ff04 	bl	80037d8 <HAL_GetTick>
 80079d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079d2:	e008      	b.n	80079e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079d4:	f7fb ff00 	bl	80037d8 <HAL_GetTick>
 80079d8:	4602      	mov	r2, r0
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	2b64      	cmp	r3, #100	@ 0x64
 80079e0:	d901      	bls.n	80079e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e1f3      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079e6:	4b51      	ldr	r3, [pc, #324]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d1f0      	bne.n	80079d4 <HAL_RCC_OscConfig+0xe8>
 80079f2:	e000      	b.n	80079f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 0302 	and.w	r3, r3, #2
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d063      	beq.n	8007aca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007a02:	4b4a      	ldr	r3, [pc, #296]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	f003 030c 	and.w	r3, r3, #12
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d00b      	beq.n	8007a26 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a0e:	4b47      	ldr	r3, [pc, #284]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007a16:	2b08      	cmp	r3, #8
 8007a18:	d11c      	bne.n	8007a54 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a1a:	4b44      	ldr	r3, [pc, #272]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d116      	bne.n	8007a54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a26:	4b41      	ldr	r3, [pc, #260]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f003 0302 	and.w	r3, r3, #2
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d005      	beq.n	8007a3e <HAL_RCC_OscConfig+0x152>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	68db      	ldr	r3, [r3, #12]
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d001      	beq.n	8007a3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e1c7      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	00db      	lsls	r3, r3, #3
 8007a4c:	4937      	ldr	r1, [pc, #220]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a52:	e03a      	b.n	8007aca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d020      	beq.n	8007a9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a5c:	4b34      	ldr	r3, [pc, #208]	@ (8007b30 <HAL_RCC_OscConfig+0x244>)
 8007a5e:	2201      	movs	r2, #1
 8007a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a62:	f7fb feb9 	bl	80037d8 <HAL_GetTick>
 8007a66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a68:	e008      	b.n	8007a7c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a6a:	f7fb feb5 	bl	80037d8 <HAL_GetTick>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	1ad3      	subs	r3, r2, r3
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d901      	bls.n	8007a7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007a78:	2303      	movs	r3, #3
 8007a7a:	e1a8      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0302 	and.w	r3, r3, #2
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d0f0      	beq.n	8007a6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a88:	4b28      	ldr	r3, [pc, #160]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	691b      	ldr	r3, [r3, #16]
 8007a94:	00db      	lsls	r3, r3, #3
 8007a96:	4925      	ldr	r1, [pc, #148]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	600b      	str	r3, [r1, #0]
 8007a9c:	e015      	b.n	8007aca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007a9e:	4b24      	ldr	r3, [pc, #144]	@ (8007b30 <HAL_RCC_OscConfig+0x244>)
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aa4:	f7fb fe98 	bl	80037d8 <HAL_GetTick>
 8007aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007aaa:	e008      	b.n	8007abe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007aac:	f7fb fe94 	bl	80037d8 <HAL_GetTick>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	2b02      	cmp	r3, #2
 8007ab8:	d901      	bls.n	8007abe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007aba:	2303      	movs	r3, #3
 8007abc:	e187      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007abe:	4b1b      	ldr	r3, [pc, #108]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 0302 	and.w	r3, r3, #2
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d1f0      	bne.n	8007aac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f003 0308 	and.w	r3, r3, #8
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d036      	beq.n	8007b44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	695b      	ldr	r3, [r3, #20]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d016      	beq.n	8007b0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ade:	4b15      	ldr	r3, [pc, #84]	@ (8007b34 <HAL_RCC_OscConfig+0x248>)
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ae4:	f7fb fe78 	bl	80037d8 <HAL_GetTick>
 8007ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007aea:	e008      	b.n	8007afe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007aec:	f7fb fe74 	bl	80037d8 <HAL_GetTick>
 8007af0:	4602      	mov	r2, r0
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	1ad3      	subs	r3, r2, r3
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d901      	bls.n	8007afe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007afa:	2303      	movs	r3, #3
 8007afc:	e167      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007afe:	4b0b      	ldr	r3, [pc, #44]	@ (8007b2c <HAL_RCC_OscConfig+0x240>)
 8007b00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b02:	f003 0302 	and.w	r3, r3, #2
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d0f0      	beq.n	8007aec <HAL_RCC_OscConfig+0x200>
 8007b0a:	e01b      	b.n	8007b44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b0c:	4b09      	ldr	r3, [pc, #36]	@ (8007b34 <HAL_RCC_OscConfig+0x248>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b12:	f7fb fe61 	bl	80037d8 <HAL_GetTick>
 8007b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b18:	e00e      	b.n	8007b38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b1a:	f7fb fe5d 	bl	80037d8 <HAL_GetTick>
 8007b1e:	4602      	mov	r2, r0
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	1ad3      	subs	r3, r2, r3
 8007b24:	2b02      	cmp	r3, #2
 8007b26:	d907      	bls.n	8007b38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007b28:	2303      	movs	r3, #3
 8007b2a:	e150      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
 8007b2c:	40023800 	.word	0x40023800
 8007b30:	42470000 	.word	0x42470000
 8007b34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b38:	4b88      	ldr	r3, [pc, #544]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b3c:	f003 0302 	and.w	r3, r3, #2
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1ea      	bne.n	8007b1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0304 	and.w	r3, r3, #4
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f000 8097 	beq.w	8007c80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b52:	2300      	movs	r3, #0
 8007b54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b56:	4b81      	ldr	r3, [pc, #516]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d10f      	bne.n	8007b82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b62:	2300      	movs	r3, #0
 8007b64:	60bb      	str	r3, [r7, #8]
 8007b66:	4b7d      	ldr	r3, [pc, #500]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b6a:	4a7c      	ldr	r2, [pc, #496]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b72:	4b7a      	ldr	r3, [pc, #488]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b7a:	60bb      	str	r3, [r7, #8]
 8007b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b82:	4b77      	ldr	r3, [pc, #476]	@ (8007d60 <HAL_RCC_OscConfig+0x474>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d118      	bne.n	8007bc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007b8e:	4b74      	ldr	r3, [pc, #464]	@ (8007d60 <HAL_RCC_OscConfig+0x474>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a73      	ldr	r2, [pc, #460]	@ (8007d60 <HAL_RCC_OscConfig+0x474>)
 8007b94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b9a:	f7fb fe1d 	bl	80037d8 <HAL_GetTick>
 8007b9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ba0:	e008      	b.n	8007bb4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ba2:	f7fb fe19 	bl	80037d8 <HAL_GetTick>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	1ad3      	subs	r3, r2, r3
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d901      	bls.n	8007bb4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	e10c      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bb4:	4b6a      	ldr	r3, [pc, #424]	@ (8007d60 <HAL_RCC_OscConfig+0x474>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d0f0      	beq.n	8007ba2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d106      	bne.n	8007bd6 <HAL_RCC_OscConfig+0x2ea>
 8007bc8:	4b64      	ldr	r3, [pc, #400]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bcc:	4a63      	ldr	r2, [pc, #396]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007bce:	f043 0301 	orr.w	r3, r3, #1
 8007bd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bd4:	e01c      	b.n	8007c10 <HAL_RCC_OscConfig+0x324>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	2b05      	cmp	r3, #5
 8007bdc:	d10c      	bne.n	8007bf8 <HAL_RCC_OscConfig+0x30c>
 8007bde:	4b5f      	ldr	r3, [pc, #380]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007be2:	4a5e      	ldr	r2, [pc, #376]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007be4:	f043 0304 	orr.w	r3, r3, #4
 8007be8:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bea:	4b5c      	ldr	r3, [pc, #368]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bee:	4a5b      	ldr	r2, [pc, #364]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007bf0:	f043 0301 	orr.w	r3, r3, #1
 8007bf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bf6:	e00b      	b.n	8007c10 <HAL_RCC_OscConfig+0x324>
 8007bf8:	4b58      	ldr	r3, [pc, #352]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007bfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bfc:	4a57      	ldr	r2, [pc, #348]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007bfe:	f023 0301 	bic.w	r3, r3, #1
 8007c02:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c04:	4b55      	ldr	r3, [pc, #340]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c08:	4a54      	ldr	r2, [pc, #336]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007c0a:	f023 0304 	bic.w	r3, r3, #4
 8007c0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d015      	beq.n	8007c44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c18:	f7fb fdde 	bl	80037d8 <HAL_GetTick>
 8007c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c1e:	e00a      	b.n	8007c36 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c20:	f7fb fdda 	bl	80037d8 <HAL_GetTick>
 8007c24:	4602      	mov	r2, r0
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	1ad3      	subs	r3, r2, r3
 8007c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d901      	bls.n	8007c36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e0cb      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c36:	4b49      	ldr	r3, [pc, #292]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c3a:	f003 0302 	and.w	r3, r3, #2
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d0ee      	beq.n	8007c20 <HAL_RCC_OscConfig+0x334>
 8007c42:	e014      	b.n	8007c6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c44:	f7fb fdc8 	bl	80037d8 <HAL_GetTick>
 8007c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c4a:	e00a      	b.n	8007c62 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c4c:	f7fb fdc4 	bl	80037d8 <HAL_GetTick>
 8007c50:	4602      	mov	r2, r0
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	1ad3      	subs	r3, r2, r3
 8007c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d901      	bls.n	8007c62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007c5e:	2303      	movs	r3, #3
 8007c60:	e0b5      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c62:	4b3e      	ldr	r3, [pc, #248]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c66:	f003 0302 	and.w	r3, r3, #2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1ee      	bne.n	8007c4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007c6e:	7dfb      	ldrb	r3, [r7, #23]
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d105      	bne.n	8007c80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c74:	4b39      	ldr	r3, [pc, #228]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c78:	4a38      	ldr	r2, [pc, #224]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007c7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	699b      	ldr	r3, [r3, #24]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f000 80a1 	beq.w	8007dcc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007c8a:	4b34      	ldr	r3, [pc, #208]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	f003 030c 	and.w	r3, r3, #12
 8007c92:	2b08      	cmp	r3, #8
 8007c94:	d05c      	beq.n	8007d50 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	2b02      	cmp	r3, #2
 8007c9c:	d141      	bne.n	8007d22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c9e:	4b31      	ldr	r3, [pc, #196]	@ (8007d64 <HAL_RCC_OscConfig+0x478>)
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ca4:	f7fb fd98 	bl	80037d8 <HAL_GetTick>
 8007ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007caa:	e008      	b.n	8007cbe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cac:	f7fb fd94 	bl	80037d8 <HAL_GetTick>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	1ad3      	subs	r3, r2, r3
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	d901      	bls.n	8007cbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007cba:	2303      	movs	r3, #3
 8007cbc:	e087      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007cbe:	4b27      	ldr	r3, [pc, #156]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d1f0      	bne.n	8007cac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	69da      	ldr	r2, [r3, #28]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	431a      	orrs	r2, r3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd8:	019b      	lsls	r3, r3, #6
 8007cda:	431a      	orrs	r2, r3
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce0:	085b      	lsrs	r3, r3, #1
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	041b      	lsls	r3, r3, #16
 8007ce6:	431a      	orrs	r2, r3
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cec:	061b      	lsls	r3, r3, #24
 8007cee:	491b      	ldr	r1, [pc, #108]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8007d64 <HAL_RCC_OscConfig+0x478>)
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cfa:	f7fb fd6d 	bl	80037d8 <HAL_GetTick>
 8007cfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d00:	e008      	b.n	8007d14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d02:	f7fb fd69 	bl	80037d8 <HAL_GetTick>
 8007d06:	4602      	mov	r2, r0
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	1ad3      	subs	r3, r2, r3
 8007d0c:	2b02      	cmp	r3, #2
 8007d0e:	d901      	bls.n	8007d14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007d10:	2303      	movs	r3, #3
 8007d12:	e05c      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d14:	4b11      	ldr	r3, [pc, #68]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d0f0      	beq.n	8007d02 <HAL_RCC_OscConfig+0x416>
 8007d20:	e054      	b.n	8007dcc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d22:	4b10      	ldr	r3, [pc, #64]	@ (8007d64 <HAL_RCC_OscConfig+0x478>)
 8007d24:	2200      	movs	r2, #0
 8007d26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d28:	f7fb fd56 	bl	80037d8 <HAL_GetTick>
 8007d2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d2e:	e008      	b.n	8007d42 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d30:	f7fb fd52 	bl	80037d8 <HAL_GetTick>
 8007d34:	4602      	mov	r2, r0
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d901      	bls.n	8007d42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007d3e:	2303      	movs	r3, #3
 8007d40:	e045      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d42:	4b06      	ldr	r3, [pc, #24]	@ (8007d5c <HAL_RCC_OscConfig+0x470>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d1f0      	bne.n	8007d30 <HAL_RCC_OscConfig+0x444>
 8007d4e:	e03d      	b.n	8007dcc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d107      	bne.n	8007d68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e038      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
 8007d5c:	40023800 	.word	0x40023800
 8007d60:	40007000 	.word	0x40007000
 8007d64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007d68:	4b1b      	ldr	r3, [pc, #108]	@ (8007dd8 <HAL_RCC_OscConfig+0x4ec>)
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	699b      	ldr	r3, [r3, #24]
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d028      	beq.n	8007dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d121      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d11a      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007d92:	68fa      	ldr	r2, [r7, #12]
 8007d94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007d98:	4013      	ands	r3, r2
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007d9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d111      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dae:	085b      	lsrs	r3, r3, #1
 8007db0:	3b01      	subs	r3, #1
 8007db2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d107      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d001      	beq.n	8007dcc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e000      	b.n	8007dce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007dcc:	2300      	movs	r3, #0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3718      	adds	r7, #24
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}
 8007dd6:	bf00      	nop
 8007dd8:	40023800 	.word	0x40023800

08007ddc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b084      	sub	sp, #16
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d101      	bne.n	8007df0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e0cc      	b.n	8007f8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007df0:	4b68      	ldr	r3, [pc, #416]	@ (8007f94 <HAL_RCC_ClockConfig+0x1b8>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f003 0307 	and.w	r3, r3, #7
 8007df8:	683a      	ldr	r2, [r7, #0]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d90c      	bls.n	8007e18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dfe:	4b65      	ldr	r3, [pc, #404]	@ (8007f94 <HAL_RCC_ClockConfig+0x1b8>)
 8007e00:	683a      	ldr	r2, [r7, #0]
 8007e02:	b2d2      	uxtb	r2, r2
 8007e04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e06:	4b63      	ldr	r3, [pc, #396]	@ (8007f94 <HAL_RCC_ClockConfig+0x1b8>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 0307 	and.w	r3, r3, #7
 8007e0e:	683a      	ldr	r2, [r7, #0]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d001      	beq.n	8007e18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007e14:	2301      	movs	r3, #1
 8007e16:	e0b8      	b.n	8007f8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f003 0302 	and.w	r3, r3, #2
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d020      	beq.n	8007e66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 0304 	and.w	r3, r3, #4
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d005      	beq.n	8007e3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e30:	4b59      	ldr	r3, [pc, #356]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	4a58      	ldr	r2, [pc, #352]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007e36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007e3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 0308 	and.w	r3, r3, #8
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d005      	beq.n	8007e54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007e48:	4b53      	ldr	r3, [pc, #332]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	4a52      	ldr	r2, [pc, #328]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007e4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007e52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e54:	4b50      	ldr	r3, [pc, #320]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007e56:	689b      	ldr	r3, [r3, #8]
 8007e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	494d      	ldr	r1, [pc, #308]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007e62:	4313      	orrs	r3, r2
 8007e64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f003 0301 	and.w	r3, r3, #1
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d044      	beq.n	8007efc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d107      	bne.n	8007e8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e7a:	4b47      	ldr	r3, [pc, #284]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d119      	bne.n	8007eba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e07f      	b.n	8007f8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	d003      	beq.n	8007e9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007e96:	2b03      	cmp	r3, #3
 8007e98:	d107      	bne.n	8007eaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e9a:	4b3f      	ldr	r3, [pc, #252]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d109      	bne.n	8007eba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e06f      	b.n	8007f8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007eaa:	4b3b      	ldr	r3, [pc, #236]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f003 0302 	and.w	r3, r3, #2
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d101      	bne.n	8007eba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e067      	b.n	8007f8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007eba:	4b37      	ldr	r3, [pc, #220]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	f023 0203 	bic.w	r2, r3, #3
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	4934      	ldr	r1, [pc, #208]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ecc:	f7fb fc84 	bl	80037d8 <HAL_GetTick>
 8007ed0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ed2:	e00a      	b.n	8007eea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ed4:	f7fb fc80 	bl	80037d8 <HAL_GetTick>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	1ad3      	subs	r3, r2, r3
 8007ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d901      	bls.n	8007eea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	e04f      	b.n	8007f8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007eea:	4b2b      	ldr	r3, [pc, #172]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	f003 020c 	and.w	r2, r3, #12
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	009b      	lsls	r3, r3, #2
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d1eb      	bne.n	8007ed4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007efc:	4b25      	ldr	r3, [pc, #148]	@ (8007f94 <HAL_RCC_ClockConfig+0x1b8>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f003 0307 	and.w	r3, r3, #7
 8007f04:	683a      	ldr	r2, [r7, #0]
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d20c      	bcs.n	8007f24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f0a:	4b22      	ldr	r3, [pc, #136]	@ (8007f94 <HAL_RCC_ClockConfig+0x1b8>)
 8007f0c:	683a      	ldr	r2, [r7, #0]
 8007f0e:	b2d2      	uxtb	r2, r2
 8007f10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f12:	4b20      	ldr	r3, [pc, #128]	@ (8007f94 <HAL_RCC_ClockConfig+0x1b8>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f003 0307 	and.w	r3, r3, #7
 8007f1a:	683a      	ldr	r2, [r7, #0]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d001      	beq.n	8007f24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	e032      	b.n	8007f8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f003 0304 	and.w	r3, r3, #4
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d008      	beq.n	8007f42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f30:	4b19      	ldr	r3, [pc, #100]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	4916      	ldr	r1, [pc, #88]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 0308 	and.w	r3, r3, #8
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d009      	beq.n	8007f62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f4e:	4b12      	ldr	r3, [pc, #72]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	691b      	ldr	r3, [r3, #16]
 8007f5a:	00db      	lsls	r3, r3, #3
 8007f5c:	490e      	ldr	r1, [pc, #56]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007f62:	f000 f821 	bl	8007fa8 <HAL_RCC_GetSysClockFreq>
 8007f66:	4602      	mov	r2, r0
 8007f68:	4b0b      	ldr	r3, [pc, #44]	@ (8007f98 <HAL_RCC_ClockConfig+0x1bc>)
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	091b      	lsrs	r3, r3, #4
 8007f6e:	f003 030f 	and.w	r3, r3, #15
 8007f72:	490a      	ldr	r1, [pc, #40]	@ (8007f9c <HAL_RCC_ClockConfig+0x1c0>)
 8007f74:	5ccb      	ldrb	r3, [r1, r3]
 8007f76:	fa22 f303 	lsr.w	r3, r2, r3
 8007f7a:	4a09      	ldr	r2, [pc, #36]	@ (8007fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8007f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007f7e:	4b09      	ldr	r3, [pc, #36]	@ (8007fa4 <HAL_RCC_ClockConfig+0x1c8>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7fb f9f8 	bl	8003378 <HAL_InitTick>

  return HAL_OK;
 8007f88:	2300      	movs	r3, #0
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3710      	adds	r7, #16
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	40023c00 	.word	0x40023c00
 8007f98:	40023800 	.word	0x40023800
 8007f9c:	0801315c 	.word	0x0801315c
 8007fa0:	2000006c 	.word	0x2000006c
 8007fa4:	20000070 	.word	0x20000070

08007fa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007fa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fac:	b090      	sub	sp, #64	@ 0x40
 8007fae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007fc0:	4b59      	ldr	r3, [pc, #356]	@ (8008128 <HAL_RCC_GetSysClockFreq+0x180>)
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	f003 030c 	and.w	r3, r3, #12
 8007fc8:	2b08      	cmp	r3, #8
 8007fca:	d00d      	beq.n	8007fe8 <HAL_RCC_GetSysClockFreq+0x40>
 8007fcc:	2b08      	cmp	r3, #8
 8007fce:	f200 80a1 	bhi.w	8008114 <HAL_RCC_GetSysClockFreq+0x16c>
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d002      	beq.n	8007fdc <HAL_RCC_GetSysClockFreq+0x34>
 8007fd6:	2b04      	cmp	r3, #4
 8007fd8:	d003      	beq.n	8007fe2 <HAL_RCC_GetSysClockFreq+0x3a>
 8007fda:	e09b      	b.n	8008114 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007fdc:	4b53      	ldr	r3, [pc, #332]	@ (800812c <HAL_RCC_GetSysClockFreq+0x184>)
 8007fde:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007fe0:	e09b      	b.n	800811a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007fe2:	4b53      	ldr	r3, [pc, #332]	@ (8008130 <HAL_RCC_GetSysClockFreq+0x188>)
 8007fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007fe6:	e098      	b.n	800811a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007fe8:	4b4f      	ldr	r3, [pc, #316]	@ (8008128 <HAL_RCC_GetSysClockFreq+0x180>)
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ff0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007ff2:	4b4d      	ldr	r3, [pc, #308]	@ (8008128 <HAL_RCC_GetSysClockFreq+0x180>)
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d028      	beq.n	8008050 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ffe:	4b4a      	ldr	r3, [pc, #296]	@ (8008128 <HAL_RCC_GetSysClockFreq+0x180>)
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	099b      	lsrs	r3, r3, #6
 8008004:	2200      	movs	r2, #0
 8008006:	623b      	str	r3, [r7, #32]
 8008008:	627a      	str	r2, [r7, #36]	@ 0x24
 800800a:	6a3b      	ldr	r3, [r7, #32]
 800800c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008010:	2100      	movs	r1, #0
 8008012:	4b47      	ldr	r3, [pc, #284]	@ (8008130 <HAL_RCC_GetSysClockFreq+0x188>)
 8008014:	fb03 f201 	mul.w	r2, r3, r1
 8008018:	2300      	movs	r3, #0
 800801a:	fb00 f303 	mul.w	r3, r0, r3
 800801e:	4413      	add	r3, r2
 8008020:	4a43      	ldr	r2, [pc, #268]	@ (8008130 <HAL_RCC_GetSysClockFreq+0x188>)
 8008022:	fba0 1202 	umull	r1, r2, r0, r2
 8008026:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008028:	460a      	mov	r2, r1
 800802a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800802c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800802e:	4413      	add	r3, r2
 8008030:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008034:	2200      	movs	r2, #0
 8008036:	61bb      	str	r3, [r7, #24]
 8008038:	61fa      	str	r2, [r7, #28]
 800803a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800803e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008042:	f7f8 fc83 	bl	800094c <__aeabi_uldivmod>
 8008046:	4602      	mov	r2, r0
 8008048:	460b      	mov	r3, r1
 800804a:	4613      	mov	r3, r2
 800804c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800804e:	e053      	b.n	80080f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008050:	4b35      	ldr	r3, [pc, #212]	@ (8008128 <HAL_RCC_GetSysClockFreq+0x180>)
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	099b      	lsrs	r3, r3, #6
 8008056:	2200      	movs	r2, #0
 8008058:	613b      	str	r3, [r7, #16]
 800805a:	617a      	str	r2, [r7, #20]
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008062:	f04f 0b00 	mov.w	fp, #0
 8008066:	4652      	mov	r2, sl
 8008068:	465b      	mov	r3, fp
 800806a:	f04f 0000 	mov.w	r0, #0
 800806e:	f04f 0100 	mov.w	r1, #0
 8008072:	0159      	lsls	r1, r3, #5
 8008074:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008078:	0150      	lsls	r0, r2, #5
 800807a:	4602      	mov	r2, r0
 800807c:	460b      	mov	r3, r1
 800807e:	ebb2 080a 	subs.w	r8, r2, sl
 8008082:	eb63 090b 	sbc.w	r9, r3, fp
 8008086:	f04f 0200 	mov.w	r2, #0
 800808a:	f04f 0300 	mov.w	r3, #0
 800808e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008092:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008096:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800809a:	ebb2 0408 	subs.w	r4, r2, r8
 800809e:	eb63 0509 	sbc.w	r5, r3, r9
 80080a2:	f04f 0200 	mov.w	r2, #0
 80080a6:	f04f 0300 	mov.w	r3, #0
 80080aa:	00eb      	lsls	r3, r5, #3
 80080ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080b0:	00e2      	lsls	r2, r4, #3
 80080b2:	4614      	mov	r4, r2
 80080b4:	461d      	mov	r5, r3
 80080b6:	eb14 030a 	adds.w	r3, r4, sl
 80080ba:	603b      	str	r3, [r7, #0]
 80080bc:	eb45 030b 	adc.w	r3, r5, fp
 80080c0:	607b      	str	r3, [r7, #4]
 80080c2:	f04f 0200 	mov.w	r2, #0
 80080c6:	f04f 0300 	mov.w	r3, #0
 80080ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80080ce:	4629      	mov	r1, r5
 80080d0:	028b      	lsls	r3, r1, #10
 80080d2:	4621      	mov	r1, r4
 80080d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80080d8:	4621      	mov	r1, r4
 80080da:	028a      	lsls	r2, r1, #10
 80080dc:	4610      	mov	r0, r2
 80080de:	4619      	mov	r1, r3
 80080e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080e2:	2200      	movs	r2, #0
 80080e4:	60bb      	str	r3, [r7, #8]
 80080e6:	60fa      	str	r2, [r7, #12]
 80080e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80080ec:	f7f8 fc2e 	bl	800094c <__aeabi_uldivmod>
 80080f0:	4602      	mov	r2, r0
 80080f2:	460b      	mov	r3, r1
 80080f4:	4613      	mov	r3, r2
 80080f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80080f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008128 <HAL_RCC_GetSysClockFreq+0x180>)
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	0c1b      	lsrs	r3, r3, #16
 80080fe:	f003 0303 	and.w	r3, r3, #3
 8008102:	3301      	adds	r3, #1
 8008104:	005b      	lsls	r3, r3, #1
 8008106:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008108:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800810a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008110:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008112:	e002      	b.n	800811a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008114:	4b05      	ldr	r3, [pc, #20]	@ (800812c <HAL_RCC_GetSysClockFreq+0x184>)
 8008116:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008118:	bf00      	nop
    }
  }
  return sysclockfreq;
 800811a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800811c:	4618      	mov	r0, r3
 800811e:	3740      	adds	r7, #64	@ 0x40
 8008120:	46bd      	mov	sp, r7
 8008122:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008126:	bf00      	nop
 8008128:	40023800 	.word	0x40023800
 800812c:	00f42400 	.word	0x00f42400
 8008130:	017d7840 	.word	0x017d7840

08008134 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008134:	b480      	push	{r7}
 8008136:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008138:	4b03      	ldr	r3, [pc, #12]	@ (8008148 <HAL_RCC_GetHCLKFreq+0x14>)
 800813a:	681b      	ldr	r3, [r3, #0]
}
 800813c:	4618      	mov	r0, r3
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	2000006c 	.word	0x2000006c

0800814c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008150:	f7ff fff0 	bl	8008134 <HAL_RCC_GetHCLKFreq>
 8008154:	4602      	mov	r2, r0
 8008156:	4b05      	ldr	r3, [pc, #20]	@ (800816c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	0a9b      	lsrs	r3, r3, #10
 800815c:	f003 0307 	and.w	r3, r3, #7
 8008160:	4903      	ldr	r1, [pc, #12]	@ (8008170 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008162:	5ccb      	ldrb	r3, [r1, r3]
 8008164:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008168:	4618      	mov	r0, r3
 800816a:	bd80      	pop	{r7, pc}
 800816c:	40023800 	.word	0x40023800
 8008170:	0801316c 	.word	0x0801316c

08008174 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008178:	f7ff ffdc 	bl	8008134 <HAL_RCC_GetHCLKFreq>
 800817c:	4602      	mov	r2, r0
 800817e:	4b05      	ldr	r3, [pc, #20]	@ (8008194 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	0b5b      	lsrs	r3, r3, #13
 8008184:	f003 0307 	and.w	r3, r3, #7
 8008188:	4903      	ldr	r1, [pc, #12]	@ (8008198 <HAL_RCC_GetPCLK2Freq+0x24>)
 800818a:	5ccb      	ldrb	r3, [r1, r3]
 800818c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008190:	4618      	mov	r0, r3
 8008192:	bd80      	pop	{r7, pc}
 8008194:	40023800 	.word	0x40023800
 8008198:	0801316c 	.word	0x0801316c

0800819c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	220f      	movs	r2, #15
 80081aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80081ac:	4b12      	ldr	r3, [pc, #72]	@ (80081f8 <HAL_RCC_GetClockConfig+0x5c>)
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	f003 0203 	and.w	r2, r3, #3
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80081b8:	4b0f      	ldr	r3, [pc, #60]	@ (80081f8 <HAL_RCC_GetClockConfig+0x5c>)
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80081c4:	4b0c      	ldr	r3, [pc, #48]	@ (80081f8 <HAL_RCC_GetClockConfig+0x5c>)
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80081d0:	4b09      	ldr	r3, [pc, #36]	@ (80081f8 <HAL_RCC_GetClockConfig+0x5c>)
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	08db      	lsrs	r3, r3, #3
 80081d6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80081de:	4b07      	ldr	r3, [pc, #28]	@ (80081fc <HAL_RCC_GetClockConfig+0x60>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f003 0207 	and.w	r2, r3, #7
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	601a      	str	r2, [r3, #0]
}
 80081ea:	bf00      	nop
 80081ec:	370c      	adds	r7, #12
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	40023800 	.word	0x40023800
 80081fc:	40023c00 	.word	0x40023c00

08008200 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b082      	sub	sp, #8
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d101      	bne.n	8008212 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800820e:	2301      	movs	r3, #1
 8008210:	e022      	b.n	8008258 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008218:	b2db      	uxtb	r3, r3
 800821a:	2b00      	cmp	r3, #0
 800821c:	d105      	bne.n	800822a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f7fa ff1f 	bl	8003068 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2203      	movs	r2, #3
 800822e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 f814 	bl	8008260 <HAL_SD_InitCard>
 8008238:	4603      	mov	r3, r0
 800823a:	2b00      	cmp	r3, #0
 800823c:	d001      	beq.n	8008242 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	e00a      	b.n	8008258 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2201      	movs	r2, #1
 8008252:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008256:	2300      	movs	r3, #0
}
 8008258:	4618      	mov	r0, r3
 800825a:	3708      	adds	r7, #8
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008260:	b5b0      	push	{r4, r5, r7, lr}
 8008262:	b08e      	sub	sp, #56	@ 0x38
 8008264:	af04      	add	r7, sp, #16
 8008266:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008268:	2300      	movs	r3, #0
 800826a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800826c:	2300      	movs	r3, #0
 800826e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008270:	2300      	movs	r3, #0
 8008272:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008274:	2300      	movs	r3, #0
 8008276:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008278:	2300      	movs	r3, #0
 800827a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800827c:	2376      	movs	r3, #118	@ 0x76
 800827e:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681d      	ldr	r5, [r3, #0]
 8008284:	466c      	mov	r4, sp
 8008286:	f107 0318 	add.w	r3, r7, #24
 800828a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800828e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008292:	f107 030c 	add.w	r3, r7, #12
 8008296:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008298:	4628      	mov	r0, r5
 800829a:	f002 fddf 	bl	800ae5c <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800829e:	4b2a      	ldr	r3, [pc, #168]	@ (8008348 <HAL_SD_InitCard+0xe8>)
 80082a0:	2200      	movs	r2, #0
 80082a2:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4618      	mov	r0, r3
 80082aa:	f002 fe0f 	bl	800aecc <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80082ae:	4b26      	ldr	r3, [pc, #152]	@ (8008348 <HAL_SD_InitCard+0xe8>)
 80082b0:	2201      	movs	r2, #1
 80082b2:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80082b4:	2002      	movs	r0, #2
 80082b6:	f7fb fa9b 	bl	80037f0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 fe12 	bl	8008ee4 <SD_PowerON>
 80082c0:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80082c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d00b      	beq.n	80082e0 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2201      	movs	r2, #1
 80082cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d6:	431a      	orrs	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	e02e      	b.n	800833e <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 fd31 	bl	8008d48 <SD_InitCard>
 80082e6:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80082e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d00b      	beq.n	8008306 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2201      	movs	r2, #1
 80082f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fc:	431a      	orrs	r2, r3
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e01b      	b.n	800833e <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800830e:	4618      	mov	r0, r3
 8008310:	f002 fe6e 	bl	800aff0 <SDMMC_CmdBlockLength>
 8008314:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008318:	2b00      	cmp	r3, #0
 800831a:	d00f      	beq.n	800833c <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a0a      	ldr	r2, [pc, #40]	@ (800834c <HAL_SD_InitCard+0xec>)
 8008322:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800832a:	431a      	orrs	r2, r3
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	e000      	b.n	800833e <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3728      	adds	r7, #40	@ 0x28
 8008342:	46bd      	mov	sp, r7
 8008344:	bdb0      	pop	{r4, r5, r7, pc}
 8008346:	bf00      	nop
 8008348:	422580a0 	.word	0x422580a0
 800834c:	004005ff 	.word	0x004005ff

08008350 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b08c      	sub	sp, #48	@ 0x30
 8008354:	af00      	add	r7, sp, #0
 8008356:	60f8      	str	r0, [r7, #12]
 8008358:	60b9      	str	r1, [r7, #8]
 800835a:	607a      	str	r2, [r7, #4]
 800835c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d107      	bne.n	8008378 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800836c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008374:	2301      	movs	r3, #1
 8008376:	e0c0      	b.n	80084fa <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800837e:	b2db      	uxtb	r3, r3
 8008380:	2b01      	cmp	r3, #1
 8008382:	f040 80b9 	bne.w	80084f8 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800838c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	441a      	add	r2, r3
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008396:	429a      	cmp	r2, r3
 8008398:	d907      	bls.n	80083aa <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800839e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e0a7      	b.n	80084fa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2203      	movs	r2, #3
 80083ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2200      	movs	r2, #0
 80083b8:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	6812      	ldr	r2, [r2, #0]
 80083c4:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 80083c8:	f043 0302 	orr.w	r3, r3, #2
 80083cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d2:	4a4c      	ldr	r2, [pc, #304]	@ (8008504 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80083d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083da:	4a4b      	ldr	r2, [pc, #300]	@ (8008508 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80083dc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083e2:	2200      	movs	r2, #0
 80083e4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ea:	2200      	movs	r2, #0
 80083ec:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083fe:	689a      	ldr	r2, [r3, #8]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	430a      	orrs	r2, r1
 8008408:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	3380      	adds	r3, #128	@ 0x80
 8008414:	4619      	mov	r1, r3
 8008416:	68ba      	ldr	r2, [r7, #8]
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	025b      	lsls	r3, r3, #9
 800841c:	089b      	lsrs	r3, r3, #2
 800841e:	f7fb fb9b 	bl	8003b58 <HAL_DMA_Start_IT>
 8008422:	4603      	mov	r3, r0
 8008424:	2b00      	cmp	r3, #0
 8008426:	d017      	beq.n	8008458 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8008436:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a33      	ldr	r2, [pc, #204]	@ (800850c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800843e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008444:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	e050      	b.n	80084fa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8008458:	4b2d      	ldr	r3, [pc, #180]	@ (8008510 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800845a:	2201      	movs	r2, #1
 800845c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008462:	2b01      	cmp	r3, #1
 8008464:	d002      	beq.n	800846c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8008466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008468:	025b      	lsls	r3, r3, #9
 800846a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800846c:	f04f 33ff 	mov.w	r3, #4294967295
 8008470:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	025b      	lsls	r3, r3, #9
 8008476:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008478:	2390      	movs	r3, #144	@ 0x90
 800847a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800847c:	2302      	movs	r3, #2
 800847e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008480:	2300      	movs	r3, #0
 8008482:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8008484:	2301      	movs	r3, #1
 8008486:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f107 0210 	add.w	r2, r7, #16
 8008490:	4611      	mov	r1, r2
 8008492:	4618      	mov	r0, r3
 8008494:	f002 fd80 	bl	800af98 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	2b01      	cmp	r3, #1
 800849c:	d90a      	bls.n	80084b4 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2282      	movs	r2, #130	@ 0x82
 80084a2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084aa:	4618      	mov	r0, r3
 80084ac:	f002 fde4 	bl	800b078 <SDMMC_CmdReadMultiBlock>
 80084b0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80084b2:	e009      	b.n	80084c8 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2281      	movs	r2, #129	@ 0x81
 80084b8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084c0:	4618      	mov	r0, r3
 80084c2:	f002 fdb7 	bl	800b034 <SDMMC_CmdReadSingleBlock>
 80084c6:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80084c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d012      	beq.n	80084f4 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a0e      	ldr	r2, [pc, #56]	@ (800850c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80084d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084dc:	431a      	orrs	r2, r3
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2201      	movs	r2, #1
 80084e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2200      	movs	r2, #0
 80084ee:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	e002      	b.n	80084fa <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 80084f4:	2300      	movs	r3, #0
 80084f6:	e000      	b.n	80084fa <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 80084f8:	2302      	movs	r3, #2
  }
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3730      	adds	r7, #48	@ 0x30
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
 8008502:	bf00      	nop
 8008504:	08008c33 	.word	0x08008c33
 8008508:	08008ca5 	.word	0x08008ca5
 800850c:	004005ff 	.word	0x004005ff
 8008510:	4225858c 	.word	0x4225858c

08008514 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b08c      	sub	sp, #48	@ 0x30
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
 8008520:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d107      	bne.n	800853c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008530:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008538:	2301      	movs	r3, #1
 800853a:	e0c5      	b.n	80086c8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008542:	b2db      	uxtb	r3, r3
 8008544:	2b01      	cmp	r3, #1
 8008546:	f040 80be 	bne.w	80086c6 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2200      	movs	r2, #0
 800854e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008550:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	441a      	add	r2, r3
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800855a:	429a      	cmp	r2, r3
 800855c:	d907      	bls.n	800856e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008562:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e0ac      	b.n	80086c8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2203      	movs	r2, #3
 8008572:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	2200      	movs	r2, #0
 800857c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008584:	68fa      	ldr	r2, [r7, #12]
 8008586:	6812      	ldr	r2, [r2, #0]
 8008588:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 800858c:	f043 0302 	orr.w	r3, r3, #2
 8008590:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008596:	4a4e      	ldr	r2, [pc, #312]	@ (80086d0 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8008598:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800859e:	4a4d      	ldr	r2, [pc, #308]	@ (80086d4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 80085a0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085a6:	2200      	movs	r2, #0
 80085a8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d002      	beq.n	80085b8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 80085b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b4:	025b      	lsls	r3, r3, #9
 80085b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d90a      	bls.n	80085d4 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	22a0      	movs	r2, #160	@ 0xa0
 80085c2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085ca:	4618      	mov	r0, r3
 80085cc:	f002 fd98 	bl	800b100 <SDMMC_CmdWriteMultiBlock>
 80085d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80085d2:	e009      	b.n	80085e8 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2290      	movs	r2, #144	@ 0x90
 80085d8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085e0:	4618      	mov	r0, r3
 80085e2:	f002 fd6b 	bl	800b0bc <SDMMC_CmdWriteSingleBlock>
 80085e6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80085e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d012      	beq.n	8008614 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a39      	ldr	r2, [pc, #228]	@ (80086d8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80085f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085fc:	431a      	orrs	r2, r3
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2201      	movs	r2, #1
 8008606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2200      	movs	r2, #0
 800860e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8008610:	2301      	movs	r3, #1
 8008612:	e059      	b.n	80086c8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8008614:	4b31      	ldr	r3, [pc, #196]	@ (80086dc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8008616:	2201      	movs	r2, #1
 8008618:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800861e:	2240      	movs	r2, #64	@ 0x40
 8008620:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008632:	689a      	ldr	r2, [r3, #8]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	430a      	orrs	r2, r1
 800863c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008642:	68b9      	ldr	r1, [r7, #8]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	3380      	adds	r3, #128	@ 0x80
 800864a:	461a      	mov	r2, r3
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	025b      	lsls	r3, r3, #9
 8008650:	089b      	lsrs	r3, r3, #2
 8008652:	f7fb fa81 	bl	8003b58 <HAL_DMA_Start_IT>
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d01c      	beq.n	8008696 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008662:	68fa      	ldr	r2, [r7, #12]
 8008664:	6812      	ldr	r2, [r2, #0]
 8008666:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 800866a:	f023 0302 	bic.w	r3, r3, #2
 800866e:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a18      	ldr	r2, [pc, #96]	@ (80086d8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008676:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800867c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2200      	movs	r2, #0
 8008690:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e018      	b.n	80086c8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008696:	f04f 33ff 	mov.w	r3, #4294967295
 800869a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	025b      	lsls	r3, r3, #9
 80086a0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80086a2:	2390      	movs	r3, #144	@ 0x90
 80086a4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80086a6:	2300      	movs	r3, #0
 80086a8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80086aa:	2300      	movs	r3, #0
 80086ac:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80086ae:	2301      	movs	r3, #1
 80086b0:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f107 0210 	add.w	r2, r7, #16
 80086ba:	4611      	mov	r1, r2
 80086bc:	4618      	mov	r0, r3
 80086be:	f002 fc6b 	bl	800af98 <SDIO_ConfigData>

      return HAL_OK;
 80086c2:	2300      	movs	r3, #0
 80086c4:	e000      	b.n	80086c8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80086c6:	2302      	movs	r3, #2
  }
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3730      	adds	r7, #48	@ 0x30
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}
 80086d0:	08008c09 	.word	0x08008c09
 80086d4:	08008ca5 	.word	0x08008ca5
 80086d8:	004005ff 	.word	0x004005ff
 80086dc:	4225858c 	.word	0x4225858c

080086e0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80086e8:	bf00      	nop
 80086ea:	370c      	adds	r7, #12
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b083      	sub	sp, #12
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008702:	0f9b      	lsrs	r3, r3, #30
 8008704:	b2da      	uxtb	r2, r3
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800870e:	0e9b      	lsrs	r3, r3, #26
 8008710:	b2db      	uxtb	r3, r3
 8008712:	f003 030f 	and.w	r3, r3, #15
 8008716:	b2da      	uxtb	r2, r3
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008720:	0e1b      	lsrs	r3, r3, #24
 8008722:	b2db      	uxtb	r3, r3
 8008724:	f003 0303 	and.w	r3, r3, #3
 8008728:	b2da      	uxtb	r2, r3
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008732:	0c1b      	lsrs	r3, r3, #16
 8008734:	b2da      	uxtb	r2, r3
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800873e:	0a1b      	lsrs	r3, r3, #8
 8008740:	b2da      	uxtb	r2, r3
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800874a:	b2da      	uxtb	r2, r3
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008754:	0d1b      	lsrs	r3, r3, #20
 8008756:	b29a      	uxth	r2, r3
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008760:	0c1b      	lsrs	r3, r3, #16
 8008762:	b2db      	uxtb	r3, r3
 8008764:	f003 030f 	and.w	r3, r3, #15
 8008768:	b2da      	uxtb	r2, r3
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008772:	0bdb      	lsrs	r3, r3, #15
 8008774:	b2db      	uxtb	r3, r3
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	b2da      	uxtb	r2, r3
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008784:	0b9b      	lsrs	r3, r3, #14
 8008786:	b2db      	uxtb	r3, r3
 8008788:	f003 0301 	and.w	r3, r3, #1
 800878c:	b2da      	uxtb	r2, r3
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008796:	0b5b      	lsrs	r3, r3, #13
 8008798:	b2db      	uxtb	r3, r3
 800879a:	f003 0301 	and.w	r3, r3, #1
 800879e:	b2da      	uxtb	r2, r3
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087a8:	0b1b      	lsrs	r3, r3, #12
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	f003 0301 	and.w	r3, r3, #1
 80087b0:	b2da      	uxtb	r2, r3
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	2200      	movs	r2, #0
 80087ba:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d163      	bne.n	800888c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087c8:	009a      	lsls	r2, r3, #2
 80087ca:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80087ce:	4013      	ands	r3, r2
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80087d4:	0f92      	lsrs	r2, r2, #30
 80087d6:	431a      	orrs	r2, r3
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087e0:	0edb      	lsrs	r3, r3, #27
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	f003 0307 	and.w	r3, r3, #7
 80087e8:	b2da      	uxtb	r2, r3
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087f2:	0e1b      	lsrs	r3, r3, #24
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	f003 0307 	and.w	r3, r3, #7
 80087fa:	b2da      	uxtb	r2, r3
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008804:	0d5b      	lsrs	r3, r3, #21
 8008806:	b2db      	uxtb	r3, r3
 8008808:	f003 0307 	and.w	r3, r3, #7
 800880c:	b2da      	uxtb	r2, r3
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008816:	0c9b      	lsrs	r3, r3, #18
 8008818:	b2db      	uxtb	r3, r3
 800881a:	f003 0307 	and.w	r3, r3, #7
 800881e:	b2da      	uxtb	r2, r3
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008828:	0bdb      	lsrs	r3, r3, #15
 800882a:	b2db      	uxtb	r3, r3
 800882c:	f003 0307 	and.w	r3, r3, #7
 8008830:	b2da      	uxtb	r2, r3
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	691b      	ldr	r3, [r3, #16]
 800883a:	1c5a      	adds	r2, r3, #1
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	7e1b      	ldrb	r3, [r3, #24]
 8008844:	b2db      	uxtb	r3, r3
 8008846:	f003 0307 	and.w	r3, r3, #7
 800884a:	3302      	adds	r3, #2
 800884c:	2201      	movs	r2, #1
 800884e:	fa02 f303 	lsl.w	r3, r2, r3
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008856:	fb03 f202 	mul.w	r2, r3, r2
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	7a1b      	ldrb	r3, [r3, #8]
 8008862:	b2db      	uxtb	r3, r3
 8008864:	f003 030f 	and.w	r3, r3, #15
 8008868:	2201      	movs	r2, #1
 800886a:	409a      	lsls	r2, r3
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8008878:	0a52      	lsrs	r2, r2, #9
 800887a:	fb03 f202 	mul.w	r2, r3, r2
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008888:	661a      	str	r2, [r3, #96]	@ 0x60
 800888a:	e031      	b.n	80088f0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008890:	2b01      	cmp	r3, #1
 8008892:	d11d      	bne.n	80088d0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008898:	041b      	lsls	r3, r3, #16
 800889a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088a2:	0c1b      	lsrs	r3, r3, #16
 80088a4:	431a      	orrs	r2, r3
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	691b      	ldr	r3, [r3, #16]
 80088ae:	3301      	adds	r3, #1
 80088b0:	029a      	lsls	r2, r3, #10
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088c4:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	661a      	str	r2, [r3, #96]	@ 0x60
 80088ce:	e00f      	b.n	80088f0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a58      	ldr	r2, [pc, #352]	@ (8008a38 <HAL_SD_GetCardCSD+0x344>)
 80088d6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088dc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	e09d      	b.n	8008a2c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088f4:	0b9b      	lsrs	r3, r3, #14
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	b2da      	uxtb	r2, r3
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008906:	09db      	lsrs	r3, r3, #7
 8008908:	b2db      	uxtb	r3, r3
 800890a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800890e:	b2da      	uxtb	r2, r3
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008918:	b2db      	uxtb	r3, r3
 800891a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800891e:	b2da      	uxtb	r2, r3
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008928:	0fdb      	lsrs	r3, r3, #31
 800892a:	b2da      	uxtb	r2, r3
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008934:	0f5b      	lsrs	r3, r3, #29
 8008936:	b2db      	uxtb	r3, r3
 8008938:	f003 0303 	and.w	r3, r3, #3
 800893c:	b2da      	uxtb	r2, r3
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008946:	0e9b      	lsrs	r3, r3, #26
 8008948:	b2db      	uxtb	r3, r3
 800894a:	f003 0307 	and.w	r3, r3, #7
 800894e:	b2da      	uxtb	r2, r3
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008958:	0d9b      	lsrs	r3, r3, #22
 800895a:	b2db      	uxtb	r3, r3
 800895c:	f003 030f 	and.w	r3, r3, #15
 8008960:	b2da      	uxtb	r2, r3
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800896a:	0d5b      	lsrs	r3, r3, #21
 800896c:	b2db      	uxtb	r3, r3
 800896e:	f003 0301 	and.w	r3, r3, #1
 8008972:	b2da      	uxtb	r2, r3
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008986:	0c1b      	lsrs	r3, r3, #16
 8008988:	b2db      	uxtb	r3, r3
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	b2da      	uxtb	r2, r3
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800899a:	0bdb      	lsrs	r3, r3, #15
 800899c:	b2db      	uxtb	r3, r3
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	b2da      	uxtb	r2, r3
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089ae:	0b9b      	lsrs	r3, r3, #14
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	f003 0301 	and.w	r3, r3, #1
 80089b6:	b2da      	uxtb	r2, r3
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089c2:	0b5b      	lsrs	r3, r3, #13
 80089c4:	b2db      	uxtb	r3, r3
 80089c6:	f003 0301 	and.w	r3, r3, #1
 80089ca:	b2da      	uxtb	r2, r3
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089d6:	0b1b      	lsrs	r3, r3, #12
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	f003 0301 	and.w	r3, r3, #1
 80089de:	b2da      	uxtb	r2, r3
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089ea:	0a9b      	lsrs	r3, r3, #10
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	f003 0303 	and.w	r3, r3, #3
 80089f2:	b2da      	uxtb	r2, r3
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089fe:	0a1b      	lsrs	r3, r3, #8
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	f003 0303 	and.w	r3, r3, #3
 8008a06:	b2da      	uxtb	r2, r3
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a12:	085b      	lsrs	r3, r3, #1
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	2201      	movs	r2, #1
 8008a26:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	370c      	adds	r7, #12
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr
 8008a38:	004005ff 	.word	0x004005ff

08008a3c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b083      	sub	sp, #12
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008a86:	2300      	movs	r3, #0
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008a94:	b5b0      	push	{r4, r5, r7, lr}
 8008a96:	b08e      	sub	sp, #56	@ 0x38
 8008a98:	af04      	add	r7, sp, #16
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2203      	movs	r2, #3
 8008aa8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ab0:	2b03      	cmp	r3, #3
 8008ab2:	d02e      	beq.n	8008b12 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aba:	d106      	bne.n	8008aca <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	639a      	str	r2, [r3, #56]	@ 0x38
 8008ac8:	e029      	b.n	8008b1e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ad0:	d10a      	bne.n	8008ae8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 fabc 	bl	8009050 <SD_WideBus_Enable>
 8008ad8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ade:	6a3b      	ldr	r3, [r7, #32]
 8008ae0:	431a      	orrs	r2, r3
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	639a      	str	r2, [r3, #56]	@ 0x38
 8008ae6:	e01a      	b.n	8008b1e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d10a      	bne.n	8008b04 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f000 faf9 	bl	80090e6 <SD_WideBus_Disable>
 8008af4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008afa:	6a3b      	ldr	r3, [r7, #32]
 8008afc:	431a      	orrs	r2, r3
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	639a      	str	r2, [r3, #56]	@ 0x38
 8008b02:	e00c      	b.n	8008b1e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b08:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008b10:	e005      	b.n	8008b1e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b16:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d00b      	beq.n	8008b3e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	4a26      	ldr	r2, [pc, #152]	@ (8008bc4 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008b2c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2201      	movs	r2, #1
 8008b32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008b3c:	e01f      	b.n	8008b7e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	695b      	ldr	r3, [r3, #20]
 8008b58:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	699b      	ldr	r3, [r3, #24]
 8008b5e:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681d      	ldr	r5, [r3, #0]
 8008b64:	466c      	mov	r4, sp
 8008b66:	f107 0314 	add.w	r3, r7, #20
 8008b6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008b6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008b72:	f107 0308 	add.w	r3, r7, #8
 8008b76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008b78:	4628      	mov	r0, r5
 8008b7a:	f002 f96f 	bl	800ae5c <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008b86:	4618      	mov	r0, r3
 8008b88:	f002 fa32 	bl	800aff0 <SDMMC_CmdBlockLength>
 8008b8c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008b8e:	6a3b      	ldr	r3, [r7, #32]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00c      	beq.n	8008bae <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a0a      	ldr	r2, [pc, #40]	@ (8008bc4 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008b9a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ba0:	6a3b      	ldr	r3, [r7, #32]
 8008ba2:	431a      	orrs	r2, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8008bb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3728      	adds	r7, #40	@ 0x28
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bdb0      	pop	{r4, r5, r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	004005ff 	.word	0x004005ff

08008bc8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b086      	sub	sp, #24
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008bd4:	f107 030c 	add.w	r3, r7, #12
 8008bd8:	4619      	mov	r1, r3
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 fa10 	bl	8009000 <SD_SendStatus>
 8008be0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d005      	beq.n	8008bf4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	431a      	orrs	r2, r3
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	0a5b      	lsrs	r3, r3, #9
 8008bf8:	f003 030f 	and.w	r3, r3, #15
 8008bfc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008bfe:	693b      	ldr	r3, [r7, #16]
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3718      	adds	r7, #24
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}

08008c08 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c14:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c24:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8008c26:	bf00      	nop
 8008c28:	3714      	adds	r7, #20
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr

08008c32 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b084      	sub	sp, #16
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c3e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c44:	2b82      	cmp	r3, #130	@ 0x82
 8008c46:	d111      	bne.n	8008c6c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f002 fa79 	bl	800b144 <SDMMC_CmdStopTransfer>
 8008c52:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d008      	beq.n	8008c6c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	431a      	orrs	r2, r3
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8008c66:	68f8      	ldr	r0, [r7, #12]
 8008c68:	f7ff fd3a 	bl	80086e0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f022 0208 	bic.w	r2, r2, #8
 8008c7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008c84:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2201      	movs	r2, #1
 8008c8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2200      	movs	r2, #0
 8008c92:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008c94:	68f8      	ldr	r0, [r7, #12]
 8008c96:	f002 fed5 	bl	800ba44 <HAL_SD_RxCpltCallback>
#endif
}
 8008c9a:	bf00      	nop
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
	...

08008ca4 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b086      	sub	sp, #24
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cb0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f7fb f9d2 	bl	800405c <HAL_DMA_GetError>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d03e      	beq.n	8008d3c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cc4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ccc:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d002      	beq.n	8008cda <SD_DMAError+0x36>
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d12d      	bne.n	8008d36 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4a19      	ldr	r2, [pc, #100]	@ (8008d44 <SD_DMAError+0xa0>)
 8008ce0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8008cf0:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8008cfe:	6978      	ldr	r0, [r7, #20]
 8008d00:	f7ff ff62 	bl	8008bc8 <HAL_SD_GetCardState>
 8008d04:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	2b06      	cmp	r3, #6
 8008d0a:	d002      	beq.n	8008d12 <SD_DMAError+0x6e>
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	2b05      	cmp	r3, #5
 8008d10:	d10a      	bne.n	8008d28 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4618      	mov	r0, r3
 8008d18:	f002 fa14 	bl	800b144 <SDMMC_CmdStopTransfer>
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d22:	431a      	orrs	r2, r3
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	2200      	movs	r2, #0
 8008d34:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8008d36:	6978      	ldr	r0, [r7, #20]
 8008d38:	f7ff fcd2 	bl	80086e0 <HAL_SD_ErrorCallback>
#endif
  }
}
 8008d3c:	bf00      	nop
 8008d3e:	3718      	adds	r7, #24
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}
 8008d44:	004005ff 	.word	0x004005ff

08008d48 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008d48:	b5b0      	push	{r4, r5, r7, lr}
 8008d4a:	b094      	sub	sp, #80	@ 0x50
 8008d4c:	af04      	add	r7, sp, #16
 8008d4e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008d50:	2301      	movs	r3, #1
 8008d52:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f002 f8c5 	bl	800aee8 <SDIO_GetPowerState>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d102      	bne.n	8008d6a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008d64:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008d68:	e0b8      	b.n	8008edc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d6e:	2b03      	cmp	r3, #3
 8008d70:	d02f      	beq.n	8008dd2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4618      	mov	r0, r3
 8008d78:	f002 faee 	bl	800b358 <SDMMC_CmdSendCID>
 8008d7c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d001      	beq.n	8008d88 <SD_InitCard+0x40>
    {
      return errorstate;
 8008d84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d86:	e0a9      	b.n	8008edc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2100      	movs	r1, #0
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f002 f8ef 	bl	800af72 <SDIO_GetResponse>
 8008d94:	4602      	mov	r2, r0
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2104      	movs	r1, #4
 8008da0:	4618      	mov	r0, r3
 8008da2:	f002 f8e6 	bl	800af72 <SDIO_GetResponse>
 8008da6:	4602      	mov	r2, r0
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2108      	movs	r1, #8
 8008db2:	4618      	mov	r0, r3
 8008db4:	f002 f8dd 	bl	800af72 <SDIO_GetResponse>
 8008db8:	4602      	mov	r2, r0
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	210c      	movs	r1, #12
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f002 f8d4 	bl	800af72 <SDIO_GetResponse>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dd6:	2b03      	cmp	r3, #3
 8008dd8:	d00d      	beq.n	8008df6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f107 020e 	add.w	r2, r7, #14
 8008de2:	4611      	mov	r1, r2
 8008de4:	4618      	mov	r0, r3
 8008de6:	f002 faf4 	bl	800b3d2 <SDMMC_CmdSetRelAdd>
 8008dea:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d001      	beq.n	8008df6 <SD_InitCard+0xae>
    {
      return errorstate;
 8008df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008df4:	e072      	b.n	8008edc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	d036      	beq.n	8008e6c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008dfe:	89fb      	ldrh	r3, [r7, #14]
 8008e00:	461a      	mov	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e0e:	041b      	lsls	r3, r3, #16
 8008e10:	4619      	mov	r1, r3
 8008e12:	4610      	mov	r0, r2
 8008e14:	f002 fabe 	bl	800b394 <SDMMC_CmdSendCSD>
 8008e18:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d001      	beq.n	8008e24 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008e20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e22:	e05b      	b.n	8008edc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2100      	movs	r1, #0
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f002 f8a1 	bl	800af72 <SDIO_GetResponse>
 8008e30:	4602      	mov	r2, r0
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2104      	movs	r1, #4
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f002 f898 	bl	800af72 <SDIO_GetResponse>
 8008e42:	4602      	mov	r2, r0
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	2108      	movs	r1, #8
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f002 f88f 	bl	800af72 <SDIO_GetResponse>
 8008e54:	4602      	mov	r2, r0
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	210c      	movs	r1, #12
 8008e60:	4618      	mov	r0, r3
 8008e62:	f002 f886 	bl	800af72 <SDIO_GetResponse>
 8008e66:	4602      	mov	r2, r0
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	2104      	movs	r1, #4
 8008e72:	4618      	mov	r0, r3
 8008e74:	f002 f87d 	bl	800af72 <SDIO_GetResponse>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	0d1a      	lsrs	r2, r3, #20
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008e80:	f107 0310 	add.w	r3, r7, #16
 8008e84:	4619      	mov	r1, r3
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f7ff fc34 	bl	80086f4 <HAL_SD_GetCardCSD>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d002      	beq.n	8008e98 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e92:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008e96:	e021      	b.n	8008edc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6819      	ldr	r1, [r3, #0]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ea0:	041b      	lsls	r3, r3, #16
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	461c      	mov	r4, r3
 8008ea6:	4615      	mov	r5, r2
 8008ea8:	4622      	mov	r2, r4
 8008eaa:	462b      	mov	r3, r5
 8008eac:	4608      	mov	r0, r1
 8008eae:	f002 f96b 	bl	800b188 <SDMMC_CmdSelDesel>
 8008eb2:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d001      	beq.n	8008ebe <SD_InitCard+0x176>
  {
    return errorstate;
 8008eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ebc:	e00e      	b.n	8008edc <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681d      	ldr	r5, [r3, #0]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	466c      	mov	r4, sp
 8008ec6:	f103 0210 	add.w	r2, r3, #16
 8008eca:	ca07      	ldmia	r2, {r0, r1, r2}
 8008ecc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008ed0:	3304      	adds	r3, #4
 8008ed2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	f001 ffc1 	bl	800ae5c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008eda:	2300      	movs	r3, #0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3740      	adds	r7, #64	@ 0x40
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bdb0      	pop	{r4, r5, r7, pc}

08008ee4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b086      	sub	sp, #24
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008eec:	2300      	movs	r3, #0
 8008eee:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	617b      	str	r3, [r7, #20]
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4618      	mov	r0, r3
 8008efe:	f002 f966 	bl	800b1ce <SDMMC_CmdGoIdleState>
 8008f02:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d001      	beq.n	8008f0e <SD_PowerON+0x2a>
  {
    return errorstate;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	e072      	b.n	8008ff4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4618      	mov	r0, r3
 8008f14:	f002 f979 	bl	800b20a <SDMMC_CmdOperCond>
 8008f18:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d00d      	beq.n	8008f3c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f002 f94f 	bl	800b1ce <SDMMC_CmdGoIdleState>
 8008f30:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d004      	beq.n	8008f42 <SD_PowerON+0x5e>
    {
      return errorstate;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	e05b      	b.n	8008ff4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2201      	movs	r2, #1
 8008f40:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f46:	2b01      	cmp	r3, #1
 8008f48:	d137      	bne.n	8008fba <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	2100      	movs	r1, #0
 8008f50:	4618      	mov	r0, r3
 8008f52:	f002 f979 	bl	800b248 <SDMMC_CmdAppCommand>
 8008f56:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d02d      	beq.n	8008fba <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008f5e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008f62:	e047      	b.n	8008ff4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2100      	movs	r1, #0
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f002 f96c 	bl	800b248 <SDMMC_CmdAppCommand>
 8008f70:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d001      	beq.n	8008f7c <SD_PowerON+0x98>
    {
      return errorstate;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	e03b      	b.n	8008ff4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	491e      	ldr	r1, [pc, #120]	@ (8008ffc <SD_PowerON+0x118>)
 8008f82:	4618      	mov	r0, r3
 8008f84:	f002 f982 	bl	800b28c <SDMMC_CmdAppOperCommand>
 8008f88:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d002      	beq.n	8008f96 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008f90:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008f94:	e02e      	b.n	8008ff4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f001 ffe8 	bl	800af72 <SDIO_GetResponse>
 8008fa2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	0fdb      	lsrs	r3, r3, #31
 8008fa8:	2b01      	cmp	r3, #1
 8008faa:	d101      	bne.n	8008fb0 <SD_PowerON+0xcc>
 8008fac:	2301      	movs	r3, #1
 8008fae:	e000      	b.n	8008fb2 <SD_PowerON+0xce>
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	613b      	str	r3, [r7, #16]

    count++;
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	3301      	adds	r3, #1
 8008fb8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d802      	bhi.n	8008fca <SD_PowerON+0xe6>
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d0cc      	beq.n	8008f64 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d902      	bls.n	8008fda <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008fd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008fd8:	e00c      	b.n	8008ff4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d003      	beq.n	8008fec <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	645a      	str	r2, [r3, #68]	@ 0x44
 8008fea:	e002      	b.n	8008ff2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008ff2:	2300      	movs	r3, #0
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3718      	adds	r7, #24
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}
 8008ffc:	c1100000 	.word	0xc1100000

08009000 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d102      	bne.n	8009016 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009010:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009014:	e018      	b.n	8009048 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800901e:	041b      	lsls	r3, r3, #16
 8009020:	4619      	mov	r1, r3
 8009022:	4610      	mov	r0, r2
 8009024:	f002 f9f6 	bl	800b414 <SDMMC_CmdSendStatus>
 8009028:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d001      	beq.n	8009034 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	e009      	b.n	8009048 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	2100      	movs	r1, #0
 800903a:	4618      	mov	r0, r3
 800903c:	f001 ff99 	bl	800af72 <SDIO_GetResponse>
 8009040:	4602      	mov	r2, r0
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3710      	adds	r7, #16
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b086      	sub	sp, #24
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009058:	2300      	movs	r3, #0
 800905a:	60fb      	str	r3, [r7, #12]
 800905c:	2300      	movs	r3, #0
 800905e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2100      	movs	r1, #0
 8009066:	4618      	mov	r0, r3
 8009068:	f001 ff83 	bl	800af72 <SDIO_GetResponse>
 800906c:	4603      	mov	r3, r0
 800906e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009072:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009076:	d102      	bne.n	800907e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009078:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800907c:	e02f      	b.n	80090de <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800907e:	f107 030c 	add.w	r3, r7, #12
 8009082:	4619      	mov	r1, r3
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f000 f879 	bl	800917c <SD_FindSCR>
 800908a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d001      	beq.n	8009096 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	e023      	b.n	80090de <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800909c:	2b00      	cmp	r3, #0
 800909e:	d01c      	beq.n	80090da <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090a8:	041b      	lsls	r3, r3, #16
 80090aa:	4619      	mov	r1, r3
 80090ac:	4610      	mov	r0, r2
 80090ae:	f002 f8cb 	bl	800b248 <SDMMC_CmdAppCommand>
 80090b2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d001      	beq.n	80090be <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	e00f      	b.n	80090de <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	2102      	movs	r1, #2
 80090c4:	4618      	mov	r0, r3
 80090c6:	f002 f904 	bl	800b2d2 <SDMMC_CmdBusWidth>
 80090ca:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d001      	beq.n	80090d6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	e003      	b.n	80090de <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80090d6:	2300      	movs	r3, #0
 80090d8:	e001      	b.n	80090de <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80090da:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80090de:	4618      	mov	r0, r3
 80090e0:	3718      	adds	r7, #24
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}

080090e6 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80090e6:	b580      	push	{r7, lr}
 80090e8:	b086      	sub	sp, #24
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80090ee:	2300      	movs	r3, #0
 80090f0:	60fb      	str	r3, [r7, #12]
 80090f2:	2300      	movs	r3, #0
 80090f4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	2100      	movs	r1, #0
 80090fc:	4618      	mov	r0, r3
 80090fe:	f001 ff38 	bl	800af72 <SDIO_GetResponse>
 8009102:	4603      	mov	r3, r0
 8009104:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009108:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800910c:	d102      	bne.n	8009114 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800910e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009112:	e02f      	b.n	8009174 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009114:	f107 030c 	add.w	r3, r7, #12
 8009118:	4619      	mov	r1, r3
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f000 f82e 	bl	800917c <SD_FindSCR>
 8009120:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d001      	beq.n	800912c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	e023      	b.n	8009174 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009132:	2b00      	cmp	r3, #0
 8009134:	d01c      	beq.n	8009170 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800913e:	041b      	lsls	r3, r3, #16
 8009140:	4619      	mov	r1, r3
 8009142:	4610      	mov	r0, r2
 8009144:	f002 f880 	bl	800b248 <SDMMC_CmdAppCommand>
 8009148:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d001      	beq.n	8009154 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	e00f      	b.n	8009174 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	2100      	movs	r1, #0
 800915a:	4618      	mov	r0, r3
 800915c:	f002 f8b9 	bl	800b2d2 <SDMMC_CmdBusWidth>
 8009160:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d001      	beq.n	800916c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	e003      	b.n	8009174 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800916c:	2300      	movs	r3, #0
 800916e:	e001      	b.n	8009174 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009170:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009174:	4618      	mov	r0, r3
 8009176:	3718      	adds	r7, #24
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}

0800917c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800917c:	b590      	push	{r4, r7, lr}
 800917e:	b08f      	sub	sp, #60	@ 0x3c
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009186:	f7fa fb27 	bl	80037d8 <HAL_GetTick>
 800918a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800918c:	2300      	movs	r3, #0
 800918e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009190:	2300      	movs	r3, #0
 8009192:	60bb      	str	r3, [r7, #8]
 8009194:	2300      	movs	r3, #0
 8009196:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2108      	movs	r1, #8
 80091a2:	4618      	mov	r0, r3
 80091a4:	f001 ff24 	bl	800aff0 <SDMMC_CmdBlockLength>
 80091a8:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80091aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d001      	beq.n	80091b4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80091b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091b2:	e0b9      	b.n	8009328 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091bc:	041b      	lsls	r3, r3, #16
 80091be:	4619      	mov	r1, r3
 80091c0:	4610      	mov	r0, r2
 80091c2:	f002 f841 	bl	800b248 <SDMMC_CmdAppCommand>
 80091c6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80091c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d001      	beq.n	80091d2 <SD_FindSCR+0x56>
  {
    return errorstate;
 80091ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091d0:	e0aa      	b.n	8009328 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80091d2:	f04f 33ff 	mov.w	r3, #4294967295
 80091d6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80091d8:	2308      	movs	r3, #8
 80091da:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80091dc:	2330      	movs	r3, #48	@ 0x30
 80091de:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80091e0:	2302      	movs	r3, #2
 80091e2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80091e4:	2300      	movs	r3, #0
 80091e6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80091e8:	2301      	movs	r3, #1
 80091ea:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f107 0210 	add.w	r2, r7, #16
 80091f4:	4611      	mov	r1, r2
 80091f6:	4618      	mov	r0, r3
 80091f8:	f001 fece 	bl	800af98 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4618      	mov	r0, r3
 8009202:	f002 f888 	bl	800b316 <SDMMC_CmdSendSCR>
 8009206:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800920a:	2b00      	cmp	r3, #0
 800920c:	d02a      	beq.n	8009264 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800920e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009210:	e08a      	b.n	8009328 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009218:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800921c:	2b00      	cmp	r3, #0
 800921e:	d00f      	beq.n	8009240 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6819      	ldr	r1, [r3, #0]
 8009224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009226:	009b      	lsls	r3, r3, #2
 8009228:	f107 0208 	add.w	r2, r7, #8
 800922c:	18d4      	adds	r4, r2, r3
 800922e:	4608      	mov	r0, r1
 8009230:	f001 fe3f 	bl	800aeb2 <SDIO_ReadFIFO>
 8009234:	4603      	mov	r3, r0
 8009236:	6023      	str	r3, [r4, #0]
      index++;
 8009238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800923a:	3301      	adds	r3, #1
 800923c:	637b      	str	r3, [r7, #52]	@ 0x34
 800923e:	e006      	b.n	800924e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009246:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800924a:	2b00      	cmp	r3, #0
 800924c:	d012      	beq.n	8009274 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800924e:	f7fa fac3 	bl	80037d8 <HAL_GetTick>
 8009252:	4602      	mov	r2, r0
 8009254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009256:	1ad3      	subs	r3, r2, r3
 8009258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800925c:	d102      	bne.n	8009264 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800925e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009262:	e061      	b.n	8009328 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800926a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800926e:	2b00      	cmp	r3, #0
 8009270:	d0cf      	beq.n	8009212 <SD_FindSCR+0x96>
 8009272:	e000      	b.n	8009276 <SD_FindSCR+0xfa>
      break;
 8009274:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800927c:	f003 0308 	and.w	r3, r3, #8
 8009280:	2b00      	cmp	r3, #0
 8009282:	d106      	bne.n	8009292 <SD_FindSCR+0x116>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800928a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800928e:	2b00      	cmp	r3, #0
 8009290:	d005      	beq.n	800929e <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	2208      	movs	r2, #8
 8009298:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800929a:	2308      	movs	r3, #8
 800929c:	e044      	b.n	8009328 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092a4:	f003 0302 	and.w	r3, r3, #2
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d005      	beq.n	80092b8 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	2202      	movs	r2, #2
 80092b2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80092b4:	2302      	movs	r3, #2
 80092b6:	e037      	b.n	8009328 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092be:	f003 0320 	and.w	r3, r3, #32
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d005      	beq.n	80092d2 <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2220      	movs	r2, #32
 80092cc:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80092ce:	2320      	movs	r3, #32
 80092d0:	e02a      	b.n	8009328 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f240 523a 	movw	r2, #1338	@ 0x53a
 80092da:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	061a      	lsls	r2, r3, #24
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	021b      	lsls	r3, r3, #8
 80092e4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80092e8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	0a1b      	lsrs	r3, r3, #8
 80092ee:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80092f2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	0e1b      	lsrs	r3, r3, #24
 80092f8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80092fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092fc:	601a      	str	r2, [r3, #0]
    scr++;
 80092fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009300:	3304      	adds	r3, #4
 8009302:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	061a      	lsls	r2, r3, #24
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	021b      	lsls	r3, r3, #8
 800930c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009310:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	0a1b      	lsrs	r3, r3, #8
 8009316:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800931a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	0e1b      	lsrs	r3, r3, #24
 8009320:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009324:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009326:	2300      	movs	r3, #0
}
 8009328:	4618      	mov	r0, r3
 800932a:	373c      	adds	r7, #60	@ 0x3c
 800932c:	46bd      	mov	sp, r7
 800932e:	bd90      	pop	{r4, r7, pc}

08009330 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d101      	bne.n	8009342 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e07b      	b.n	800943a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009346:	2b00      	cmp	r3, #0
 8009348:	d108      	bne.n	800935c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	685b      	ldr	r3, [r3, #4]
 800934e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009352:	d009      	beq.n	8009368 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	61da      	str	r2, [r3, #28]
 800935a:	e005      	b.n	8009368 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2200      	movs	r2, #0
 8009366:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009374:	b2db      	uxtb	r3, r3
 8009376:	2b00      	cmp	r3, #0
 8009378:	d106      	bne.n	8009388 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7f9 ff58 	bl	8003238 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2202      	movs	r2, #2
 800938c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800939e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80093b0:	431a      	orrs	r2, r3
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	68db      	ldr	r3, [r3, #12]
 80093b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093ba:	431a      	orrs	r2, r3
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	691b      	ldr	r3, [r3, #16]
 80093c0:	f003 0302 	and.w	r3, r3, #2
 80093c4:	431a      	orrs	r2, r3
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	695b      	ldr	r3, [r3, #20]
 80093ca:	f003 0301 	and.w	r3, r3, #1
 80093ce:	431a      	orrs	r2, r3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	699b      	ldr	r3, [r3, #24]
 80093d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093d8:	431a      	orrs	r2, r3
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	69db      	ldr	r3, [r3, #28]
 80093de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80093e2:	431a      	orrs	r2, r3
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6a1b      	ldr	r3, [r3, #32]
 80093e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093ec:	ea42 0103 	orr.w	r1, r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093f4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	430a      	orrs	r2, r1
 80093fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	699b      	ldr	r3, [r3, #24]
 8009404:	0c1b      	lsrs	r3, r3, #16
 8009406:	f003 0104 	and.w	r1, r3, #4
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800940e:	f003 0210 	and.w	r2, r3, #16
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	430a      	orrs	r2, r1
 8009418:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	69da      	ldr	r2, [r3, #28]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009428:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009438:	2300      	movs	r3, #0
}
 800943a:	4618      	mov	r0, r3
 800943c:	3708      	adds	r7, #8
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}

08009442 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009442:	b580      	push	{r7, lr}
 8009444:	b088      	sub	sp, #32
 8009446:	af00      	add	r7, sp, #0
 8009448:	60f8      	str	r0, [r7, #12]
 800944a:	60b9      	str	r1, [r7, #8]
 800944c:	603b      	str	r3, [r7, #0]
 800944e:	4613      	mov	r3, r2
 8009450:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009452:	f7fa f9c1 	bl	80037d8 <HAL_GetTick>
 8009456:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009458:	88fb      	ldrh	r3, [r7, #6]
 800945a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009462:	b2db      	uxtb	r3, r3
 8009464:	2b01      	cmp	r3, #1
 8009466:	d001      	beq.n	800946c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009468:	2302      	movs	r3, #2
 800946a:	e12a      	b.n	80096c2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d002      	beq.n	8009478 <HAL_SPI_Transmit+0x36>
 8009472:	88fb      	ldrh	r3, [r7, #6]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d101      	bne.n	800947c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009478:	2301      	movs	r3, #1
 800947a:	e122      	b.n	80096c2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009482:	2b01      	cmp	r3, #1
 8009484:	d101      	bne.n	800948a <HAL_SPI_Transmit+0x48>
 8009486:	2302      	movs	r3, #2
 8009488:	e11b      	b.n	80096c2 <HAL_SPI_Transmit+0x280>
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2201      	movs	r2, #1
 800948e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2203      	movs	r2, #3
 8009496:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	2200      	movs	r2, #0
 800949e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	68ba      	ldr	r2, [r7, #8]
 80094a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	88fa      	ldrh	r2, [r7, #6]
 80094aa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	88fa      	ldrh	r2, [r7, #6]
 80094b0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2200      	movs	r2, #0
 80094b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	2200      	movs	r2, #0
 80094bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2200      	movs	r2, #0
 80094c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	2200      	movs	r2, #0
 80094c8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	2200      	movs	r2, #0
 80094ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094d8:	d10f      	bne.n	80094fa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	681a      	ldr	r2, [r3, #0]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80094e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	681a      	ldr	r2, [r3, #0]
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80094f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009504:	2b40      	cmp	r3, #64	@ 0x40
 8009506:	d007      	beq.n	8009518 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009516:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	68db      	ldr	r3, [r3, #12]
 800951c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009520:	d152      	bne.n	80095c8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d002      	beq.n	8009530 <HAL_SPI_Transmit+0xee>
 800952a:	8b7b      	ldrh	r3, [r7, #26]
 800952c:	2b01      	cmp	r3, #1
 800952e:	d145      	bne.n	80095bc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009534:	881a      	ldrh	r2, [r3, #0]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009540:	1c9a      	adds	r2, r3, #2
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800954a:	b29b      	uxth	r3, r3
 800954c:	3b01      	subs	r3, #1
 800954e:	b29a      	uxth	r2, r3
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009554:	e032      	b.n	80095bc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	689b      	ldr	r3, [r3, #8]
 800955c:	f003 0302 	and.w	r3, r3, #2
 8009560:	2b02      	cmp	r3, #2
 8009562:	d112      	bne.n	800958a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009568:	881a      	ldrh	r2, [r3, #0]
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009574:	1c9a      	adds	r2, r3, #2
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800957e:	b29b      	uxth	r3, r3
 8009580:	3b01      	subs	r3, #1
 8009582:	b29a      	uxth	r2, r3
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009588:	e018      	b.n	80095bc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800958a:	f7fa f925 	bl	80037d8 <HAL_GetTick>
 800958e:	4602      	mov	r2, r0
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	1ad3      	subs	r3, r2, r3
 8009594:	683a      	ldr	r2, [r7, #0]
 8009596:	429a      	cmp	r2, r3
 8009598:	d803      	bhi.n	80095a2 <HAL_SPI_Transmit+0x160>
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095a0:	d102      	bne.n	80095a8 <HAL_SPI_Transmit+0x166>
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d109      	bne.n	80095bc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2201      	movs	r2, #1
 80095ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2200      	movs	r2, #0
 80095b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80095b8:	2303      	movs	r3, #3
 80095ba:	e082      	b.n	80096c2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1c7      	bne.n	8009556 <HAL_SPI_Transmit+0x114>
 80095c6:	e053      	b.n	8009670 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d002      	beq.n	80095d6 <HAL_SPI_Transmit+0x194>
 80095d0:	8b7b      	ldrh	r3, [r7, #26]
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d147      	bne.n	8009666 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	330c      	adds	r3, #12
 80095e0:	7812      	ldrb	r2, [r2, #0]
 80095e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095e8:	1c5a      	adds	r2, r3, #1
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	3b01      	subs	r3, #1
 80095f6:	b29a      	uxth	r2, r3
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80095fc:	e033      	b.n	8009666 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	f003 0302 	and.w	r3, r3, #2
 8009608:	2b02      	cmp	r3, #2
 800960a:	d113      	bne.n	8009634 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	330c      	adds	r3, #12
 8009616:	7812      	ldrb	r2, [r2, #0]
 8009618:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800961e:	1c5a      	adds	r2, r3, #1
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009628:	b29b      	uxth	r3, r3
 800962a:	3b01      	subs	r3, #1
 800962c:	b29a      	uxth	r2, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009632:	e018      	b.n	8009666 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009634:	f7fa f8d0 	bl	80037d8 <HAL_GetTick>
 8009638:	4602      	mov	r2, r0
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	1ad3      	subs	r3, r2, r3
 800963e:	683a      	ldr	r2, [r7, #0]
 8009640:	429a      	cmp	r2, r3
 8009642:	d803      	bhi.n	800964c <HAL_SPI_Transmit+0x20a>
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800964a:	d102      	bne.n	8009652 <HAL_SPI_Transmit+0x210>
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d109      	bne.n	8009666 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2201      	movs	r2, #1
 8009656:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2200      	movs	r2, #0
 800965e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009662:	2303      	movs	r3, #3
 8009664:	e02d      	b.n	80096c2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800966a:	b29b      	uxth	r3, r3
 800966c:	2b00      	cmp	r3, #0
 800966e:	d1c6      	bne.n	80095fe <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009670:	69fa      	ldr	r2, [r7, #28]
 8009672:	6839      	ldr	r1, [r7, #0]
 8009674:	68f8      	ldr	r0, [r7, #12]
 8009676:	f000 f9cf 	bl	8009a18 <SPI_EndRxTxTransaction>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d002      	beq.n	8009686 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2220      	movs	r2, #32
 8009684:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d10a      	bne.n	80096a4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800968e:	2300      	movs	r3, #0
 8009690:	617b      	str	r3, [r7, #20]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	68db      	ldr	r3, [r3, #12]
 8009698:	617b      	str	r3, [r7, #20]
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	689b      	ldr	r3, [r3, #8]
 80096a0:	617b      	str	r3, [r7, #20]
 80096a2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	2200      	movs	r2, #0
 80096b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d001      	beq.n	80096c0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80096bc:	2301      	movs	r3, #1
 80096be:	e000      	b.n	80096c2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80096c0:	2300      	movs	r3, #0
  }
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3720      	adds	r7, #32
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
	...

080096cc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b088      	sub	sp, #32
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	689b      	ldr	r3, [r3, #8]
 80096e2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	099b      	lsrs	r3, r3, #6
 80096e8:	f003 0301 	and.w	r3, r3, #1
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d10f      	bne.n	8009710 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80096f0:	69bb      	ldr	r3, [r7, #24]
 80096f2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d00a      	beq.n	8009710 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80096fa:	69fb      	ldr	r3, [r7, #28]
 80096fc:	099b      	lsrs	r3, r3, #6
 80096fe:	f003 0301 	and.w	r3, r3, #1
 8009702:	2b00      	cmp	r3, #0
 8009704:	d004      	beq.n	8009710 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	4798      	blx	r3
    return;
 800970e:	e0d7      	b.n	80098c0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	085b      	lsrs	r3, r3, #1
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	2b00      	cmp	r3, #0
 800971a:	d00a      	beq.n	8009732 <HAL_SPI_IRQHandler+0x66>
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	09db      	lsrs	r3, r3, #7
 8009720:	f003 0301 	and.w	r3, r3, #1
 8009724:	2b00      	cmp	r3, #0
 8009726:	d004      	beq.n	8009732 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	4798      	blx	r3
    return;
 8009730:	e0c6      	b.n	80098c0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009732:	69bb      	ldr	r3, [r7, #24]
 8009734:	095b      	lsrs	r3, r3, #5
 8009736:	f003 0301 	and.w	r3, r3, #1
 800973a:	2b00      	cmp	r3, #0
 800973c:	d10c      	bne.n	8009758 <HAL_SPI_IRQHandler+0x8c>
 800973e:	69bb      	ldr	r3, [r7, #24]
 8009740:	099b      	lsrs	r3, r3, #6
 8009742:	f003 0301 	and.w	r3, r3, #1
 8009746:	2b00      	cmp	r3, #0
 8009748:	d106      	bne.n	8009758 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800974a:	69bb      	ldr	r3, [r7, #24]
 800974c:	0a1b      	lsrs	r3, r3, #8
 800974e:	f003 0301 	and.w	r3, r3, #1
 8009752:	2b00      	cmp	r3, #0
 8009754:	f000 80b4 	beq.w	80098c0 <HAL_SPI_IRQHandler+0x1f4>
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	095b      	lsrs	r3, r3, #5
 800975c:	f003 0301 	and.w	r3, r3, #1
 8009760:	2b00      	cmp	r3, #0
 8009762:	f000 80ad 	beq.w	80098c0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009766:	69bb      	ldr	r3, [r7, #24]
 8009768:	099b      	lsrs	r3, r3, #6
 800976a:	f003 0301 	and.w	r3, r3, #1
 800976e:	2b00      	cmp	r3, #0
 8009770:	d023      	beq.n	80097ba <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009778:	b2db      	uxtb	r3, r3
 800977a:	2b03      	cmp	r3, #3
 800977c:	d011      	beq.n	80097a2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009782:	f043 0204 	orr.w	r2, r3, #4
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800978a:	2300      	movs	r3, #0
 800978c:	617b      	str	r3, [r7, #20]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68db      	ldr	r3, [r3, #12]
 8009794:	617b      	str	r3, [r7, #20]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	617b      	str	r3, [r7, #20]
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	e00b      	b.n	80097ba <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80097a2:	2300      	movs	r3, #0
 80097a4:	613b      	str	r3, [r7, #16]
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	613b      	str	r3, [r7, #16]
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	613b      	str	r3, [r7, #16]
 80097b6:	693b      	ldr	r3, [r7, #16]
        return;
 80097b8:	e082      	b.n	80098c0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80097ba:	69bb      	ldr	r3, [r7, #24]
 80097bc:	095b      	lsrs	r3, r3, #5
 80097be:	f003 0301 	and.w	r3, r3, #1
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d014      	beq.n	80097f0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097ca:	f043 0201 	orr.w	r2, r3, #1
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80097d2:	2300      	movs	r3, #0
 80097d4:	60fb      	str	r3, [r7, #12]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	689b      	ldr	r3, [r3, #8]
 80097dc:	60fb      	str	r3, [r7, #12]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	681a      	ldr	r2, [r3, #0]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097ec:	601a      	str	r2, [r3, #0]
 80097ee:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80097f0:	69bb      	ldr	r3, [r7, #24]
 80097f2:	0a1b      	lsrs	r3, r3, #8
 80097f4:	f003 0301 	and.w	r3, r3, #1
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d00c      	beq.n	8009816 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009800:	f043 0208 	orr.w	r2, r3, #8
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009808:	2300      	movs	r3, #0
 800980a:	60bb      	str	r3, [r7, #8]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	60bb      	str	r3, [r7, #8]
 8009814:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800981a:	2b00      	cmp	r3, #0
 800981c:	d04f      	beq.n	80098be <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	685a      	ldr	r2, [r3, #4]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800982c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2201      	movs	r2, #1
 8009832:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009836:	69fb      	ldr	r3, [r7, #28]
 8009838:	f003 0302 	and.w	r3, r3, #2
 800983c:	2b00      	cmp	r3, #0
 800983e:	d104      	bne.n	800984a <HAL_SPI_IRQHandler+0x17e>
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	f003 0301 	and.w	r3, r3, #1
 8009846:	2b00      	cmp	r3, #0
 8009848:	d034      	beq.n	80098b4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	685a      	ldr	r2, [r3, #4]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f022 0203 	bic.w	r2, r2, #3
 8009858:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800985e:	2b00      	cmp	r3, #0
 8009860:	d011      	beq.n	8009886 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009866:	4a18      	ldr	r2, [pc, #96]	@ (80098c8 <HAL_SPI_IRQHandler+0x1fc>)
 8009868:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800986e:	4618      	mov	r0, r3
 8009870:	f7fa fa3a 	bl	8003ce8 <HAL_DMA_Abort_IT>
 8009874:	4603      	mov	r3, r0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d005      	beq.n	8009886 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800987e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800988a:	2b00      	cmp	r3, #0
 800988c:	d016      	beq.n	80098bc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009892:	4a0d      	ldr	r2, [pc, #52]	@ (80098c8 <HAL_SPI_IRQHandler+0x1fc>)
 8009894:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800989a:	4618      	mov	r0, r3
 800989c:	f7fa fa24 	bl	8003ce8 <HAL_DMA_Abort_IT>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d00a      	beq.n	80098bc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098aa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80098b2:	e003      	b.n	80098bc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 f809 	bl	80098cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80098ba:	e000      	b.n	80098be <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80098bc:	bf00      	nop
    return;
 80098be:	bf00      	nop
  }
}
 80098c0:	3720      	adds	r7, #32
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}
 80098c6:	bf00      	nop
 80098c8:	080098e1 	.word	0x080098e1

080098cc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b083      	sub	sp, #12
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80098d4:	bf00      	nop
 80098d6:	370c      	adds	r7, #12
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b084      	sub	sp, #16
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098ec:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2200      	movs	r2, #0
 80098f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2200      	movs	r2, #0
 80098f8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80098fa:	68f8      	ldr	r0, [r7, #12]
 80098fc:	f7ff ffe6 	bl	80098cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009900:	bf00      	nop
 8009902:	3710      	adds	r7, #16
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b088      	sub	sp, #32
 800990c:	af00      	add	r7, sp, #0
 800990e:	60f8      	str	r0, [r7, #12]
 8009910:	60b9      	str	r1, [r7, #8]
 8009912:	603b      	str	r3, [r7, #0]
 8009914:	4613      	mov	r3, r2
 8009916:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009918:	f7f9 ff5e 	bl	80037d8 <HAL_GetTick>
 800991c:	4602      	mov	r2, r0
 800991e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009920:	1a9b      	subs	r3, r3, r2
 8009922:	683a      	ldr	r2, [r7, #0]
 8009924:	4413      	add	r3, r2
 8009926:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009928:	f7f9 ff56 	bl	80037d8 <HAL_GetTick>
 800992c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800992e:	4b39      	ldr	r3, [pc, #228]	@ (8009a14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	015b      	lsls	r3, r3, #5
 8009934:	0d1b      	lsrs	r3, r3, #20
 8009936:	69fa      	ldr	r2, [r7, #28]
 8009938:	fb02 f303 	mul.w	r3, r2, r3
 800993c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800993e:	e055      	b.n	80099ec <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009946:	d051      	beq.n	80099ec <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009948:	f7f9 ff46 	bl	80037d8 <HAL_GetTick>
 800994c:	4602      	mov	r2, r0
 800994e:	69bb      	ldr	r3, [r7, #24]
 8009950:	1ad3      	subs	r3, r2, r3
 8009952:	69fa      	ldr	r2, [r7, #28]
 8009954:	429a      	cmp	r2, r3
 8009956:	d902      	bls.n	800995e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d13d      	bne.n	80099da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	685a      	ldr	r2, [r3, #4]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800996c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009976:	d111      	bne.n	800999c <SPI_WaitFlagStateUntilTimeout+0x94>
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009980:	d004      	beq.n	800998c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	689b      	ldr	r3, [r3, #8]
 8009986:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800998a:	d107      	bne.n	800999c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	681a      	ldr	r2, [r3, #0]
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800999a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099a4:	d10f      	bne.n	80099c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681a      	ldr	r2, [r3, #0]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80099c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2201      	movs	r2, #1
 80099ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2200      	movs	r2, #0
 80099d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80099d6:	2303      	movs	r3, #3
 80099d8:	e018      	b.n	8009a0c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d102      	bne.n	80099e6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80099e0:	2300      	movs	r3, #0
 80099e2:	61fb      	str	r3, [r7, #28]
 80099e4:	e002      	b.n	80099ec <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	3b01      	subs	r3, #1
 80099ea:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	689a      	ldr	r2, [r3, #8]
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	4013      	ands	r3, r2
 80099f6:	68ba      	ldr	r2, [r7, #8]
 80099f8:	429a      	cmp	r2, r3
 80099fa:	bf0c      	ite	eq
 80099fc:	2301      	moveq	r3, #1
 80099fe:	2300      	movne	r3, #0
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	461a      	mov	r2, r3
 8009a04:	79fb      	ldrb	r3, [r7, #7]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d19a      	bne.n	8009940 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3720      	adds	r7, #32
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	2000006c 	.word	0x2000006c

08009a18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b088      	sub	sp, #32
 8009a1c:	af02      	add	r7, sp, #8
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	60b9      	str	r1, [r7, #8]
 8009a22:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	2102      	movs	r1, #2
 8009a2e:	68f8      	ldr	r0, [r7, #12]
 8009a30:	f7ff ff6a 	bl	8009908 <SPI_WaitFlagStateUntilTimeout>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d007      	beq.n	8009a4a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a3e:	f043 0220 	orr.w	r2, r3, #32
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009a46:	2303      	movs	r3, #3
 8009a48:	e032      	b.n	8009ab0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8009ab8 <SPI_EndRxTxTransaction+0xa0>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a1b      	ldr	r2, [pc, #108]	@ (8009abc <SPI_EndRxTxTransaction+0xa4>)
 8009a50:	fba2 2303 	umull	r2, r3, r2, r3
 8009a54:	0d5b      	lsrs	r3, r3, #21
 8009a56:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009a5a:	fb02 f303 	mul.w	r3, r2, r3
 8009a5e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	685b      	ldr	r3, [r3, #4]
 8009a64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a68:	d112      	bne.n	8009a90 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	9300      	str	r3, [sp, #0]
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	2200      	movs	r2, #0
 8009a72:	2180      	movs	r1, #128	@ 0x80
 8009a74:	68f8      	ldr	r0, [r7, #12]
 8009a76:	f7ff ff47 	bl	8009908 <SPI_WaitFlagStateUntilTimeout>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d016      	beq.n	8009aae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a84:	f043 0220 	orr.w	r2, r3, #32
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009a8c:	2303      	movs	r3, #3
 8009a8e:	e00f      	b.n	8009ab0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d00a      	beq.n	8009aac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	3b01      	subs	r3, #1
 8009a9a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	689b      	ldr	r3, [r3, #8]
 8009aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aa6:	2b80      	cmp	r3, #128	@ 0x80
 8009aa8:	d0f2      	beq.n	8009a90 <SPI_EndRxTxTransaction+0x78>
 8009aaa:	e000      	b.n	8009aae <SPI_EndRxTxTransaction+0x96>
        break;
 8009aac:	bf00      	nop
  }

  return HAL_OK;
 8009aae:	2300      	movs	r3, #0
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3718      	adds	r7, #24
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}
 8009ab8:	2000006c 	.word	0x2000006c
 8009abc:	165e9f81 	.word	0x165e9f81

08009ac0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b082      	sub	sp, #8
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d101      	bne.n	8009ad2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ace:	2301      	movs	r3, #1
 8009ad0:	e041      	b.n	8009b56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d106      	bne.n	8009aec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f839 	bl	8009b5e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2202      	movs	r2, #2
 8009af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	3304      	adds	r3, #4
 8009afc:	4619      	mov	r1, r3
 8009afe:	4610      	mov	r0, r2
 8009b00:	f000 f9c0 	bl	8009e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2201      	movs	r2, #1
 8009b18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2201      	movs	r2, #1
 8009b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2201      	movs	r2, #1
 8009b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2201      	movs	r2, #1
 8009b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2201      	movs	r2, #1
 8009b38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2201      	movs	r2, #1
 8009b40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2201      	movs	r2, #1
 8009b48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b54:	2300      	movs	r3, #0
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3708      	adds	r7, #8
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}

08009b5e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009b5e:	b480      	push	{r7}
 8009b60:	b083      	sub	sp, #12
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009b66:	bf00      	nop
 8009b68:	370c      	adds	r7, #12
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr
	...

08009b74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b085      	sub	sp, #20
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d001      	beq.n	8009b8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	e04e      	b.n	8009c2a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2202      	movs	r2, #2
 8009b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	68da      	ldr	r2, [r3, #12]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f042 0201 	orr.w	r2, r2, #1
 8009ba2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a23      	ldr	r2, [pc, #140]	@ (8009c38 <HAL_TIM_Base_Start_IT+0xc4>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d022      	beq.n	8009bf4 <HAL_TIM_Base_Start_IT+0x80>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bb6:	d01d      	beq.n	8009bf4 <HAL_TIM_Base_Start_IT+0x80>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a1f      	ldr	r2, [pc, #124]	@ (8009c3c <HAL_TIM_Base_Start_IT+0xc8>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d018      	beq.n	8009bf4 <HAL_TIM_Base_Start_IT+0x80>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a1e      	ldr	r2, [pc, #120]	@ (8009c40 <HAL_TIM_Base_Start_IT+0xcc>)
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d013      	beq.n	8009bf4 <HAL_TIM_Base_Start_IT+0x80>
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8009c44 <HAL_TIM_Base_Start_IT+0xd0>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d00e      	beq.n	8009bf4 <HAL_TIM_Base_Start_IT+0x80>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a1b      	ldr	r2, [pc, #108]	@ (8009c48 <HAL_TIM_Base_Start_IT+0xd4>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d009      	beq.n	8009bf4 <HAL_TIM_Base_Start_IT+0x80>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4a19      	ldr	r2, [pc, #100]	@ (8009c4c <HAL_TIM_Base_Start_IT+0xd8>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d004      	beq.n	8009bf4 <HAL_TIM_Base_Start_IT+0x80>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a18      	ldr	r2, [pc, #96]	@ (8009c50 <HAL_TIM_Base_Start_IT+0xdc>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d111      	bne.n	8009c18 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	689b      	ldr	r3, [r3, #8]
 8009bfa:	f003 0307 	and.w	r3, r3, #7
 8009bfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	2b06      	cmp	r3, #6
 8009c04:	d010      	beq.n	8009c28 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	681a      	ldr	r2, [r3, #0]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f042 0201 	orr.w	r2, r2, #1
 8009c14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c16:	e007      	b.n	8009c28 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f042 0201 	orr.w	r2, r2, #1
 8009c26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009c28:	2300      	movs	r3, #0
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3714      	adds	r7, #20
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr
 8009c36:	bf00      	nop
 8009c38:	40010000 	.word	0x40010000
 8009c3c:	40000400 	.word	0x40000400
 8009c40:	40000800 	.word	0x40000800
 8009c44:	40000c00 	.word	0x40000c00
 8009c48:	40010400 	.word	0x40010400
 8009c4c:	40014000 	.word	0x40014000
 8009c50:	40001800 	.word	0x40001800

08009c54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b084      	sub	sp, #16
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68db      	ldr	r3, [r3, #12]
 8009c62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	691b      	ldr	r3, [r3, #16]
 8009c6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	f003 0302 	and.w	r3, r3, #2
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d020      	beq.n	8009cb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f003 0302 	and.w	r3, r3, #2
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d01b      	beq.n	8009cb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f06f 0202 	mvn.w	r2, #2
 8009c88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	699b      	ldr	r3, [r3, #24]
 8009c96:	f003 0303 	and.w	r3, r3, #3
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d003      	beq.n	8009ca6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 f8d2 	bl	8009e48 <HAL_TIM_IC_CaptureCallback>
 8009ca4:	e005      	b.n	8009cb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 f8c4 	bl	8009e34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f000 f8d5 	bl	8009e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	f003 0304 	and.w	r3, r3, #4
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d020      	beq.n	8009d04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	f003 0304 	and.w	r3, r3, #4
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d01b      	beq.n	8009d04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f06f 0204 	mvn.w	r2, #4
 8009cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2202      	movs	r2, #2
 8009cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	699b      	ldr	r3, [r3, #24]
 8009ce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d003      	beq.n	8009cf2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 f8ac 	bl	8009e48 <HAL_TIM_IC_CaptureCallback>
 8009cf0:	e005      	b.n	8009cfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 f89e 	bl	8009e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f000 f8af 	bl	8009e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2200      	movs	r2, #0
 8009d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	f003 0308 	and.w	r3, r3, #8
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d020      	beq.n	8009d50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f003 0308 	and.w	r3, r3, #8
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d01b      	beq.n	8009d50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f06f 0208 	mvn.w	r2, #8
 8009d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2204      	movs	r2, #4
 8009d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	69db      	ldr	r3, [r3, #28]
 8009d2e:	f003 0303 	and.w	r3, r3, #3
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d003      	beq.n	8009d3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 f886 	bl	8009e48 <HAL_TIM_IC_CaptureCallback>
 8009d3c:	e005      	b.n	8009d4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 f878 	bl	8009e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 f889 	bl	8009e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	f003 0310 	and.w	r3, r3, #16
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d020      	beq.n	8009d9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	f003 0310 	and.w	r3, r3, #16
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d01b      	beq.n	8009d9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f06f 0210 	mvn.w	r2, #16
 8009d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2208      	movs	r2, #8
 8009d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	69db      	ldr	r3, [r3, #28]
 8009d7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d003      	beq.n	8009d8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 f860 	bl	8009e48 <HAL_TIM_IC_CaptureCallback>
 8009d88:	e005      	b.n	8009d96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 f852 	bl	8009e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f000 f863 	bl	8009e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	f003 0301 	and.w	r3, r3, #1
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d00c      	beq.n	8009dc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f003 0301 	and.w	r3, r3, #1
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d007      	beq.n	8009dc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f06f 0201 	mvn.w	r2, #1
 8009db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f7f9 f898 	bl	8002ef0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d00c      	beq.n	8009de4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d007      	beq.n	8009de4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f000 f900 	bl	8009fe4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d00c      	beq.n	8009e08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d007      	beq.n	8009e08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 f834 	bl	8009e70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	f003 0320 	and.w	r3, r3, #32
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d00c      	beq.n	8009e2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f003 0320 	and.w	r3, r3, #32
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d007      	beq.n	8009e2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f06f 0220 	mvn.w	r2, #32
 8009e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 f8d2 	bl	8009fd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e2c:	bf00      	nop
 8009e2e:	3710      	adds	r7, #16
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}

08009e34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b083      	sub	sp, #12
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e3c:	bf00      	nop
 8009e3e:	370c      	adds	r7, #12
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e50:	bf00      	nop
 8009e52:	370c      	adds	r7, #12
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b083      	sub	sp, #12
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e64:	bf00      	nop
 8009e66:	370c      	adds	r7, #12
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr

08009e70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e70:	b480      	push	{r7}
 8009e72:	b083      	sub	sp, #12
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e78:	bf00      	nop
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b085      	sub	sp, #20
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	4a43      	ldr	r2, [pc, #268]	@ (8009fa4 <TIM_Base_SetConfig+0x120>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d013      	beq.n	8009ec4 <TIM_Base_SetConfig+0x40>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ea2:	d00f      	beq.n	8009ec4 <TIM_Base_SetConfig+0x40>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	4a40      	ldr	r2, [pc, #256]	@ (8009fa8 <TIM_Base_SetConfig+0x124>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d00b      	beq.n	8009ec4 <TIM_Base_SetConfig+0x40>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	4a3f      	ldr	r2, [pc, #252]	@ (8009fac <TIM_Base_SetConfig+0x128>)
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d007      	beq.n	8009ec4 <TIM_Base_SetConfig+0x40>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	4a3e      	ldr	r2, [pc, #248]	@ (8009fb0 <TIM_Base_SetConfig+0x12c>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d003      	beq.n	8009ec4 <TIM_Base_SetConfig+0x40>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	4a3d      	ldr	r2, [pc, #244]	@ (8009fb4 <TIM_Base_SetConfig+0x130>)
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	d108      	bne.n	8009ed6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	68fa      	ldr	r2, [r7, #12]
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	4a32      	ldr	r2, [pc, #200]	@ (8009fa4 <TIM_Base_SetConfig+0x120>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d02b      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ee4:	d027      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	4a2f      	ldr	r2, [pc, #188]	@ (8009fa8 <TIM_Base_SetConfig+0x124>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d023      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	4a2e      	ldr	r2, [pc, #184]	@ (8009fac <TIM_Base_SetConfig+0x128>)
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	d01f      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	4a2d      	ldr	r2, [pc, #180]	@ (8009fb0 <TIM_Base_SetConfig+0x12c>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d01b      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	4a2c      	ldr	r2, [pc, #176]	@ (8009fb4 <TIM_Base_SetConfig+0x130>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d017      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	4a2b      	ldr	r2, [pc, #172]	@ (8009fb8 <TIM_Base_SetConfig+0x134>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d013      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	4a2a      	ldr	r2, [pc, #168]	@ (8009fbc <TIM_Base_SetConfig+0x138>)
 8009f12:	4293      	cmp	r3, r2
 8009f14:	d00f      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	4a29      	ldr	r2, [pc, #164]	@ (8009fc0 <TIM_Base_SetConfig+0x13c>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d00b      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	4a28      	ldr	r2, [pc, #160]	@ (8009fc4 <TIM_Base_SetConfig+0x140>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d007      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	4a27      	ldr	r2, [pc, #156]	@ (8009fc8 <TIM_Base_SetConfig+0x144>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d003      	beq.n	8009f36 <TIM_Base_SetConfig+0xb2>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	4a26      	ldr	r2, [pc, #152]	@ (8009fcc <TIM_Base_SetConfig+0x148>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d108      	bne.n	8009f48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	68db      	ldr	r3, [r3, #12]
 8009f42:	68fa      	ldr	r2, [r7, #12]
 8009f44:	4313      	orrs	r3, r2
 8009f46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	695b      	ldr	r3, [r3, #20]
 8009f52:	4313      	orrs	r3, r2
 8009f54:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	689a      	ldr	r2, [r3, #8]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	681a      	ldr	r2, [r3, #0]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a0e      	ldr	r2, [pc, #56]	@ (8009fa4 <TIM_Base_SetConfig+0x120>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d003      	beq.n	8009f76 <TIM_Base_SetConfig+0xf2>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a10      	ldr	r2, [pc, #64]	@ (8009fb4 <TIM_Base_SetConfig+0x130>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d103      	bne.n	8009f7e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	691a      	ldr	r2, [r3, #16]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f043 0204 	orr.w	r2, r3, #4
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	68fa      	ldr	r2, [r7, #12]
 8009f94:	601a      	str	r2, [r3, #0]
}
 8009f96:	bf00      	nop
 8009f98:	3714      	adds	r7, #20
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa0:	4770      	bx	lr
 8009fa2:	bf00      	nop
 8009fa4:	40010000 	.word	0x40010000
 8009fa8:	40000400 	.word	0x40000400
 8009fac:	40000800 	.word	0x40000800
 8009fb0:	40000c00 	.word	0x40000c00
 8009fb4:	40010400 	.word	0x40010400
 8009fb8:	40014000 	.word	0x40014000
 8009fbc:	40014400 	.word	0x40014400
 8009fc0:	40014800 	.word	0x40014800
 8009fc4:	40001800 	.word	0x40001800
 8009fc8:	40001c00 	.word	0x40001c00
 8009fcc:	40002000 	.word	0x40002000

08009fd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b083      	sub	sp, #12
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009fd8:	bf00      	nop
 8009fda:	370c      	adds	r7, #12
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr

08009fe4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b083      	sub	sp, #12
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009fec:	bf00      	nop
 8009fee:	370c      	adds	r7, #12
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr

08009ff8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b082      	sub	sp, #8
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d101      	bne.n	800a00a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a006:	2301      	movs	r3, #1
 800a008:	e042      	b.n	800a090 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a010:	b2db      	uxtb	r3, r3
 800a012:	2b00      	cmp	r3, #0
 800a014:	d106      	bne.n	800a024 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2200      	movs	r2, #0
 800a01a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f7f9 f95a 	bl	80032d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2224      	movs	r2, #36	@ 0x24
 800a028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	68da      	ldr	r2, [r3, #12]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a03a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 fc99 	bl	800a974 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	691a      	ldr	r2, [r3, #16]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a050:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	695a      	ldr	r2, [r3, #20]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a060:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	68da      	ldr	r2, [r3, #12]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a070:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2200      	movs	r2, #0
 800a076:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2220      	movs	r2, #32
 800a07c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2220      	movs	r2, #32
 800a084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2200      	movs	r2, #0
 800a08c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a08e:	2300      	movs	r3, #0
}
 800a090:	4618      	mov	r0, r3
 800a092:	3708      	adds	r7, #8
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}

0800a098 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b0ba      	sub	sp, #232	@ 0xe8
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	68db      	ldr	r3, [r3, #12]
 800a0b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	695b      	ldr	r3, [r3, #20]
 800a0ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a0ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0ce:	f003 030f 	and.w	r3, r3, #15
 800a0d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a0d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d10f      	bne.n	800a0fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a0de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0e2:	f003 0320 	and.w	r3, r3, #32
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d009      	beq.n	800a0fe <HAL_UART_IRQHandler+0x66>
 800a0ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0ee:	f003 0320 	and.w	r3, r3, #32
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d003      	beq.n	800a0fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f000 fb7e 	bl	800a7f8 <UART_Receive_IT>
      return;
 800a0fc:	e273      	b.n	800a5e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a0fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a102:	2b00      	cmp	r3, #0
 800a104:	f000 80de 	beq.w	800a2c4 <HAL_UART_IRQHandler+0x22c>
 800a108:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a10c:	f003 0301 	and.w	r3, r3, #1
 800a110:	2b00      	cmp	r3, #0
 800a112:	d106      	bne.n	800a122 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a118:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	f000 80d1 	beq.w	800a2c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a126:	f003 0301 	and.w	r3, r3, #1
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d00b      	beq.n	800a146 <HAL_UART_IRQHandler+0xae>
 800a12e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a136:	2b00      	cmp	r3, #0
 800a138:	d005      	beq.n	800a146 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a13e:	f043 0201 	orr.w	r2, r3, #1
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a14a:	f003 0304 	and.w	r3, r3, #4
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d00b      	beq.n	800a16a <HAL_UART_IRQHandler+0xd2>
 800a152:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a156:	f003 0301 	and.w	r3, r3, #1
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d005      	beq.n	800a16a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a162:	f043 0202 	orr.w	r2, r3, #2
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a16a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a16e:	f003 0302 	and.w	r3, r3, #2
 800a172:	2b00      	cmp	r3, #0
 800a174:	d00b      	beq.n	800a18e <HAL_UART_IRQHandler+0xf6>
 800a176:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a17a:	f003 0301 	and.w	r3, r3, #1
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d005      	beq.n	800a18e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a186:	f043 0204 	orr.w	r2, r3, #4
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a18e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a192:	f003 0308 	and.w	r3, r3, #8
 800a196:	2b00      	cmp	r3, #0
 800a198:	d011      	beq.n	800a1be <HAL_UART_IRQHandler+0x126>
 800a19a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a19e:	f003 0320 	and.w	r3, r3, #32
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d105      	bne.n	800a1b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a1a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a1aa:	f003 0301 	and.w	r3, r3, #1
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d005      	beq.n	800a1be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1b6:	f043 0208 	orr.w	r2, r3, #8
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	f000 820a 	beq.w	800a5dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a1c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1cc:	f003 0320 	and.w	r3, r3, #32
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d008      	beq.n	800a1e6 <HAL_UART_IRQHandler+0x14e>
 800a1d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1d8:	f003 0320 	and.w	r3, r3, #32
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d002      	beq.n	800a1e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f000 fb09 	bl	800a7f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	695b      	ldr	r3, [r3, #20]
 800a1ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1f0:	2b40      	cmp	r3, #64	@ 0x40
 800a1f2:	bf0c      	ite	eq
 800a1f4:	2301      	moveq	r3, #1
 800a1f6:	2300      	movne	r3, #0
 800a1f8:	b2db      	uxtb	r3, r3
 800a1fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a202:	f003 0308 	and.w	r3, r3, #8
 800a206:	2b00      	cmp	r3, #0
 800a208:	d103      	bne.n	800a212 <HAL_UART_IRQHandler+0x17a>
 800a20a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d04f      	beq.n	800a2b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f000 fa14 	bl	800a640 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	695b      	ldr	r3, [r3, #20]
 800a21e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a222:	2b40      	cmp	r3, #64	@ 0x40
 800a224:	d141      	bne.n	800a2aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	3314      	adds	r3, #20
 800a22c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a230:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a234:	e853 3f00 	ldrex	r3, [r3]
 800a238:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a23c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a244:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	3314      	adds	r3, #20
 800a24e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a252:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a256:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a25a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a25e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a262:	e841 2300 	strex	r3, r2, [r1]
 800a266:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a26a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d1d9      	bne.n	800a226 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a276:	2b00      	cmp	r3, #0
 800a278:	d013      	beq.n	800a2a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a27e:	4a8a      	ldr	r2, [pc, #552]	@ (800a4a8 <HAL_UART_IRQHandler+0x410>)
 800a280:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a286:	4618      	mov	r0, r3
 800a288:	f7f9 fd2e 	bl	8003ce8 <HAL_DMA_Abort_IT>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d016      	beq.n	800a2c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a298:	687a      	ldr	r2, [r7, #4]
 800a29a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a29c:	4610      	mov	r0, r2
 800a29e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2a0:	e00e      	b.n	800a2c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f000 f9b6 	bl	800a614 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2a8:	e00a      	b.n	800a2c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 f9b2 	bl	800a614 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2b0:	e006      	b.n	800a2c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f000 f9ae 	bl	800a614 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a2be:	e18d      	b.n	800a5dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2c0:	bf00      	nop
    return;
 800a2c2:	e18b      	b.n	800a5dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	f040 8167 	bne.w	800a59c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a2ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2d2:	f003 0310 	and.w	r3, r3, #16
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	f000 8160 	beq.w	800a59c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800a2dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2e0:	f003 0310 	and.w	r3, r3, #16
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	f000 8159 	beq.w	800a59c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	60bb      	str	r3, [r7, #8]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	60bb      	str	r3, [r7, #8]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	60bb      	str	r3, [r7, #8]
 800a2fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	695b      	ldr	r3, [r3, #20]
 800a306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a30a:	2b40      	cmp	r3, #64	@ 0x40
 800a30c:	f040 80ce 	bne.w	800a4ac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a31c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a320:	2b00      	cmp	r3, #0
 800a322:	f000 80a9 	beq.w	800a478 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a32a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a32e:	429a      	cmp	r2, r3
 800a330:	f080 80a2 	bcs.w	800a478 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a33a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a340:	69db      	ldr	r3, [r3, #28]
 800a342:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a346:	f000 8088 	beq.w	800a45a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	330c      	adds	r3, #12
 800a350:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a354:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a358:	e853 3f00 	ldrex	r3, [r3]
 800a35c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a360:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a364:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a368:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	330c      	adds	r3, #12
 800a372:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a376:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a37a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a37e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a382:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a386:	e841 2300 	strex	r3, r2, [r1]
 800a38a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a38e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a392:	2b00      	cmp	r3, #0
 800a394:	d1d9      	bne.n	800a34a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	3314      	adds	r3, #20
 800a39c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a39e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3a0:	e853 3f00 	ldrex	r3, [r3]
 800a3a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a3a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3a8:	f023 0301 	bic.w	r3, r3, #1
 800a3ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	3314      	adds	r3, #20
 800a3b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a3ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a3be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a3c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a3c6:	e841 2300 	strex	r3, r2, [r1]
 800a3ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a3cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1e1      	bne.n	800a396 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	3314      	adds	r3, #20
 800a3d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3dc:	e853 3f00 	ldrex	r3, [r3]
 800a3e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a3e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a3e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	3314      	adds	r3, #20
 800a3f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a3f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a3f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a3fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a3fe:	e841 2300 	strex	r3, r2, [r1]
 800a402:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a404:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a406:	2b00      	cmp	r3, #0
 800a408:	d1e3      	bne.n	800a3d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2220      	movs	r2, #32
 800a40e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	330c      	adds	r3, #12
 800a41e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a420:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a422:	e853 3f00 	ldrex	r3, [r3]
 800a426:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a428:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a42a:	f023 0310 	bic.w	r3, r3, #16
 800a42e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	330c      	adds	r3, #12
 800a438:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a43c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a43e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a440:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a442:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a444:	e841 2300 	strex	r3, r2, [r1]
 800a448:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a44a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d1e3      	bne.n	800a418 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a454:	4618      	mov	r0, r3
 800a456:	f7f9 fbd7 	bl	8003c08 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2202      	movs	r2, #2
 800a45e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a468:	b29b      	uxth	r3, r3
 800a46a:	1ad3      	subs	r3, r2, r3
 800a46c:	b29b      	uxth	r3, r3
 800a46e:	4619      	mov	r1, r3
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f000 f8d9 	bl	800a628 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a476:	e0b3      	b.n	800a5e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a47c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a480:	429a      	cmp	r2, r3
 800a482:	f040 80ad 	bne.w	800a5e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a48a:	69db      	ldr	r3, [r3, #28]
 800a48c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a490:	f040 80a6 	bne.w	800a5e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2202      	movs	r2, #2
 800a498:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a49e:	4619      	mov	r1, r3
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f000 f8c1 	bl	800a628 <HAL_UARTEx_RxEventCallback>
      return;
 800a4a6:	e09b      	b.n	800a5e0 <HAL_UART_IRQHandler+0x548>
 800a4a8:	0800a707 	.word	0x0800a707
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a4b4:	b29b      	uxth	r3, r3
 800a4b6:	1ad3      	subs	r3, r2, r3
 800a4b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a4c0:	b29b      	uxth	r3, r3
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	f000 808e 	beq.w	800a5e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800a4c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	f000 8089 	beq.w	800a5e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	330c      	adds	r3, #12
 800a4d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4dc:	e853 3f00 	ldrex	r3, [r3]
 800a4e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a4e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a4e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	330c      	adds	r3, #12
 800a4f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a4f6:	647a      	str	r2, [r7, #68]	@ 0x44
 800a4f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a4fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4fe:	e841 2300 	strex	r3, r2, [r1]
 800a502:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a504:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a506:	2b00      	cmp	r3, #0
 800a508:	d1e3      	bne.n	800a4d2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	3314      	adds	r3, #20
 800a510:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a514:	e853 3f00 	ldrex	r3, [r3]
 800a518:	623b      	str	r3, [r7, #32]
   return(result);
 800a51a:	6a3b      	ldr	r3, [r7, #32]
 800a51c:	f023 0301 	bic.w	r3, r3, #1
 800a520:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	3314      	adds	r3, #20
 800a52a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a52e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a530:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a532:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a536:	e841 2300 	strex	r3, r2, [r1]
 800a53a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a53c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d1e3      	bne.n	800a50a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2220      	movs	r2, #32
 800a546:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2200      	movs	r2, #0
 800a54e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	330c      	adds	r3, #12
 800a556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	e853 3f00 	ldrex	r3, [r3]
 800a55e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	f023 0310 	bic.w	r3, r3, #16
 800a566:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	330c      	adds	r3, #12
 800a570:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a574:	61fa      	str	r2, [r7, #28]
 800a576:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a578:	69b9      	ldr	r1, [r7, #24]
 800a57a:	69fa      	ldr	r2, [r7, #28]
 800a57c:	e841 2300 	strex	r3, r2, [r1]
 800a580:	617b      	str	r3, [r7, #20]
   return(result);
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d1e3      	bne.n	800a550 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2202      	movs	r2, #2
 800a58c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a58e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a592:	4619      	mov	r1, r3
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f000 f847 	bl	800a628 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a59a:	e023      	b.n	800a5e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a59c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d009      	beq.n	800a5bc <HAL_UART_IRQHandler+0x524>
 800a5a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d003      	beq.n	800a5bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f000 f8b7 	bl	800a728 <UART_Transmit_IT>
    return;
 800a5ba:	e014      	b.n	800a5e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a5bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d00e      	beq.n	800a5e6 <HAL_UART_IRQHandler+0x54e>
 800a5c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d008      	beq.n	800a5e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f000 f8f7 	bl	800a7c8 <UART_EndTransmit_IT>
    return;
 800a5da:	e004      	b.n	800a5e6 <HAL_UART_IRQHandler+0x54e>
    return;
 800a5dc:	bf00      	nop
 800a5de:	e002      	b.n	800a5e6 <HAL_UART_IRQHandler+0x54e>
      return;
 800a5e0:	bf00      	nop
 800a5e2:	e000      	b.n	800a5e6 <HAL_UART_IRQHandler+0x54e>
      return;
 800a5e4:	bf00      	nop
  }
}
 800a5e6:	37e8      	adds	r7, #232	@ 0xe8
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b083      	sub	sp, #12
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a5f4:	bf00      	nop
 800a5f6:	370c      	adds	r7, #12
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr

0800a600 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a600:	b480      	push	{r7}
 800a602:	b083      	sub	sp, #12
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a608:	bf00      	nop
 800a60a:	370c      	adds	r7, #12
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a61c:	bf00      	nop
 800a61e:	370c      	adds	r7, #12
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr

0800a628 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	460b      	mov	r3, r1
 800a632:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a634:	bf00      	nop
 800a636:	370c      	adds	r7, #12
 800a638:	46bd      	mov	sp, r7
 800a63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63e:	4770      	bx	lr

0800a640 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a640:	b480      	push	{r7}
 800a642:	b095      	sub	sp, #84	@ 0x54
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	330c      	adds	r3, #12
 800a64e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a652:	e853 3f00 	ldrex	r3, [r3]
 800a656:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a65a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a65e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	330c      	adds	r3, #12
 800a666:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a668:	643a      	str	r2, [r7, #64]	@ 0x40
 800a66a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a66c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a66e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a670:	e841 2300 	strex	r3, r2, [r1]
 800a674:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d1e5      	bne.n	800a648 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	3314      	adds	r3, #20
 800a682:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a684:	6a3b      	ldr	r3, [r7, #32]
 800a686:	e853 3f00 	ldrex	r3, [r3]
 800a68a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a68c:	69fb      	ldr	r3, [r7, #28]
 800a68e:	f023 0301 	bic.w	r3, r3, #1
 800a692:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	3314      	adds	r3, #20
 800a69a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a69c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a69e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6a4:	e841 2300 	strex	r3, r2, [r1]
 800a6a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d1e5      	bne.n	800a67c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d119      	bne.n	800a6ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	330c      	adds	r3, #12
 800a6be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	e853 3f00 	ldrex	r3, [r3]
 800a6c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	f023 0310 	bic.w	r3, r3, #16
 800a6ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	330c      	adds	r3, #12
 800a6d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6d8:	61ba      	str	r2, [r7, #24]
 800a6da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6dc:	6979      	ldr	r1, [r7, #20]
 800a6de:	69ba      	ldr	r2, [r7, #24]
 800a6e0:	e841 2300 	strex	r3, r2, [r1]
 800a6e4:	613b      	str	r3, [r7, #16]
   return(result);
 800a6e6:	693b      	ldr	r3, [r7, #16]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d1e5      	bne.n	800a6b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2220      	movs	r2, #32
 800a6f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a6fa:	bf00      	nop
 800a6fc:	3754      	adds	r7, #84	@ 0x54
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr

0800a706 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a706:	b580      	push	{r7, lr}
 800a708:	b084      	sub	sp, #16
 800a70a:	af00      	add	r7, sp, #0
 800a70c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a712:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	2200      	movs	r2, #0
 800a718:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f7ff ff7a 	bl	800a614 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a720:	bf00      	nop
 800a722:	3710      	adds	r7, #16
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a728:	b480      	push	{r7}
 800a72a:	b085      	sub	sp, #20
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a736:	b2db      	uxtb	r3, r3
 800a738:	2b21      	cmp	r3, #33	@ 0x21
 800a73a:	d13e      	bne.n	800a7ba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	689b      	ldr	r3, [r3, #8]
 800a740:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a744:	d114      	bne.n	800a770 <UART_Transmit_IT+0x48>
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	691b      	ldr	r3, [r3, #16]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d110      	bne.n	800a770 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6a1b      	ldr	r3, [r3, #32]
 800a752:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	881b      	ldrh	r3, [r3, #0]
 800a758:	461a      	mov	r2, r3
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a762:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6a1b      	ldr	r3, [r3, #32]
 800a768:	1c9a      	adds	r2, r3, #2
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	621a      	str	r2, [r3, #32]
 800a76e:	e008      	b.n	800a782 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6a1b      	ldr	r3, [r3, #32]
 800a774:	1c59      	adds	r1, r3, #1
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	6211      	str	r1, [r2, #32]
 800a77a:	781a      	ldrb	r2, [r3, #0]
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a786:	b29b      	uxth	r3, r3
 800a788:	3b01      	subs	r3, #1
 800a78a:	b29b      	uxth	r3, r3
 800a78c:	687a      	ldr	r2, [r7, #4]
 800a78e:	4619      	mov	r1, r3
 800a790:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a792:	2b00      	cmp	r3, #0
 800a794:	d10f      	bne.n	800a7b6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	68da      	ldr	r2, [r3, #12]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a7a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	68da      	ldr	r2, [r3, #12]
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	e000      	b.n	800a7bc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a7ba:	2302      	movs	r3, #2
  }
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3714      	adds	r7, #20
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr

0800a7c8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b082      	sub	sp, #8
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	68da      	ldr	r2, [r3, #12]
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a7de:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2220      	movs	r2, #32
 800a7e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f7ff feff 	bl	800a5ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a7ee:	2300      	movs	r3, #0
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3708      	adds	r7, #8
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}

0800a7f8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b08c      	sub	sp, #48	@ 0x30
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a800:	2300      	movs	r3, #0
 800a802:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a804:	2300      	movs	r3, #0
 800a806:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	2b22      	cmp	r3, #34	@ 0x22
 800a812:	f040 80aa 	bne.w	800a96a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a81e:	d115      	bne.n	800a84c <UART_Receive_IT+0x54>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d111      	bne.n	800a84c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a82c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	b29b      	uxth	r3, r3
 800a836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a83a:	b29a      	uxth	r2, r3
 800a83c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a83e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a844:	1c9a      	adds	r2, r3, #2
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	629a      	str	r2, [r3, #40]	@ 0x28
 800a84a:	e024      	b.n	800a896 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a850:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	689b      	ldr	r3, [r3, #8]
 800a856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a85a:	d007      	beq.n	800a86c <UART_Receive_IT+0x74>
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	689b      	ldr	r3, [r3, #8]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d10a      	bne.n	800a87a <UART_Receive_IT+0x82>
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	691b      	ldr	r3, [r3, #16]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d106      	bne.n	800a87a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	b2da      	uxtb	r2, r3
 800a874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a876:	701a      	strb	r2, [r3, #0]
 800a878:	e008      	b.n	800a88c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	685b      	ldr	r3, [r3, #4]
 800a880:	b2db      	uxtb	r3, r3
 800a882:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a886:	b2da      	uxtb	r2, r3
 800a888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a88a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a890:	1c5a      	adds	r2, r3, #1
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a89a:	b29b      	uxth	r3, r3
 800a89c:	3b01      	subs	r3, #1
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	4619      	mov	r1, r3
 800a8a4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d15d      	bne.n	800a966 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	68da      	ldr	r2, [r3, #12]
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f022 0220 	bic.w	r2, r2, #32
 800a8b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	68da      	ldr	r2, [r3, #12]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a8c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	695a      	ldr	r2, [r3, #20]
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f022 0201 	bic.w	r2, r2, #1
 800a8d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2220      	movs	r2, #32
 800a8de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d135      	bne.n	800a95c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	330c      	adds	r3, #12
 800a8fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	e853 3f00 	ldrex	r3, [r3]
 800a904:	613b      	str	r3, [r7, #16]
   return(result);
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	f023 0310 	bic.w	r3, r3, #16
 800a90c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	330c      	adds	r3, #12
 800a914:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a916:	623a      	str	r2, [r7, #32]
 800a918:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a91a:	69f9      	ldr	r1, [r7, #28]
 800a91c:	6a3a      	ldr	r2, [r7, #32]
 800a91e:	e841 2300 	strex	r3, r2, [r1]
 800a922:	61bb      	str	r3, [r7, #24]
   return(result);
 800a924:	69bb      	ldr	r3, [r7, #24]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d1e5      	bne.n	800a8f6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f003 0310 	and.w	r3, r3, #16
 800a934:	2b10      	cmp	r3, #16
 800a936:	d10a      	bne.n	800a94e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a938:	2300      	movs	r3, #0
 800a93a:	60fb      	str	r3, [r7, #12]
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	60fb      	str	r3, [r7, #12]
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	60fb      	str	r3, [r7, #12]
 800a94c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a952:	4619      	mov	r1, r3
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f7ff fe67 	bl	800a628 <HAL_UARTEx_RxEventCallback>
 800a95a:	e002      	b.n	800a962 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f7ff fe4f 	bl	800a600 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a962:	2300      	movs	r3, #0
 800a964:	e002      	b.n	800a96c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a966:	2300      	movs	r3, #0
 800a968:	e000      	b.n	800a96c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a96a:	2302      	movs	r3, #2
  }
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3730      	adds	r7, #48	@ 0x30
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}

0800a974 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a974:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a978:	b0c0      	sub	sp, #256	@ 0x100
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	691b      	ldr	r3, [r3, #16]
 800a988:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a98c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a990:	68d9      	ldr	r1, [r3, #12]
 800a992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	ea40 0301 	orr.w	r3, r0, r1
 800a99c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a99e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9a2:	689a      	ldr	r2, [r3, #8]
 800a9a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9a8:	691b      	ldr	r3, [r3, #16]
 800a9aa:	431a      	orrs	r2, r3
 800a9ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9b0:	695b      	ldr	r3, [r3, #20]
 800a9b2:	431a      	orrs	r2, r3
 800a9b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9b8:	69db      	ldr	r3, [r3, #28]
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a9c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	68db      	ldr	r3, [r3, #12]
 800a9c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a9cc:	f021 010c 	bic.w	r1, r1, #12
 800a9d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9d4:	681a      	ldr	r2, [r3, #0]
 800a9d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a9da:	430b      	orrs	r3, r1
 800a9dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a9de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	695b      	ldr	r3, [r3, #20]
 800a9e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a9ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9ee:	6999      	ldr	r1, [r3, #24]
 800a9f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	ea40 0301 	orr.w	r3, r0, r1
 800a9fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a9fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa00:	681a      	ldr	r2, [r3, #0]
 800aa02:	4b8f      	ldr	r3, [pc, #572]	@ (800ac40 <UART_SetConfig+0x2cc>)
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d005      	beq.n	800aa14 <UART_SetConfig+0xa0>
 800aa08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	4b8d      	ldr	r3, [pc, #564]	@ (800ac44 <UART_SetConfig+0x2d0>)
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d104      	bne.n	800aa1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800aa14:	f7fd fbae 	bl	8008174 <HAL_RCC_GetPCLK2Freq>
 800aa18:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800aa1c:	e003      	b.n	800aa26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800aa1e:	f7fd fb95 	bl	800814c <HAL_RCC_GetPCLK1Freq>
 800aa22:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aa26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa2a:	69db      	ldr	r3, [r3, #28]
 800aa2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa30:	f040 810c 	bne.w	800ac4c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800aa34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa38:	2200      	movs	r2, #0
 800aa3a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800aa3e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800aa42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800aa46:	4622      	mov	r2, r4
 800aa48:	462b      	mov	r3, r5
 800aa4a:	1891      	adds	r1, r2, r2
 800aa4c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800aa4e:	415b      	adcs	r3, r3
 800aa50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800aa56:	4621      	mov	r1, r4
 800aa58:	eb12 0801 	adds.w	r8, r2, r1
 800aa5c:	4629      	mov	r1, r5
 800aa5e:	eb43 0901 	adc.w	r9, r3, r1
 800aa62:	f04f 0200 	mov.w	r2, #0
 800aa66:	f04f 0300 	mov.w	r3, #0
 800aa6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800aa6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800aa72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800aa76:	4690      	mov	r8, r2
 800aa78:	4699      	mov	r9, r3
 800aa7a:	4623      	mov	r3, r4
 800aa7c:	eb18 0303 	adds.w	r3, r8, r3
 800aa80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800aa84:	462b      	mov	r3, r5
 800aa86:	eb49 0303 	adc.w	r3, r9, r3
 800aa8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800aa8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa92:	685b      	ldr	r3, [r3, #4]
 800aa94:	2200      	movs	r2, #0
 800aa96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800aa9a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800aa9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	18db      	adds	r3, r3, r3
 800aaa6:	653b      	str	r3, [r7, #80]	@ 0x50
 800aaa8:	4613      	mov	r3, r2
 800aaaa:	eb42 0303 	adc.w	r3, r2, r3
 800aaae:	657b      	str	r3, [r7, #84]	@ 0x54
 800aab0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800aab4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800aab8:	f7f5 ff48 	bl	800094c <__aeabi_uldivmod>
 800aabc:	4602      	mov	r2, r0
 800aabe:	460b      	mov	r3, r1
 800aac0:	4b61      	ldr	r3, [pc, #388]	@ (800ac48 <UART_SetConfig+0x2d4>)
 800aac2:	fba3 2302 	umull	r2, r3, r3, r2
 800aac6:	095b      	lsrs	r3, r3, #5
 800aac8:	011c      	lsls	r4, r3, #4
 800aaca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aace:	2200      	movs	r2, #0
 800aad0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aad4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800aad8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800aadc:	4642      	mov	r2, r8
 800aade:	464b      	mov	r3, r9
 800aae0:	1891      	adds	r1, r2, r2
 800aae2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800aae4:	415b      	adcs	r3, r3
 800aae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aae8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800aaec:	4641      	mov	r1, r8
 800aaee:	eb12 0a01 	adds.w	sl, r2, r1
 800aaf2:	4649      	mov	r1, r9
 800aaf4:	eb43 0b01 	adc.w	fp, r3, r1
 800aaf8:	f04f 0200 	mov.w	r2, #0
 800aafc:	f04f 0300 	mov.w	r3, #0
 800ab00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ab04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ab08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ab0c:	4692      	mov	sl, r2
 800ab0e:	469b      	mov	fp, r3
 800ab10:	4643      	mov	r3, r8
 800ab12:	eb1a 0303 	adds.w	r3, sl, r3
 800ab16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ab1a:	464b      	mov	r3, r9
 800ab1c:	eb4b 0303 	adc.w	r3, fp, r3
 800ab20:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ab24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ab30:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800ab34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ab38:	460b      	mov	r3, r1
 800ab3a:	18db      	adds	r3, r3, r3
 800ab3c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab3e:	4613      	mov	r3, r2
 800ab40:	eb42 0303 	adc.w	r3, r2, r3
 800ab44:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800ab4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800ab4e:	f7f5 fefd 	bl	800094c <__aeabi_uldivmod>
 800ab52:	4602      	mov	r2, r0
 800ab54:	460b      	mov	r3, r1
 800ab56:	4611      	mov	r1, r2
 800ab58:	4b3b      	ldr	r3, [pc, #236]	@ (800ac48 <UART_SetConfig+0x2d4>)
 800ab5a:	fba3 2301 	umull	r2, r3, r3, r1
 800ab5e:	095b      	lsrs	r3, r3, #5
 800ab60:	2264      	movs	r2, #100	@ 0x64
 800ab62:	fb02 f303 	mul.w	r3, r2, r3
 800ab66:	1acb      	subs	r3, r1, r3
 800ab68:	00db      	lsls	r3, r3, #3
 800ab6a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800ab6e:	4b36      	ldr	r3, [pc, #216]	@ (800ac48 <UART_SetConfig+0x2d4>)
 800ab70:	fba3 2302 	umull	r2, r3, r3, r2
 800ab74:	095b      	lsrs	r3, r3, #5
 800ab76:	005b      	lsls	r3, r3, #1
 800ab78:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800ab7c:	441c      	add	r4, r3
 800ab7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab82:	2200      	movs	r2, #0
 800ab84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ab88:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800ab8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800ab90:	4642      	mov	r2, r8
 800ab92:	464b      	mov	r3, r9
 800ab94:	1891      	adds	r1, r2, r2
 800ab96:	63b9      	str	r1, [r7, #56]	@ 0x38
 800ab98:	415b      	adcs	r3, r3
 800ab9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800aba0:	4641      	mov	r1, r8
 800aba2:	1851      	adds	r1, r2, r1
 800aba4:	6339      	str	r1, [r7, #48]	@ 0x30
 800aba6:	4649      	mov	r1, r9
 800aba8:	414b      	adcs	r3, r1
 800abaa:	637b      	str	r3, [r7, #52]	@ 0x34
 800abac:	f04f 0200 	mov.w	r2, #0
 800abb0:	f04f 0300 	mov.w	r3, #0
 800abb4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800abb8:	4659      	mov	r1, fp
 800abba:	00cb      	lsls	r3, r1, #3
 800abbc:	4651      	mov	r1, sl
 800abbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800abc2:	4651      	mov	r1, sl
 800abc4:	00ca      	lsls	r2, r1, #3
 800abc6:	4610      	mov	r0, r2
 800abc8:	4619      	mov	r1, r3
 800abca:	4603      	mov	r3, r0
 800abcc:	4642      	mov	r2, r8
 800abce:	189b      	adds	r3, r3, r2
 800abd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800abd4:	464b      	mov	r3, r9
 800abd6:	460a      	mov	r2, r1
 800abd8:	eb42 0303 	adc.w	r3, r2, r3
 800abdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800abe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	2200      	movs	r2, #0
 800abe8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800abec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800abf0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800abf4:	460b      	mov	r3, r1
 800abf6:	18db      	adds	r3, r3, r3
 800abf8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800abfa:	4613      	mov	r3, r2
 800abfc:	eb42 0303 	adc.w	r3, r2, r3
 800ac00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ac06:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ac0a:	f7f5 fe9f 	bl	800094c <__aeabi_uldivmod>
 800ac0e:	4602      	mov	r2, r0
 800ac10:	460b      	mov	r3, r1
 800ac12:	4b0d      	ldr	r3, [pc, #52]	@ (800ac48 <UART_SetConfig+0x2d4>)
 800ac14:	fba3 1302 	umull	r1, r3, r3, r2
 800ac18:	095b      	lsrs	r3, r3, #5
 800ac1a:	2164      	movs	r1, #100	@ 0x64
 800ac1c:	fb01 f303 	mul.w	r3, r1, r3
 800ac20:	1ad3      	subs	r3, r2, r3
 800ac22:	00db      	lsls	r3, r3, #3
 800ac24:	3332      	adds	r3, #50	@ 0x32
 800ac26:	4a08      	ldr	r2, [pc, #32]	@ (800ac48 <UART_SetConfig+0x2d4>)
 800ac28:	fba2 2303 	umull	r2, r3, r2, r3
 800ac2c:	095b      	lsrs	r3, r3, #5
 800ac2e:	f003 0207 	and.w	r2, r3, #7
 800ac32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	4422      	add	r2, r4
 800ac3a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ac3c:	e106      	b.n	800ae4c <UART_SetConfig+0x4d8>
 800ac3e:	bf00      	nop
 800ac40:	40011000 	.word	0x40011000
 800ac44:	40011400 	.word	0x40011400
 800ac48:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ac4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ac50:	2200      	movs	r2, #0
 800ac52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ac56:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ac5a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ac5e:	4642      	mov	r2, r8
 800ac60:	464b      	mov	r3, r9
 800ac62:	1891      	adds	r1, r2, r2
 800ac64:	6239      	str	r1, [r7, #32]
 800ac66:	415b      	adcs	r3, r3
 800ac68:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ac6e:	4641      	mov	r1, r8
 800ac70:	1854      	adds	r4, r2, r1
 800ac72:	4649      	mov	r1, r9
 800ac74:	eb43 0501 	adc.w	r5, r3, r1
 800ac78:	f04f 0200 	mov.w	r2, #0
 800ac7c:	f04f 0300 	mov.w	r3, #0
 800ac80:	00eb      	lsls	r3, r5, #3
 800ac82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ac86:	00e2      	lsls	r2, r4, #3
 800ac88:	4614      	mov	r4, r2
 800ac8a:	461d      	mov	r5, r3
 800ac8c:	4643      	mov	r3, r8
 800ac8e:	18e3      	adds	r3, r4, r3
 800ac90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ac94:	464b      	mov	r3, r9
 800ac96:	eb45 0303 	adc.w	r3, r5, r3
 800ac9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ac9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	2200      	movs	r2, #0
 800aca6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800acaa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800acae:	f04f 0200 	mov.w	r2, #0
 800acb2:	f04f 0300 	mov.w	r3, #0
 800acb6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800acba:	4629      	mov	r1, r5
 800acbc:	008b      	lsls	r3, r1, #2
 800acbe:	4621      	mov	r1, r4
 800acc0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800acc4:	4621      	mov	r1, r4
 800acc6:	008a      	lsls	r2, r1, #2
 800acc8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800accc:	f7f5 fe3e 	bl	800094c <__aeabi_uldivmod>
 800acd0:	4602      	mov	r2, r0
 800acd2:	460b      	mov	r3, r1
 800acd4:	4b60      	ldr	r3, [pc, #384]	@ (800ae58 <UART_SetConfig+0x4e4>)
 800acd6:	fba3 2302 	umull	r2, r3, r3, r2
 800acda:	095b      	lsrs	r3, r3, #5
 800acdc:	011c      	lsls	r4, r3, #4
 800acde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ace2:	2200      	movs	r2, #0
 800ace4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ace8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800acec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800acf0:	4642      	mov	r2, r8
 800acf2:	464b      	mov	r3, r9
 800acf4:	1891      	adds	r1, r2, r2
 800acf6:	61b9      	str	r1, [r7, #24]
 800acf8:	415b      	adcs	r3, r3
 800acfa:	61fb      	str	r3, [r7, #28]
 800acfc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ad00:	4641      	mov	r1, r8
 800ad02:	1851      	adds	r1, r2, r1
 800ad04:	6139      	str	r1, [r7, #16]
 800ad06:	4649      	mov	r1, r9
 800ad08:	414b      	adcs	r3, r1
 800ad0a:	617b      	str	r3, [r7, #20]
 800ad0c:	f04f 0200 	mov.w	r2, #0
 800ad10:	f04f 0300 	mov.w	r3, #0
 800ad14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ad18:	4659      	mov	r1, fp
 800ad1a:	00cb      	lsls	r3, r1, #3
 800ad1c:	4651      	mov	r1, sl
 800ad1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ad22:	4651      	mov	r1, sl
 800ad24:	00ca      	lsls	r2, r1, #3
 800ad26:	4610      	mov	r0, r2
 800ad28:	4619      	mov	r1, r3
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	4642      	mov	r2, r8
 800ad2e:	189b      	adds	r3, r3, r2
 800ad30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ad34:	464b      	mov	r3, r9
 800ad36:	460a      	mov	r2, r1
 800ad38:	eb42 0303 	adc.w	r3, r2, r3
 800ad3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ad40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad44:	685b      	ldr	r3, [r3, #4]
 800ad46:	2200      	movs	r2, #0
 800ad48:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ad4a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ad4c:	f04f 0200 	mov.w	r2, #0
 800ad50:	f04f 0300 	mov.w	r3, #0
 800ad54:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ad58:	4649      	mov	r1, r9
 800ad5a:	008b      	lsls	r3, r1, #2
 800ad5c:	4641      	mov	r1, r8
 800ad5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ad62:	4641      	mov	r1, r8
 800ad64:	008a      	lsls	r2, r1, #2
 800ad66:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ad6a:	f7f5 fdef 	bl	800094c <__aeabi_uldivmod>
 800ad6e:	4602      	mov	r2, r0
 800ad70:	460b      	mov	r3, r1
 800ad72:	4611      	mov	r1, r2
 800ad74:	4b38      	ldr	r3, [pc, #224]	@ (800ae58 <UART_SetConfig+0x4e4>)
 800ad76:	fba3 2301 	umull	r2, r3, r3, r1
 800ad7a:	095b      	lsrs	r3, r3, #5
 800ad7c:	2264      	movs	r2, #100	@ 0x64
 800ad7e:	fb02 f303 	mul.w	r3, r2, r3
 800ad82:	1acb      	subs	r3, r1, r3
 800ad84:	011b      	lsls	r3, r3, #4
 800ad86:	3332      	adds	r3, #50	@ 0x32
 800ad88:	4a33      	ldr	r2, [pc, #204]	@ (800ae58 <UART_SetConfig+0x4e4>)
 800ad8a:	fba2 2303 	umull	r2, r3, r2, r3
 800ad8e:	095b      	lsrs	r3, r3, #5
 800ad90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ad94:	441c      	add	r4, r3
 800ad96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	673b      	str	r3, [r7, #112]	@ 0x70
 800ad9e:	677a      	str	r2, [r7, #116]	@ 0x74
 800ada0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ada4:	4642      	mov	r2, r8
 800ada6:	464b      	mov	r3, r9
 800ada8:	1891      	adds	r1, r2, r2
 800adaa:	60b9      	str	r1, [r7, #8]
 800adac:	415b      	adcs	r3, r3
 800adae:	60fb      	str	r3, [r7, #12]
 800adb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800adb4:	4641      	mov	r1, r8
 800adb6:	1851      	adds	r1, r2, r1
 800adb8:	6039      	str	r1, [r7, #0]
 800adba:	4649      	mov	r1, r9
 800adbc:	414b      	adcs	r3, r1
 800adbe:	607b      	str	r3, [r7, #4]
 800adc0:	f04f 0200 	mov.w	r2, #0
 800adc4:	f04f 0300 	mov.w	r3, #0
 800adc8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800adcc:	4659      	mov	r1, fp
 800adce:	00cb      	lsls	r3, r1, #3
 800add0:	4651      	mov	r1, sl
 800add2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800add6:	4651      	mov	r1, sl
 800add8:	00ca      	lsls	r2, r1, #3
 800adda:	4610      	mov	r0, r2
 800addc:	4619      	mov	r1, r3
 800adde:	4603      	mov	r3, r0
 800ade0:	4642      	mov	r2, r8
 800ade2:	189b      	adds	r3, r3, r2
 800ade4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ade6:	464b      	mov	r3, r9
 800ade8:	460a      	mov	r2, r1
 800adea:	eb42 0303 	adc.w	r3, r2, r3
 800adee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800adf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800adf4:	685b      	ldr	r3, [r3, #4]
 800adf6:	2200      	movs	r2, #0
 800adf8:	663b      	str	r3, [r7, #96]	@ 0x60
 800adfa:	667a      	str	r2, [r7, #100]	@ 0x64
 800adfc:	f04f 0200 	mov.w	r2, #0
 800ae00:	f04f 0300 	mov.w	r3, #0
 800ae04:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ae08:	4649      	mov	r1, r9
 800ae0a:	008b      	lsls	r3, r1, #2
 800ae0c:	4641      	mov	r1, r8
 800ae0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ae12:	4641      	mov	r1, r8
 800ae14:	008a      	lsls	r2, r1, #2
 800ae16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ae1a:	f7f5 fd97 	bl	800094c <__aeabi_uldivmod>
 800ae1e:	4602      	mov	r2, r0
 800ae20:	460b      	mov	r3, r1
 800ae22:	4b0d      	ldr	r3, [pc, #52]	@ (800ae58 <UART_SetConfig+0x4e4>)
 800ae24:	fba3 1302 	umull	r1, r3, r3, r2
 800ae28:	095b      	lsrs	r3, r3, #5
 800ae2a:	2164      	movs	r1, #100	@ 0x64
 800ae2c:	fb01 f303 	mul.w	r3, r1, r3
 800ae30:	1ad3      	subs	r3, r2, r3
 800ae32:	011b      	lsls	r3, r3, #4
 800ae34:	3332      	adds	r3, #50	@ 0x32
 800ae36:	4a08      	ldr	r2, [pc, #32]	@ (800ae58 <UART_SetConfig+0x4e4>)
 800ae38:	fba2 2303 	umull	r2, r3, r2, r3
 800ae3c:	095b      	lsrs	r3, r3, #5
 800ae3e:	f003 020f 	and.w	r2, r3, #15
 800ae42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	4422      	add	r2, r4
 800ae4a:	609a      	str	r2, [r3, #8]
}
 800ae4c:	bf00      	nop
 800ae4e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ae52:	46bd      	mov	sp, r7
 800ae54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ae58:	51eb851f 	.word	0x51eb851f

0800ae5c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800ae5c:	b084      	sub	sp, #16
 800ae5e:	b480      	push	{r7}
 800ae60:	b085      	sub	sp, #20
 800ae62:	af00      	add	r7, sp, #0
 800ae64:	6078      	str	r0, [r7, #4]
 800ae66:	f107 001c 	add.w	r0, r7, #28
 800ae6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800ae72:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800ae74:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800ae76:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800ae78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800ae7a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800ae7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800ae7e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800ae80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800ae82:	431a      	orrs	r2, r3
             Init.ClockDiv
 800ae84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800ae86:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800ae88:	68fa      	ldr	r2, [r7, #12]
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	685b      	ldr	r3, [r3, #4]
 800ae92:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800ae96:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ae9a:	68fa      	ldr	r2, [r7, #12]
 800ae9c:	431a      	orrs	r2, r3
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800aea2:	2300      	movs	r3, #0
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3714      	adds	r7, #20
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeae:	b004      	add	sp, #16
 800aeb0:	4770      	bx	lr

0800aeb2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800aeb2:	b480      	push	{r7}
 800aeb4:	b083      	sub	sp, #12
 800aeb6:	af00      	add	r7, sp, #0
 800aeb8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800aec0:	4618      	mov	r0, r3
 800aec2:	370c      	adds	r7, #12
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr

0800aecc <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800aecc:	b480      	push	{r7}
 800aece:	b083      	sub	sp, #12
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2203      	movs	r2, #3
 800aed8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800aeda:	2300      	movs	r3, #0
}
 800aedc:	4618      	mov	r0, r3
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f003 0303 	and.w	r3, r3, #3
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	370c      	adds	r7, #12
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr

0800af04 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800af04:	b480      	push	{r7}
 800af06:	b085      	sub	sp, #20
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
 800af0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800af0e:	2300      	movs	r3, #0
 800af10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	681a      	ldr	r2, [r3, #0]
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800af22:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800af28:	431a      	orrs	r2, r3
                       Command->CPSM);
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800af2e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800af30:	68fa      	ldr	r2, [r7, #12]
 800af32:	4313      	orrs	r3, r2
 800af34:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	68db      	ldr	r3, [r3, #12]
 800af3a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800af3e:	f023 030f 	bic.w	r3, r3, #15
 800af42:	68fa      	ldr	r2, [r7, #12]
 800af44:	431a      	orrs	r2, r3
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800af4a:	2300      	movs	r3, #0
}
 800af4c:	4618      	mov	r0, r3
 800af4e:	3714      	adds	r7, #20
 800af50:	46bd      	mov	sp, r7
 800af52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af56:	4770      	bx	lr

0800af58 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800af58:	b480      	push	{r7}
 800af5a:	b083      	sub	sp, #12
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	691b      	ldr	r3, [r3, #16]
 800af64:	b2db      	uxtb	r3, r3
}
 800af66:	4618      	mov	r0, r3
 800af68:	370c      	adds	r7, #12
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr

0800af72 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800af72:	b480      	push	{r7}
 800af74:	b085      	sub	sp, #20
 800af76:	af00      	add	r7, sp, #0
 800af78:	6078      	str	r0, [r7, #4]
 800af7a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	3314      	adds	r3, #20
 800af80:	461a      	mov	r2, r3
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	4413      	add	r3, r2
 800af86:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	681b      	ldr	r3, [r3, #0]
}  
 800af8c:	4618      	mov	r0, r3
 800af8e:	3714      	adds	r7, #20
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr

0800af98 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800af98:	b480      	push	{r7}
 800af9a:	b085      	sub	sp, #20
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800afa2:	2300      	movs	r3, #0
 800afa4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	681a      	ldr	r2, [r3, #0]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	685a      	ldr	r2, [r3, #4]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800afbe:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800afc4:	431a      	orrs	r2, r3
                       Data->DPSM);
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800afca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800afcc:	68fa      	ldr	r2, [r7, #12]
 800afce:	4313      	orrs	r3, r2
 800afd0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afd6:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	431a      	orrs	r2, r3
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800afe2:	2300      	movs	r3, #0

}
 800afe4:	4618      	mov	r0, r3
 800afe6:	3714      	adds	r7, #20
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr

0800aff0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b088      	sub	sp, #32
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
 800aff8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800affe:	2310      	movs	r3, #16
 800b000:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b002:	2340      	movs	r3, #64	@ 0x40
 800b004:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b006:	2300      	movs	r3, #0
 800b008:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b00a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b00e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b010:	f107 0308 	add.w	r3, r7, #8
 800b014:	4619      	mov	r1, r3
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f7ff ff74 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b01c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b020:	2110      	movs	r1, #16
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f000 fa18 	bl	800b458 <SDMMC_GetCmdResp1>
 800b028:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b02a:	69fb      	ldr	r3, [r7, #28]
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3720      	adds	r7, #32
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}

0800b034 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b088      	sub	sp, #32
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b042:	2311      	movs	r3, #17
 800b044:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b046:	2340      	movs	r3, #64	@ 0x40
 800b048:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b04a:	2300      	movs	r3, #0
 800b04c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b04e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b052:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b054:	f107 0308 	add.w	r3, r7, #8
 800b058:	4619      	mov	r1, r3
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f7ff ff52 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b060:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b064:	2111      	movs	r1, #17
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 f9f6 	bl	800b458 <SDMMC_GetCmdResp1>
 800b06c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b06e:	69fb      	ldr	r3, [r7, #28]
}
 800b070:	4618      	mov	r0, r3
 800b072:	3720      	adds	r7, #32
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}

0800b078 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b088      	sub	sp, #32
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b086:	2312      	movs	r3, #18
 800b088:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b08a:	2340      	movs	r3, #64	@ 0x40
 800b08c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b08e:	2300      	movs	r3, #0
 800b090:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b092:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b096:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b098:	f107 0308 	add.w	r3, r7, #8
 800b09c:	4619      	mov	r1, r3
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f7ff ff30 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b0a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0a8:	2112      	movs	r1, #18
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f000 f9d4 	bl	800b458 <SDMMC_GetCmdResp1>
 800b0b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0b2:	69fb      	ldr	r3, [r7, #28]
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3720      	adds	r7, #32
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b088      	sub	sp, #32
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b0ca:	2318      	movs	r3, #24
 800b0cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b0ce:	2340      	movs	r3, #64	@ 0x40
 800b0d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0dc:	f107 0308 	add.w	r3, r7, #8
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f7ff ff0e 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b0e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0ec:	2118      	movs	r1, #24
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f000 f9b2 	bl	800b458 <SDMMC_GetCmdResp1>
 800b0f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0f6:	69fb      	ldr	r3, [r7, #28]
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3720      	adds	r7, #32
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}

0800b100 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b088      	sub	sp, #32
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b10e:	2319      	movs	r3, #25
 800b110:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b112:	2340      	movs	r3, #64	@ 0x40
 800b114:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b116:	2300      	movs	r3, #0
 800b118:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b11a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b11e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b120:	f107 0308 	add.w	r3, r7, #8
 800b124:	4619      	mov	r1, r3
 800b126:	6878      	ldr	r0, [r7, #4]
 800b128:	f7ff feec 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b12c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b130:	2119      	movs	r1, #25
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f000 f990 	bl	800b458 <SDMMC_GetCmdResp1>
 800b138:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b13a:	69fb      	ldr	r3, [r7, #28]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3720      	adds	r7, #32
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}

0800b144 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b088      	sub	sp, #32
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b14c:	2300      	movs	r3, #0
 800b14e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b150:	230c      	movs	r3, #12
 800b152:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b154:	2340      	movs	r3, #64	@ 0x40
 800b156:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b158:	2300      	movs	r3, #0
 800b15a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b15c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b160:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b162:	f107 0308 	add.w	r3, r7, #8
 800b166:	4619      	mov	r1, r3
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f7ff fecb 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b16e:	4a05      	ldr	r2, [pc, #20]	@ (800b184 <SDMMC_CmdStopTransfer+0x40>)
 800b170:	210c      	movs	r1, #12
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	f000 f970 	bl	800b458 <SDMMC_GetCmdResp1>
 800b178:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b17a:	69fb      	ldr	r3, [r7, #28]
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3720      	adds	r7, #32
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}
 800b184:	05f5e100 	.word	0x05f5e100

0800b188 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b08a      	sub	sp, #40	@ 0x28
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	60f8      	str	r0, [r7, #12]
 800b190:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b198:	2307      	movs	r3, #7
 800b19a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b19c:	2340      	movs	r3, #64	@ 0x40
 800b19e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1a8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1aa:	f107 0310 	add.w	r3, r7, #16
 800b1ae:	4619      	mov	r1, r3
 800b1b0:	68f8      	ldr	r0, [r7, #12]
 800b1b2:	f7ff fea7 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b1b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1ba:	2107      	movs	r1, #7
 800b1bc:	68f8      	ldr	r0, [r7, #12]
 800b1be:	f000 f94b 	bl	800b458 <SDMMC_GetCmdResp1>
 800b1c2:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800b1c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3728      	adds	r7, #40	@ 0x28
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b1ce:	b580      	push	{r7, lr}
 800b1d0:	b088      	sub	sp, #32
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1ec:	f107 0308 	add.w	r3, r7, #8
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	6878      	ldr	r0, [r7, #4]
 800b1f4:	f7ff fe86 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	f000 fb65 	bl	800b8c8 <SDMMC_GetCmdError>
 800b1fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b200:	69fb      	ldr	r3, [r7, #28]
}
 800b202:	4618      	mov	r0, r3
 800b204:	3720      	adds	r7, #32
 800b206:	46bd      	mov	sp, r7
 800b208:	bd80      	pop	{r7, pc}

0800b20a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b20a:	b580      	push	{r7, lr}
 800b20c:	b088      	sub	sp, #32
 800b20e:	af00      	add	r7, sp, #0
 800b210:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b212:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800b216:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b218:	2308      	movs	r3, #8
 800b21a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b21c:	2340      	movs	r3, #64	@ 0x40
 800b21e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b220:	2300      	movs	r3, #0
 800b222:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b224:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b228:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b22a:	f107 0308 	add.w	r3, r7, #8
 800b22e:	4619      	mov	r1, r3
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f7ff fe67 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f000 faf8 	bl	800b82c <SDMMC_GetCmdResp7>
 800b23c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b23e:	69fb      	ldr	r3, [r7, #28]
}
 800b240:	4618      	mov	r0, r3
 800b242:	3720      	adds	r7, #32
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}

0800b248 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b088      	sub	sp, #32
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
 800b250:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b256:	2337      	movs	r3, #55	@ 0x37
 800b258:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b25a:	2340      	movs	r3, #64	@ 0x40
 800b25c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b25e:	2300      	movs	r3, #0
 800b260:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b262:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b266:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b268:	f107 0308 	add.w	r3, r7, #8
 800b26c:	4619      	mov	r1, r3
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f7ff fe48 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b274:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b278:	2137      	movs	r1, #55	@ 0x37
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f000 f8ec 	bl	800b458 <SDMMC_GetCmdResp1>
 800b280:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b282:	69fb      	ldr	r3, [r7, #28]
}
 800b284:	4618      	mov	r0, r3
 800b286:	3720      	adds	r7, #32
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}

0800b28c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b088      	sub	sp, #32
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b29c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b2a2:	2329      	movs	r3, #41	@ 0x29
 800b2a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2a6:	2340      	movs	r3, #64	@ 0x40
 800b2a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2b4:	f107 0308 	add.w	r3, r7, #8
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f7ff fe22 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b2c0:	6878      	ldr	r0, [r7, #4]
 800b2c2:	f000 f9ff 	bl	800b6c4 <SDMMC_GetCmdResp3>
 800b2c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2c8:	69fb      	ldr	r3, [r7, #28]
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	3720      	adds	r7, #32
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	bd80      	pop	{r7, pc}

0800b2d2 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800b2d2:	b580      	push	{r7, lr}
 800b2d4:	b088      	sub	sp, #32
 800b2d6:	af00      	add	r7, sp, #0
 800b2d8:	6078      	str	r0, [r7, #4]
 800b2da:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b2e0:	2306      	movs	r3, #6
 800b2e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2e4:	2340      	movs	r3, #64	@ 0x40
 800b2e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2f2:	f107 0308 	add.w	r3, r7, #8
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f7ff fe03 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800b2fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b302:	2106      	movs	r1, #6
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f000 f8a7 	bl	800b458 <SDMMC_GetCmdResp1>
 800b30a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b30c:	69fb      	ldr	r3, [r7, #28]
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3720      	adds	r7, #32
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}

0800b316 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800b316:	b580      	push	{r7, lr}
 800b318:	b088      	sub	sp, #32
 800b31a:	af00      	add	r7, sp, #0
 800b31c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b31e:	2300      	movs	r3, #0
 800b320:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b322:	2333      	movs	r3, #51	@ 0x33
 800b324:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b326:	2340      	movs	r3, #64	@ 0x40
 800b328:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b32a:	2300      	movs	r3, #0
 800b32c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b32e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b332:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b334:	f107 0308 	add.w	r3, r7, #8
 800b338:	4619      	mov	r1, r3
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f7ff fde2 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800b340:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b344:	2133      	movs	r1, #51	@ 0x33
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f000 f886 	bl	800b458 <SDMMC_GetCmdResp1>
 800b34c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b34e:	69fb      	ldr	r3, [r7, #28]
}
 800b350:	4618      	mov	r0, r3
 800b352:	3720      	adds	r7, #32
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b088      	sub	sp, #32
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b360:	2300      	movs	r3, #0
 800b362:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b364:	2302      	movs	r3, #2
 800b366:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b368:	23c0      	movs	r3, #192	@ 0xc0
 800b36a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b36c:	2300      	movs	r3, #0
 800b36e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b370:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b374:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b376:	f107 0308 	add.w	r3, r7, #8
 800b37a:	4619      	mov	r1, r3
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f7ff fdc1 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f000 f956 	bl	800b634 <SDMMC_GetCmdResp2>
 800b388:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b38a:	69fb      	ldr	r3, [r7, #28]
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3720      	adds	r7, #32
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}

0800b394 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b088      	sub	sp, #32
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b3a2:	2309      	movs	r3, #9
 800b3a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b3a6:	23c0      	movs	r3, #192	@ 0xc0
 800b3a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b3b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3b4:	f107 0308 	add.w	r3, r7, #8
 800b3b8:	4619      	mov	r1, r3
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f7ff fda2 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f000 f937 	bl	800b634 <SDMMC_GetCmdResp2>
 800b3c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3c8:	69fb      	ldr	r3, [r7, #28]
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	3720      	adds	r7, #32
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}

0800b3d2 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b3d2:	b580      	push	{r7, lr}
 800b3d4:	b088      	sub	sp, #32
 800b3d6:	af00      	add	r7, sp, #0
 800b3d8:	6078      	str	r0, [r7, #4]
 800b3da:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b3e0:	2303      	movs	r3, #3
 800b3e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3e4:	2340      	movs	r3, #64	@ 0x40
 800b3e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b3f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3f2:	f107 0308 	add.w	r3, r7, #8
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f7ff fd83 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b3fe:	683a      	ldr	r2, [r7, #0]
 800b400:	2103      	movs	r1, #3
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f000 f99c 	bl	800b740 <SDMMC_GetCmdResp6>
 800b408:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b40a:	69fb      	ldr	r3, [r7, #28]
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3720      	adds	r7, #32
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b088      	sub	sp, #32
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
 800b41c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b422:	230d      	movs	r3, #13
 800b424:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b426:	2340      	movs	r3, #64	@ 0x40
 800b428:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b42a:	2300      	movs	r3, #0
 800b42c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b42e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b432:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b434:	f107 0308 	add.w	r3, r7, #8
 800b438:	4619      	mov	r1, r3
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f7ff fd62 	bl	800af04 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b440:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b444:	210d      	movs	r1, #13
 800b446:	6878      	ldr	r0, [r7, #4]
 800b448:	f000 f806 	bl	800b458 <SDMMC_GetCmdResp1>
 800b44c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b44e:	69fb      	ldr	r3, [r7, #28]
}
 800b450:	4618      	mov	r0, r3
 800b452:	3720      	adds	r7, #32
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}

0800b458 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b088      	sub	sp, #32
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	60f8      	str	r0, [r7, #12]
 800b460:	460b      	mov	r3, r1
 800b462:	607a      	str	r2, [r7, #4]
 800b464:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b466:	4b70      	ldr	r3, [pc, #448]	@ (800b628 <SDMMC_GetCmdResp1+0x1d0>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	4a70      	ldr	r2, [pc, #448]	@ (800b62c <SDMMC_GetCmdResp1+0x1d4>)
 800b46c:	fba2 2303 	umull	r2, r3, r2, r3
 800b470:	0a5a      	lsrs	r2, r3, #9
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	fb02 f303 	mul.w	r3, r2, r3
 800b478:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b47a:	69fb      	ldr	r3, [r7, #28]
 800b47c:	1e5a      	subs	r2, r3, #1
 800b47e:	61fa      	str	r2, [r7, #28]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d102      	bne.n	800b48a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b484:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b488:	e0c9      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b48e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b496:	2b00      	cmp	r3, #0
 800b498:	d0ef      	beq.n	800b47a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b49a:	69bb      	ldr	r3, [r7, #24]
 800b49c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d1ea      	bne.n	800b47a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4a8:	f003 0304 	and.w	r3, r3, #4
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d004      	beq.n	800b4ba <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2204      	movs	r2, #4
 800b4b4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b4b6:	2304      	movs	r3, #4
 800b4b8:	e0b1      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4be:	f003 0301 	and.w	r3, r3, #1
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d004      	beq.n	800b4d0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4cc:	2301      	movs	r3, #1
 800b4ce:	e0a6      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	22c5      	movs	r2, #197	@ 0xc5
 800b4d4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b4d6:	68f8      	ldr	r0, [r7, #12]
 800b4d8:	f7ff fd3e 	bl	800af58 <SDIO_GetCommandResponse>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	461a      	mov	r2, r3
 800b4e0:	7afb      	ldrb	r3, [r7, #11]
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d001      	beq.n	800b4ea <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	e099      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b4ea:	2100      	movs	r1, #0
 800b4ec:	68f8      	ldr	r0, [r7, #12]
 800b4ee:	f7ff fd40 	bl	800af72 <SDIO_GetResponse>
 800b4f2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b4f4:	697a      	ldr	r2, [r7, #20]
 800b4f6:	4b4e      	ldr	r3, [pc, #312]	@ (800b630 <SDMMC_GetCmdResp1+0x1d8>)
 800b4f8:	4013      	ands	r3, r2
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d101      	bne.n	800b502 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b4fe:	2300      	movs	r3, #0
 800b500:	e08d      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	2b00      	cmp	r3, #0
 800b506:	da02      	bge.n	800b50e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b508:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b50c:	e087      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b514:	2b00      	cmp	r3, #0
 800b516:	d001      	beq.n	800b51c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b518:	2340      	movs	r3, #64	@ 0x40
 800b51a:	e080      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b522:	2b00      	cmp	r3, #0
 800b524:	d001      	beq.n	800b52a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b526:	2380      	movs	r3, #128	@ 0x80
 800b528:	e079      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b530:	2b00      	cmp	r3, #0
 800b532:	d002      	beq.n	800b53a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b534:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b538:	e071      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b540:	2b00      	cmp	r3, #0
 800b542:	d002      	beq.n	800b54a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b544:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b548:	e069      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b550:	2b00      	cmp	r3, #0
 800b552:	d002      	beq.n	800b55a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b554:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b558:	e061      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b560:	2b00      	cmp	r3, #0
 800b562:	d002      	beq.n	800b56a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b564:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b568:	e059      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b570:	2b00      	cmp	r3, #0
 800b572:	d002      	beq.n	800b57a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b574:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b578:	e051      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b580:	2b00      	cmp	r3, #0
 800b582:	d002      	beq.n	800b58a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b584:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b588:	e049      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b590:	2b00      	cmp	r3, #0
 800b592:	d002      	beq.n	800b59a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b594:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b598:	e041      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d002      	beq.n	800b5aa <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b5a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b5a8:	e039      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d002      	beq.n	800b5ba <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b5b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800b5b8:	e031      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d002      	beq.n	800b5ca <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b5c4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800b5c8:	e029      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b5ca:	697b      	ldr	r3, [r7, #20]
 800b5cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d002      	beq.n	800b5da <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b5d4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b5d8:	e021      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d002      	beq.n	800b5ea <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b5e4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b5e8:	e019      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d002      	beq.n	800b5fa <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b5f4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b5f8:	e011      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b5fa:	697b      	ldr	r3, [r7, #20]
 800b5fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b600:	2b00      	cmp	r3, #0
 800b602:	d002      	beq.n	800b60a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b604:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b608:	e009      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	f003 0308 	and.w	r3, r3, #8
 800b610:	2b00      	cmp	r3, #0
 800b612:	d002      	beq.n	800b61a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b614:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800b618:	e001      	b.n	800b61e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b61a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b61e:	4618      	mov	r0, r3
 800b620:	3720      	adds	r7, #32
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}
 800b626:	bf00      	nop
 800b628:	2000006c 	.word	0x2000006c
 800b62c:	10624dd3 	.word	0x10624dd3
 800b630:	fdffe008 	.word	0xfdffe008

0800b634 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b634:	b480      	push	{r7}
 800b636:	b085      	sub	sp, #20
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b63c:	4b1f      	ldr	r3, [pc, #124]	@ (800b6bc <SDMMC_GetCmdResp2+0x88>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	4a1f      	ldr	r2, [pc, #124]	@ (800b6c0 <SDMMC_GetCmdResp2+0x8c>)
 800b642:	fba2 2303 	umull	r2, r3, r2, r3
 800b646:	0a5b      	lsrs	r3, r3, #9
 800b648:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b64c:	fb02 f303 	mul.w	r3, r2, r3
 800b650:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	1e5a      	subs	r2, r3, #1
 800b656:	60fa      	str	r2, [r7, #12]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d102      	bne.n	800b662 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b65c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b660:	e026      	b.n	800b6b0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b666:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d0ef      	beq.n	800b652 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d1ea      	bne.n	800b652 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b680:	f003 0304 	and.w	r3, r3, #4
 800b684:	2b00      	cmp	r3, #0
 800b686:	d004      	beq.n	800b692 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2204      	movs	r2, #4
 800b68c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b68e:	2304      	movs	r3, #4
 800b690:	e00e      	b.n	800b6b0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b696:	f003 0301 	and.w	r3, r3, #1
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d004      	beq.n	800b6a8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2201      	movs	r2, #1
 800b6a2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	e003      	b.n	800b6b0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	22c5      	movs	r2, #197	@ 0xc5
 800b6ac:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800b6ae:	2300      	movs	r3, #0
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3714      	adds	r7, #20
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr
 800b6bc:	2000006c 	.word	0x2000006c
 800b6c0:	10624dd3 	.word	0x10624dd3

0800b6c4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b085      	sub	sp, #20
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b6cc:	4b1a      	ldr	r3, [pc, #104]	@ (800b738 <SDMMC_GetCmdResp3+0x74>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	4a1a      	ldr	r2, [pc, #104]	@ (800b73c <SDMMC_GetCmdResp3+0x78>)
 800b6d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b6d6:	0a5b      	lsrs	r3, r3, #9
 800b6d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6dc:	fb02 f303 	mul.w	r3, r2, r3
 800b6e0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	1e5a      	subs	r2, r3, #1
 800b6e6:	60fa      	str	r2, [r7, #12]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d102      	bne.n	800b6f2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b6ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b6f0:	e01b      	b.n	800b72a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6f6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d0ef      	beq.n	800b6e2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d1ea      	bne.n	800b6e2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b710:	f003 0304 	and.w	r3, r3, #4
 800b714:	2b00      	cmp	r3, #0
 800b716:	d004      	beq.n	800b722 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2204      	movs	r2, #4
 800b71c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b71e:	2304      	movs	r3, #4
 800b720:	e003      	b.n	800b72a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	22c5      	movs	r2, #197	@ 0xc5
 800b726:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3714      	adds	r7, #20
 800b72e:	46bd      	mov	sp, r7
 800b730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b734:	4770      	bx	lr
 800b736:	bf00      	nop
 800b738:	2000006c 	.word	0x2000006c
 800b73c:	10624dd3 	.word	0x10624dd3

0800b740 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b088      	sub	sp, #32
 800b744:	af00      	add	r7, sp, #0
 800b746:	60f8      	str	r0, [r7, #12]
 800b748:	460b      	mov	r3, r1
 800b74a:	607a      	str	r2, [r7, #4]
 800b74c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b74e:	4b35      	ldr	r3, [pc, #212]	@ (800b824 <SDMMC_GetCmdResp6+0xe4>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	4a35      	ldr	r2, [pc, #212]	@ (800b828 <SDMMC_GetCmdResp6+0xe8>)
 800b754:	fba2 2303 	umull	r2, r3, r2, r3
 800b758:	0a5b      	lsrs	r3, r3, #9
 800b75a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b75e:	fb02 f303 	mul.w	r3, r2, r3
 800b762:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b764:	69fb      	ldr	r3, [r7, #28]
 800b766:	1e5a      	subs	r2, r3, #1
 800b768:	61fa      	str	r2, [r7, #28]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d102      	bne.n	800b774 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b76e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b772:	e052      	b.n	800b81a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b778:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b77a:	69bb      	ldr	r3, [r7, #24]
 800b77c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b780:	2b00      	cmp	r3, #0
 800b782:	d0ef      	beq.n	800b764 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b784:	69bb      	ldr	r3, [r7, #24]
 800b786:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d1ea      	bne.n	800b764 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b792:	f003 0304 	and.w	r3, r3, #4
 800b796:	2b00      	cmp	r3, #0
 800b798:	d004      	beq.n	800b7a4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	2204      	movs	r2, #4
 800b79e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b7a0:	2304      	movs	r3, #4
 800b7a2:	e03a      	b.n	800b81a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7a8:	f003 0301 	and.w	r3, r3, #1
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d004      	beq.n	800b7ba <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	e02f      	b.n	800b81a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b7ba:	68f8      	ldr	r0, [r7, #12]
 800b7bc:	f7ff fbcc 	bl	800af58 <SDIO_GetCommandResponse>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	461a      	mov	r2, r3
 800b7c4:	7afb      	ldrb	r3, [r7, #11]
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	d001      	beq.n	800b7ce <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	e025      	b.n	800b81a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	22c5      	movs	r2, #197	@ 0xc5
 800b7d2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b7d4:	2100      	movs	r1, #0
 800b7d6:	68f8      	ldr	r0, [r7, #12]
 800b7d8:	f7ff fbcb 	bl	800af72 <SDIO_GetResponse>
 800b7dc:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b7de:	697b      	ldr	r3, [r7, #20]
 800b7e0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d106      	bne.n	800b7f6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	0c1b      	lsrs	r3, r3, #16
 800b7ec:	b29a      	uxth	r2, r3
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	e011      	b.n	800b81a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b7f6:	697b      	ldr	r3, [r7, #20]
 800b7f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d002      	beq.n	800b806 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b800:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b804:	e009      	b.n	800b81a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d002      	beq.n	800b816 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b810:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b814:	e001      	b.n	800b81a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b816:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3720      	adds	r7, #32
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	2000006c 	.word	0x2000006c
 800b828:	10624dd3 	.word	0x10624dd3

0800b82c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b82c:	b480      	push	{r7}
 800b82e:	b085      	sub	sp, #20
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b834:	4b22      	ldr	r3, [pc, #136]	@ (800b8c0 <SDMMC_GetCmdResp7+0x94>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	4a22      	ldr	r2, [pc, #136]	@ (800b8c4 <SDMMC_GetCmdResp7+0x98>)
 800b83a:	fba2 2303 	umull	r2, r3, r2, r3
 800b83e:	0a5b      	lsrs	r3, r3, #9
 800b840:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b844:	fb02 f303 	mul.w	r3, r2, r3
 800b848:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	1e5a      	subs	r2, r3, #1
 800b84e:	60fa      	str	r2, [r7, #12]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d102      	bne.n	800b85a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b854:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b858:	e02c      	b.n	800b8b4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b85e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b866:	2b00      	cmp	r3, #0
 800b868:	d0ef      	beq.n	800b84a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b870:	2b00      	cmp	r3, #0
 800b872:	d1ea      	bne.n	800b84a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b878:	f003 0304 	and.w	r3, r3, #4
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d004      	beq.n	800b88a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2204      	movs	r2, #4
 800b884:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b886:	2304      	movs	r3, #4
 800b888:	e014      	b.n	800b8b4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b88e:	f003 0301 	and.w	r3, r3, #1
 800b892:	2b00      	cmp	r3, #0
 800b894:	d004      	beq.n	800b8a0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2201      	movs	r2, #1
 800b89a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b89c:	2301      	movs	r3, #1
 800b89e:	e009      	b.n	800b8b4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d002      	beq.n	800b8b2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2240      	movs	r2, #64	@ 0x40
 800b8b0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b8b2:	2300      	movs	r3, #0
  
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	3714      	adds	r7, #20
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8be:	4770      	bx	lr
 800b8c0:	2000006c 	.word	0x2000006c
 800b8c4:	10624dd3 	.word	0x10624dd3

0800b8c8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b085      	sub	sp, #20
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b8d0:	4b11      	ldr	r3, [pc, #68]	@ (800b918 <SDMMC_GetCmdError+0x50>)
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	4a11      	ldr	r2, [pc, #68]	@ (800b91c <SDMMC_GetCmdError+0x54>)
 800b8d6:	fba2 2303 	umull	r2, r3, r2, r3
 800b8da:	0a5b      	lsrs	r3, r3, #9
 800b8dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b8e0:	fb02 f303 	mul.w	r3, r2, r3
 800b8e4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	1e5a      	subs	r2, r3, #1
 800b8ea:	60fa      	str	r2, [r7, #12]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d102      	bne.n	800b8f6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b8f0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b8f4:	e009      	b.n	800b90a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d0f1      	beq.n	800b8e6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	22c5      	movs	r2, #197	@ 0xc5
 800b906:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800b908:	2300      	movs	r3, #0
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3714      	adds	r7, #20
 800b90e:	46bd      	mov	sp, r7
 800b910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b914:	4770      	bx	lr
 800b916:	bf00      	nop
 800b918:	2000006c 	.word	0x2000006c
 800b91c:	10624dd3 	.word	0x10624dd3

0800b920 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b924:	4904      	ldr	r1, [pc, #16]	@ (800b938 <MX_FATFS_Init+0x18>)
 800b926:	4805      	ldr	r0, [pc, #20]	@ (800b93c <MX_FATFS_Init+0x1c>)
 800b928:	f002 fc56 	bl	800e1d8 <FATFS_LinkDriver>
 800b92c:	4603      	mov	r3, r0
 800b92e:	461a      	mov	r2, r3
 800b930:	4b03      	ldr	r3, [pc, #12]	@ (800b940 <MX_FATFS_Init+0x20>)
 800b932:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b934:	bf00      	nop
 800b936:	bd80      	pop	{r7, pc}
 800b938:	20000648 	.word	0x20000648
 800b93c:	0801317c 	.word	0x0801317c
 800b940:	20000644 	.word	0x20000644

0800b944 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b944:	b480      	push	{r7}
 800b946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b948:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	46bd      	mov	sp, r7
 800b94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b952:	4770      	bx	lr

0800b954 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b082      	sub	sp, #8
 800b958:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b95a:	2300      	movs	r3, #0
 800b95c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b95e:	f000 f87b 	bl	800ba58 <BSP_SD_IsDetected>
 800b962:	4603      	mov	r3, r0
 800b964:	2b01      	cmp	r3, #1
 800b966:	d001      	beq.n	800b96c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b968:	2301      	movs	r3, #1
 800b96a:	e012      	b.n	800b992 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b96c:	480b      	ldr	r0, [pc, #44]	@ (800b99c <BSP_SD_Init+0x48>)
 800b96e:	f7fc fc47 	bl	8008200 <HAL_SD_Init>
 800b972:	4603      	mov	r3, r0
 800b974:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b976:	79fb      	ldrb	r3, [r7, #7]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d109      	bne.n	800b990 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b97c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b980:	4806      	ldr	r0, [pc, #24]	@ (800b99c <BSP_SD_Init+0x48>)
 800b982:	f7fd f887 	bl	8008a94 <HAL_SD_ConfigWideBusOperation>
 800b986:	4603      	mov	r3, r0
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d001      	beq.n	800b990 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b98c:	2301      	movs	r3, #1
 800b98e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b990:	79fb      	ldrb	r3, [r7, #7]
}
 800b992:	4618      	mov	r0, r3
 800b994:	3708      	adds	r7, #8
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}
 800b99a:	bf00      	nop
 800b99c:	200003c0 	.word	0x200003c0

0800b9a0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b086      	sub	sp, #24
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	60f8      	str	r0, [r7, #12]
 800b9a8:	60b9      	str	r1, [r7, #8]
 800b9aa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	68ba      	ldr	r2, [r7, #8]
 800b9b4:	68f9      	ldr	r1, [r7, #12]
 800b9b6:	4806      	ldr	r0, [pc, #24]	@ (800b9d0 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b9b8:	f7fc fcca 	bl	8008350 <HAL_SD_ReadBlocks_DMA>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d001      	beq.n	800b9c6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b9c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	3718      	adds	r7, #24
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}
 800b9d0:	200003c0 	.word	0x200003c0

0800b9d4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b086      	sub	sp, #24
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	60b9      	str	r1, [r7, #8]
 800b9de:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	68ba      	ldr	r2, [r7, #8]
 800b9e8:	68f9      	ldr	r1, [r7, #12]
 800b9ea:	4806      	ldr	r0, [pc, #24]	@ (800ba04 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b9ec:	f7fc fd92 	bl	8008514 <HAL_SD_WriteBlocks_DMA>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d001      	beq.n	800b9fa <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b9fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	3718      	adds	r7, #24
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bd80      	pop	{r7, pc}
 800ba04:	200003c0 	.word	0x200003c0

0800ba08 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ba0c:	4805      	ldr	r0, [pc, #20]	@ (800ba24 <BSP_SD_GetCardState+0x1c>)
 800ba0e:	f7fd f8db 	bl	8008bc8 <HAL_SD_GetCardState>
 800ba12:	4603      	mov	r3, r0
 800ba14:	2b04      	cmp	r3, #4
 800ba16:	bf14      	ite	ne
 800ba18:	2301      	movne	r3, #1
 800ba1a:	2300      	moveq	r3, #0
 800ba1c:	b2db      	uxtb	r3, r3
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	bd80      	pop	{r7, pc}
 800ba22:	bf00      	nop
 800ba24:	200003c0 	.word	0x200003c0

0800ba28 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ba30:	6879      	ldr	r1, [r7, #4]
 800ba32:	4803      	ldr	r0, [pc, #12]	@ (800ba40 <BSP_SD_GetCardInfo+0x18>)
 800ba34:	f7fd f802 	bl	8008a3c <HAL_SD_GetCardInfo>
}
 800ba38:	bf00      	nop
 800ba3a:	3708      	adds	r7, #8
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}
 800ba40:	200003c0 	.word	0x200003c0

0800ba44 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b082      	sub	sp, #8
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ba4c:	f000 f996 	bl	800bd7c <BSP_SD_ReadCpltCallback>
}
 800ba50:	bf00      	nop
 800ba52:	3708      	adds	r7, #8
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}

0800ba58 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ba58:	b480      	push	{r7}
 800ba5a:	b083      	sub	sp, #12
 800ba5c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ba5e:	2301      	movs	r3, #1
 800ba60:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800ba62:	79fb      	ldrb	r3, [r7, #7]
 800ba64:	b2db      	uxtb	r3, r3
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	370c      	adds	r7, #12
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba70:	4770      	bx	lr

0800ba72 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ba72:	b580      	push	{r7, lr}
 800ba74:	b084      	sub	sp, #16
 800ba76:	af00      	add	r7, sp, #0
 800ba78:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800ba7a:	f002 fc45 	bl	800e308 <osKernelSysTick>
 800ba7e:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800ba80:	e006      	b.n	800ba90 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ba82:	f7ff ffc1 	bl	800ba08 <BSP_SD_GetCardState>
 800ba86:	4603      	mov	r3, r0
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d101      	bne.n	800ba90 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	e009      	b.n	800baa4 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800ba90:	f002 fc3a 	bl	800e308 <osKernelSysTick>
 800ba94:	4602      	mov	r2, r0
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	1ad3      	subs	r3, r2, r3
 800ba9a:	687a      	ldr	r2, [r7, #4]
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	d8f0      	bhi.n	800ba82 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800baa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	3710      	adds	r7, #16
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bd80      	pop	{r7, pc}

0800baac <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b082      	sub	sp, #8
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	4603      	mov	r3, r0
 800bab4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bab6:	4b0b      	ldr	r3, [pc, #44]	@ (800bae4 <SD_CheckStatus+0x38>)
 800bab8:	2201      	movs	r2, #1
 800baba:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800babc:	f7ff ffa4 	bl	800ba08 <BSP_SD_GetCardState>
 800bac0:	4603      	mov	r3, r0
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d107      	bne.n	800bad6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bac6:	4b07      	ldr	r3, [pc, #28]	@ (800bae4 <SD_CheckStatus+0x38>)
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	b2db      	uxtb	r3, r3
 800bacc:	f023 0301 	bic.w	r3, r3, #1
 800bad0:	b2da      	uxtb	r2, r3
 800bad2:	4b04      	ldr	r3, [pc, #16]	@ (800bae4 <SD_CheckStatus+0x38>)
 800bad4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800bad6:	4b03      	ldr	r3, [pc, #12]	@ (800bae4 <SD_CheckStatus+0x38>)
 800bad8:	781b      	ldrb	r3, [r3, #0]
 800bada:	b2db      	uxtb	r3, r3
}
 800badc:	4618      	mov	r0, r3
 800bade:	3708      	adds	r7, #8
 800bae0:	46bd      	mov	sp, r7
 800bae2:	bd80      	pop	{r7, pc}
 800bae4:	20000098 	.word	0x20000098

0800bae8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bae8:	b590      	push	{r4, r7, lr}
 800baea:	b087      	sub	sp, #28
 800baec:	af00      	add	r7, sp, #0
 800baee:	4603      	mov	r3, r0
 800baf0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800baf2:	4b20      	ldr	r3, [pc, #128]	@ (800bb74 <SD_initialize+0x8c>)
 800baf4:	2201      	movs	r2, #1
 800baf6:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800baf8:	f002 fbfa 	bl	800e2f0 <osKernelRunning>
 800bafc:	4603      	mov	r3, r0
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d030      	beq.n	800bb64 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800bb02:	f7ff ff27 	bl	800b954 <BSP_SD_Init>
 800bb06:	4603      	mov	r3, r0
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d107      	bne.n	800bb1c <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800bb0c:	79fb      	ldrb	r3, [r7, #7]
 800bb0e:	4618      	mov	r0, r3
 800bb10:	f7ff ffcc 	bl	800baac <SD_CheckStatus>
 800bb14:	4603      	mov	r3, r0
 800bb16:	461a      	mov	r2, r3
 800bb18:	4b16      	ldr	r3, [pc, #88]	@ (800bb74 <SD_initialize+0x8c>)
 800bb1a:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800bb1c:	4b15      	ldr	r3, [pc, #84]	@ (800bb74 <SD_initialize+0x8c>)
 800bb1e:	781b      	ldrb	r3, [r3, #0]
 800bb20:	b2db      	uxtb	r3, r3
 800bb22:	2b01      	cmp	r3, #1
 800bb24:	d01e      	beq.n	800bb64 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800bb26:	4b14      	ldr	r3, [pc, #80]	@ (800bb78 <SD_initialize+0x90>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d10e      	bne.n	800bb4c <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800bb2e:	4b13      	ldr	r3, [pc, #76]	@ (800bb7c <SD_initialize+0x94>)
 800bb30:	f107 0408 	add.w	r4, r7, #8
 800bb34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bb36:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800bb3a:	f107 0308 	add.w	r3, r7, #8
 800bb3e:	2100      	movs	r1, #0
 800bb40:	4618      	mov	r0, r3
 800bb42:	f002 fdb6 	bl	800e6b2 <osMessageCreate>
 800bb46:	4603      	mov	r3, r0
 800bb48:	4a0b      	ldr	r2, [pc, #44]	@ (800bb78 <SD_initialize+0x90>)
 800bb4a:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800bb4c:	4b0a      	ldr	r3, [pc, #40]	@ (800bb78 <SD_initialize+0x90>)
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d107      	bne.n	800bb64 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800bb54:	4b07      	ldr	r3, [pc, #28]	@ (800bb74 <SD_initialize+0x8c>)
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	b2db      	uxtb	r3, r3
 800bb5a:	f043 0301 	orr.w	r3, r3, #1
 800bb5e:	b2da      	uxtb	r2, r3
 800bb60:	4b04      	ldr	r3, [pc, #16]	@ (800bb74 <SD_initialize+0x8c>)
 800bb62:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800bb64:	4b03      	ldr	r3, [pc, #12]	@ (800bb74 <SD_initialize+0x8c>)
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	b2db      	uxtb	r3, r3
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	371c      	adds	r7, #28
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd90      	pop	{r4, r7, pc}
 800bb72:	bf00      	nop
 800bb74:	20000098 	.word	0x20000098
 800bb78:	20000880 	.word	0x20000880
 800bb7c:	08012984 	.word	0x08012984

0800bb80 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b082      	sub	sp, #8
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	4603      	mov	r3, r0
 800bb88:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bb8a:	79fb      	ldrb	r3, [r7, #7]
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	f7ff ff8d 	bl	800baac <SD_CheckStatus>
 800bb92:	4603      	mov	r3, r0
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3708      	adds	r7, #8
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b08a      	sub	sp, #40	@ 0x28
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	60b9      	str	r1, [r7, #8]
 800bba4:	607a      	str	r2, [r7, #4]
 800bba6:	603b      	str	r3, [r7, #0]
 800bba8:	4603      	mov	r3, r0
 800bbaa:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800bbac:	2301      	movs	r3, #1
 800bbae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bbb2:	f247 5030 	movw	r0, #30000	@ 0x7530
 800bbb6:	f7ff ff5c 	bl	800ba72 <SD_CheckStatusWithTimeout>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	da02      	bge.n	800bbc6 <SD_read+0x2a>
  {
    return res;
 800bbc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbc4:	e032      	b.n	800bc2c <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800bbc6:	683a      	ldr	r2, [r7, #0]
 800bbc8:	6879      	ldr	r1, [r7, #4]
 800bbca:	68b8      	ldr	r0, [r7, #8]
 800bbcc:	f7ff fee8 	bl	800b9a0 <BSP_SD_ReadBlocks_DMA>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800bbd6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d124      	bne.n	800bc28 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800bbde:	4b15      	ldr	r3, [pc, #84]	@ (800bc34 <SD_read+0x98>)
 800bbe0:	6819      	ldr	r1, [r3, #0]
 800bbe2:	f107 0314 	add.w	r3, r7, #20
 800bbe6:	f247 5230 	movw	r2, #30000	@ 0x7530
 800bbea:	4618      	mov	r0, r3
 800bbec:	f002 fdca 	bl	800e784 <osMessageGet>

    if (event.status == osEventMessage)
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	2b10      	cmp	r3, #16
 800bbf4:	d118      	bne.n	800bc28 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800bbf6:	69bb      	ldr	r3, [r7, #24]
 800bbf8:	2b01      	cmp	r3, #1
 800bbfa:	d115      	bne.n	800bc28 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800bbfc:	f002 fb84 	bl	800e308 <osKernelSysTick>
 800bc00:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800bc02:	e008      	b.n	800bc16 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bc04:	f7ff ff00 	bl	800ba08 <BSP_SD_GetCardState>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d103      	bne.n	800bc16 <SD_read+0x7a>
              {
                res = RES_OK;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800bc14:	e008      	b.n	800bc28 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800bc16:	f002 fb77 	bl	800e308 <osKernelSysTick>
 800bc1a:	4602      	mov	r2, r0
 800bc1c:	6a3b      	ldr	r3, [r7, #32]
 800bc1e:	1ad3      	subs	r3, r2, r3
 800bc20:	f247 522f 	movw	r2, #29999	@ 0x752f
 800bc24:	4293      	cmp	r3, r2
 800bc26:	d9ed      	bls.n	800bc04 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800bc28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	3728      	adds	r7, #40	@ 0x28
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}
 800bc34:	20000880 	.word	0x20000880

0800bc38 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b08a      	sub	sp, #40	@ 0x28
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	60b9      	str	r1, [r7, #8]
 800bc40:	607a      	str	r2, [r7, #4]
 800bc42:	603b      	str	r3, [r7, #0]
 800bc44:	4603      	mov	r3, r0
 800bc46:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bc48:	2301      	movs	r3, #1
 800bc4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bc4e:	f247 5030 	movw	r0, #30000	@ 0x7530
 800bc52:	f7ff ff0e 	bl	800ba72 <SD_CheckStatusWithTimeout>
 800bc56:	4603      	mov	r3, r0
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	da02      	bge.n	800bc62 <SD_write+0x2a>
  {
    return res;
 800bc5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc60:	e02e      	b.n	800bcc0 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800bc62:	683a      	ldr	r2, [r7, #0]
 800bc64:	6879      	ldr	r1, [r7, #4]
 800bc66:	68b8      	ldr	r0, [r7, #8]
 800bc68:	f7ff feb4 	bl	800b9d4 <BSP_SD_WriteBlocks_DMA>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d124      	bne.n	800bcbc <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800bc72:	4b15      	ldr	r3, [pc, #84]	@ (800bcc8 <SD_write+0x90>)
 800bc74:	6819      	ldr	r1, [r3, #0]
 800bc76:	f107 0314 	add.w	r3, r7, #20
 800bc7a:	f247 5230 	movw	r2, #30000	@ 0x7530
 800bc7e:	4618      	mov	r0, r3
 800bc80:	f002 fd80 	bl	800e784 <osMessageGet>

    if (event.status == osEventMessage)
 800bc84:	697b      	ldr	r3, [r7, #20]
 800bc86:	2b10      	cmp	r3, #16
 800bc88:	d118      	bne.n	800bcbc <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800bc8a:	69bb      	ldr	r3, [r7, #24]
 800bc8c:	2b02      	cmp	r3, #2
 800bc8e:	d115      	bne.n	800bcbc <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800bc90:	f002 fb3a 	bl	800e308 <osKernelSysTick>
 800bc94:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800bc96:	e008      	b.n	800bcaa <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bc98:	f7ff feb6 	bl	800ba08 <BSP_SD_GetCardState>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d103      	bne.n	800bcaa <SD_write+0x72>
          {
            res = RES_OK;
 800bca2:	2300      	movs	r3, #0
 800bca4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800bca8:	e008      	b.n	800bcbc <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800bcaa:	f002 fb2d 	bl	800e308 <osKernelSysTick>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	6a3b      	ldr	r3, [r7, #32]
 800bcb2:	1ad3      	subs	r3, r2, r3
 800bcb4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d9ed      	bls.n	800bc98 <SD_write+0x60>
    }

  }
#endif

  return res;
 800bcbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3728      	adds	r7, #40	@ 0x28
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}
 800bcc8:	20000880 	.word	0x20000880

0800bccc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b08c      	sub	sp, #48	@ 0x30
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	603a      	str	r2, [r7, #0]
 800bcd6:	71fb      	strb	r3, [r7, #7]
 800bcd8:	460b      	mov	r3, r1
 800bcda:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800bcdc:	2301      	movs	r3, #1
 800bcde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bce2:	4b25      	ldr	r3, [pc, #148]	@ (800bd78 <SD_ioctl+0xac>)
 800bce4:	781b      	ldrb	r3, [r3, #0]
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	f003 0301 	and.w	r3, r3, #1
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d001      	beq.n	800bcf4 <SD_ioctl+0x28>
 800bcf0:	2303      	movs	r3, #3
 800bcf2:	e03c      	b.n	800bd6e <SD_ioctl+0xa2>

  switch (cmd)
 800bcf4:	79bb      	ldrb	r3, [r7, #6]
 800bcf6:	2b03      	cmp	r3, #3
 800bcf8:	d834      	bhi.n	800bd64 <SD_ioctl+0x98>
 800bcfa:	a201      	add	r2, pc, #4	@ (adr r2, 800bd00 <SD_ioctl+0x34>)
 800bcfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd00:	0800bd11 	.word	0x0800bd11
 800bd04:	0800bd19 	.word	0x0800bd19
 800bd08:	0800bd31 	.word	0x0800bd31
 800bd0c:	0800bd4b 	.word	0x0800bd4b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bd10:	2300      	movs	r3, #0
 800bd12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bd16:	e028      	b.n	800bd6a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bd18:	f107 030c 	add.w	r3, r7, #12
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f7ff fe83 	bl	800ba28 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bd22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bd2e:	e01c      	b.n	800bd6a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bd30:	f107 030c 	add.w	r3, r7, #12
 800bd34:	4618      	mov	r0, r3
 800bd36:	f7ff fe77 	bl	800ba28 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bd3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3c:	b29a      	uxth	r2, r3
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bd42:	2300      	movs	r3, #0
 800bd44:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bd48:	e00f      	b.n	800bd6a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bd4a:	f107 030c 	add.w	r3, r7, #12
 800bd4e:	4618      	mov	r0, r3
 800bd50:	f7ff fe6a 	bl	800ba28 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bd54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd56:	0a5a      	lsrs	r2, r3, #9
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bd62:	e002      	b.n	800bd6a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bd64:	2304      	movs	r3, #4
 800bd66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800bd6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800bd6e:	4618      	mov	r0, r3
 800bd70:	3730      	adds	r7, #48	@ 0x30
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	20000098 	.word	0x20000098

0800bd7c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800bd80:	4b04      	ldr	r3, [pc, #16]	@ (800bd94 <BSP_SD_ReadCpltCallback+0x18>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	2200      	movs	r2, #0
 800bd86:	2101      	movs	r1, #1
 800bd88:	4618      	mov	r0, r3
 800bd8a:	f002 fcbb 	bl	800e704 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800bd8e:	bf00      	nop
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	bf00      	nop
 800bd94:	20000880 	.word	0x20000880

0800bd98 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b084      	sub	sp, #16
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	4603      	mov	r3, r0
 800bda0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bda2:	79fb      	ldrb	r3, [r7, #7]
 800bda4:	4a08      	ldr	r2, [pc, #32]	@ (800bdc8 <disk_status+0x30>)
 800bda6:	009b      	lsls	r3, r3, #2
 800bda8:	4413      	add	r3, r2
 800bdaa:	685b      	ldr	r3, [r3, #4]
 800bdac:	685b      	ldr	r3, [r3, #4]
 800bdae:	79fa      	ldrb	r2, [r7, #7]
 800bdb0:	4905      	ldr	r1, [pc, #20]	@ (800bdc8 <disk_status+0x30>)
 800bdb2:	440a      	add	r2, r1
 800bdb4:	7a12      	ldrb	r2, [r2, #8]
 800bdb6:	4610      	mov	r0, r2
 800bdb8:	4798      	blx	r3
 800bdba:	4603      	mov	r3, r0
 800bdbc:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bdbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	3710      	adds	r7, #16
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}
 800bdc8:	200008ac 	.word	0x200008ac

0800bdcc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b084      	sub	sp, #16
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bdda:	79fb      	ldrb	r3, [r7, #7]
 800bddc:	4a0e      	ldr	r2, [pc, #56]	@ (800be18 <disk_initialize+0x4c>)
 800bdde:	5cd3      	ldrb	r3, [r2, r3]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d114      	bne.n	800be0e <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bde4:	79fb      	ldrb	r3, [r7, #7]
 800bde6:	4a0c      	ldr	r2, [pc, #48]	@ (800be18 <disk_initialize+0x4c>)
 800bde8:	009b      	lsls	r3, r3, #2
 800bdea:	4413      	add	r3, r2
 800bdec:	685b      	ldr	r3, [r3, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	79fa      	ldrb	r2, [r7, #7]
 800bdf2:	4909      	ldr	r1, [pc, #36]	@ (800be18 <disk_initialize+0x4c>)
 800bdf4:	440a      	add	r2, r1
 800bdf6:	7a12      	ldrb	r2, [r2, #8]
 800bdf8:	4610      	mov	r0, r2
 800bdfa:	4798      	blx	r3
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800be00:	7bfb      	ldrb	r3, [r7, #15]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d103      	bne.n	800be0e <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800be06:	79fb      	ldrb	r3, [r7, #7]
 800be08:	4a03      	ldr	r2, [pc, #12]	@ (800be18 <disk_initialize+0x4c>)
 800be0a:	2101      	movs	r1, #1
 800be0c:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800be0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be10:	4618      	mov	r0, r3
 800be12:	3710      	adds	r7, #16
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}
 800be18:	200008ac 	.word	0x200008ac

0800be1c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800be1c:	b590      	push	{r4, r7, lr}
 800be1e:	b087      	sub	sp, #28
 800be20:	af00      	add	r7, sp, #0
 800be22:	60b9      	str	r1, [r7, #8]
 800be24:	607a      	str	r2, [r7, #4]
 800be26:	603b      	str	r3, [r7, #0]
 800be28:	4603      	mov	r3, r0
 800be2a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800be2c:	7bfb      	ldrb	r3, [r7, #15]
 800be2e:	4a0a      	ldr	r2, [pc, #40]	@ (800be58 <disk_read+0x3c>)
 800be30:	009b      	lsls	r3, r3, #2
 800be32:	4413      	add	r3, r2
 800be34:	685b      	ldr	r3, [r3, #4]
 800be36:	689c      	ldr	r4, [r3, #8]
 800be38:	7bfb      	ldrb	r3, [r7, #15]
 800be3a:	4a07      	ldr	r2, [pc, #28]	@ (800be58 <disk_read+0x3c>)
 800be3c:	4413      	add	r3, r2
 800be3e:	7a18      	ldrb	r0, [r3, #8]
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	687a      	ldr	r2, [r7, #4]
 800be44:	68b9      	ldr	r1, [r7, #8]
 800be46:	47a0      	blx	r4
 800be48:	4603      	mov	r3, r0
 800be4a:	75fb      	strb	r3, [r7, #23]
  return res;
 800be4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800be4e:	4618      	mov	r0, r3
 800be50:	371c      	adds	r7, #28
 800be52:	46bd      	mov	sp, r7
 800be54:	bd90      	pop	{r4, r7, pc}
 800be56:	bf00      	nop
 800be58:	200008ac 	.word	0x200008ac

0800be5c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800be5c:	b590      	push	{r4, r7, lr}
 800be5e:	b087      	sub	sp, #28
 800be60:	af00      	add	r7, sp, #0
 800be62:	60b9      	str	r1, [r7, #8]
 800be64:	607a      	str	r2, [r7, #4]
 800be66:	603b      	str	r3, [r7, #0]
 800be68:	4603      	mov	r3, r0
 800be6a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800be6c:	7bfb      	ldrb	r3, [r7, #15]
 800be6e:	4a0a      	ldr	r2, [pc, #40]	@ (800be98 <disk_write+0x3c>)
 800be70:	009b      	lsls	r3, r3, #2
 800be72:	4413      	add	r3, r2
 800be74:	685b      	ldr	r3, [r3, #4]
 800be76:	68dc      	ldr	r4, [r3, #12]
 800be78:	7bfb      	ldrb	r3, [r7, #15]
 800be7a:	4a07      	ldr	r2, [pc, #28]	@ (800be98 <disk_write+0x3c>)
 800be7c:	4413      	add	r3, r2
 800be7e:	7a18      	ldrb	r0, [r3, #8]
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	687a      	ldr	r2, [r7, #4]
 800be84:	68b9      	ldr	r1, [r7, #8]
 800be86:	47a0      	blx	r4
 800be88:	4603      	mov	r3, r0
 800be8a:	75fb      	strb	r3, [r7, #23]
  return res;
 800be8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800be8e:	4618      	mov	r0, r3
 800be90:	371c      	adds	r7, #28
 800be92:	46bd      	mov	sp, r7
 800be94:	bd90      	pop	{r4, r7, pc}
 800be96:	bf00      	nop
 800be98:	200008ac 	.word	0x200008ac

0800be9c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b084      	sub	sp, #16
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	4603      	mov	r3, r0
 800bea4:	603a      	str	r2, [r7, #0]
 800bea6:	71fb      	strb	r3, [r7, #7]
 800bea8:	460b      	mov	r3, r1
 800beaa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800beac:	79fb      	ldrb	r3, [r7, #7]
 800beae:	4a09      	ldr	r2, [pc, #36]	@ (800bed4 <disk_ioctl+0x38>)
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	4413      	add	r3, r2
 800beb4:	685b      	ldr	r3, [r3, #4]
 800beb6:	691b      	ldr	r3, [r3, #16]
 800beb8:	79fa      	ldrb	r2, [r7, #7]
 800beba:	4906      	ldr	r1, [pc, #24]	@ (800bed4 <disk_ioctl+0x38>)
 800bebc:	440a      	add	r2, r1
 800bebe:	7a10      	ldrb	r0, [r2, #8]
 800bec0:	79b9      	ldrb	r1, [r7, #6]
 800bec2:	683a      	ldr	r2, [r7, #0]
 800bec4:	4798      	blx	r3
 800bec6:	4603      	mov	r3, r0
 800bec8:	73fb      	strb	r3, [r7, #15]
  return res;
 800beca:	7bfb      	ldrb	r3, [r7, #15]
}
 800becc:	4618      	mov	r0, r3
 800bece:	3710      	adds	r7, #16
 800bed0:	46bd      	mov	sp, r7
 800bed2:	bd80      	pop	{r7, pc}
 800bed4:	200008ac 	.word	0x200008ac

0800bed8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bed8:	b480      	push	{r7}
 800beda:	b085      	sub	sp, #20
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	3301      	adds	r3, #1
 800bee4:	781b      	ldrb	r3, [r3, #0]
 800bee6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bee8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800beec:	021b      	lsls	r3, r3, #8
 800beee:	b21a      	sxth	r2, r3
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	781b      	ldrb	r3, [r3, #0]
 800bef4:	b21b      	sxth	r3, r3
 800bef6:	4313      	orrs	r3, r2
 800bef8:	b21b      	sxth	r3, r3
 800befa:	81fb      	strh	r3, [r7, #14]
	return rv;
 800befc:	89fb      	ldrh	r3, [r7, #14]
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3714      	adds	r7, #20
 800bf02:	46bd      	mov	sp, r7
 800bf04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf08:	4770      	bx	lr

0800bf0a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bf0a:	b480      	push	{r7}
 800bf0c:	b085      	sub	sp, #20
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	3303      	adds	r3, #3
 800bf16:	781b      	ldrb	r3, [r3, #0]
 800bf18:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	021b      	lsls	r3, r3, #8
 800bf1e:	687a      	ldr	r2, [r7, #4]
 800bf20:	3202      	adds	r2, #2
 800bf22:	7812      	ldrb	r2, [r2, #0]
 800bf24:	4313      	orrs	r3, r2
 800bf26:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	021b      	lsls	r3, r3, #8
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	3201      	adds	r2, #1
 800bf30:	7812      	ldrb	r2, [r2, #0]
 800bf32:	4313      	orrs	r3, r2
 800bf34:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	021b      	lsls	r3, r3, #8
 800bf3a:	687a      	ldr	r2, [r7, #4]
 800bf3c:	7812      	ldrb	r2, [r2, #0]
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	60fb      	str	r3, [r7, #12]
	return rv;
 800bf42:	68fb      	ldr	r3, [r7, #12]
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3714      	adds	r7, #20
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4e:	4770      	bx	lr

0800bf50 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bf50:	b480      	push	{r7}
 800bf52:	b083      	sub	sp, #12
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]
 800bf58:	460b      	mov	r3, r1
 800bf5a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	1c5a      	adds	r2, r3, #1
 800bf60:	607a      	str	r2, [r7, #4]
 800bf62:	887a      	ldrh	r2, [r7, #2]
 800bf64:	b2d2      	uxtb	r2, r2
 800bf66:	701a      	strb	r2, [r3, #0]
 800bf68:	887b      	ldrh	r3, [r7, #2]
 800bf6a:	0a1b      	lsrs	r3, r3, #8
 800bf6c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	1c5a      	adds	r2, r3, #1
 800bf72:	607a      	str	r2, [r7, #4]
 800bf74:	887a      	ldrh	r2, [r7, #2]
 800bf76:	b2d2      	uxtb	r2, r2
 800bf78:	701a      	strb	r2, [r3, #0]
}
 800bf7a:	bf00      	nop
 800bf7c:	370c      	adds	r7, #12
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf84:	4770      	bx	lr

0800bf86 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bf86:	b480      	push	{r7}
 800bf88:	b083      	sub	sp, #12
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	6078      	str	r0, [r7, #4]
 800bf8e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	1c5a      	adds	r2, r3, #1
 800bf94:	607a      	str	r2, [r7, #4]
 800bf96:	683a      	ldr	r2, [r7, #0]
 800bf98:	b2d2      	uxtb	r2, r2
 800bf9a:	701a      	strb	r2, [r3, #0]
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	0a1b      	lsrs	r3, r3, #8
 800bfa0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	1c5a      	adds	r2, r3, #1
 800bfa6:	607a      	str	r2, [r7, #4]
 800bfa8:	683a      	ldr	r2, [r7, #0]
 800bfaa:	b2d2      	uxtb	r2, r2
 800bfac:	701a      	strb	r2, [r3, #0]
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	0a1b      	lsrs	r3, r3, #8
 800bfb2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	1c5a      	adds	r2, r3, #1
 800bfb8:	607a      	str	r2, [r7, #4]
 800bfba:	683a      	ldr	r2, [r7, #0]
 800bfbc:	b2d2      	uxtb	r2, r2
 800bfbe:	701a      	strb	r2, [r3, #0]
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	0a1b      	lsrs	r3, r3, #8
 800bfc4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	1c5a      	adds	r2, r3, #1
 800bfca:	607a      	str	r2, [r7, #4]
 800bfcc:	683a      	ldr	r2, [r7, #0]
 800bfce:	b2d2      	uxtb	r2, r2
 800bfd0:	701a      	strb	r2, [r3, #0]
}
 800bfd2:	bf00      	nop
 800bfd4:	370c      	adds	r7, #12
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr

0800bfde <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bfde:	b480      	push	{r7}
 800bfe0:	b087      	sub	sp, #28
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	60f8      	str	r0, [r7, #12]
 800bfe6:	60b9      	str	r1, [r7, #8]
 800bfe8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d00d      	beq.n	800c014 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bff8:	693a      	ldr	r2, [r7, #16]
 800bffa:	1c53      	adds	r3, r2, #1
 800bffc:	613b      	str	r3, [r7, #16]
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	1c59      	adds	r1, r3, #1
 800c002:	6179      	str	r1, [r7, #20]
 800c004:	7812      	ldrb	r2, [r2, #0]
 800c006:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	3b01      	subs	r3, #1
 800c00c:	607b      	str	r3, [r7, #4]
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d1f1      	bne.n	800bff8 <mem_cpy+0x1a>
	}
}
 800c014:	bf00      	nop
 800c016:	371c      	adds	r7, #28
 800c018:	46bd      	mov	sp, r7
 800c01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01e:	4770      	bx	lr

0800c020 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c020:	b480      	push	{r7}
 800c022:	b087      	sub	sp, #28
 800c024:	af00      	add	r7, sp, #0
 800c026:	60f8      	str	r0, [r7, #12]
 800c028:	60b9      	str	r1, [r7, #8]
 800c02a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	1c5a      	adds	r2, r3, #1
 800c034:	617a      	str	r2, [r7, #20]
 800c036:	68ba      	ldr	r2, [r7, #8]
 800c038:	b2d2      	uxtb	r2, r2
 800c03a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	3b01      	subs	r3, #1
 800c040:	607b      	str	r3, [r7, #4]
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d1f3      	bne.n	800c030 <mem_set+0x10>
}
 800c048:	bf00      	nop
 800c04a:	bf00      	nop
 800c04c:	371c      	adds	r7, #28
 800c04e:	46bd      	mov	sp, r7
 800c050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c054:	4770      	bx	lr

0800c056 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c056:	b480      	push	{r7}
 800c058:	b089      	sub	sp, #36	@ 0x24
 800c05a:	af00      	add	r7, sp, #0
 800c05c:	60f8      	str	r0, [r7, #12]
 800c05e:	60b9      	str	r1, [r7, #8]
 800c060:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	61fb      	str	r3, [r7, #28]
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c06a:	2300      	movs	r3, #0
 800c06c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c06e:	69fb      	ldr	r3, [r7, #28]
 800c070:	1c5a      	adds	r2, r3, #1
 800c072:	61fa      	str	r2, [r7, #28]
 800c074:	781b      	ldrb	r3, [r3, #0]
 800c076:	4619      	mov	r1, r3
 800c078:	69bb      	ldr	r3, [r7, #24]
 800c07a:	1c5a      	adds	r2, r3, #1
 800c07c:	61ba      	str	r2, [r7, #24]
 800c07e:	781b      	ldrb	r3, [r3, #0]
 800c080:	1acb      	subs	r3, r1, r3
 800c082:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	3b01      	subs	r3, #1
 800c088:	607b      	str	r3, [r7, #4]
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d002      	beq.n	800c096 <mem_cmp+0x40>
 800c090:	697b      	ldr	r3, [r7, #20]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d0eb      	beq.n	800c06e <mem_cmp+0x18>

	return r;
 800c096:	697b      	ldr	r3, [r7, #20]
}
 800c098:	4618      	mov	r0, r3
 800c09a:	3724      	adds	r7, #36	@ 0x24
 800c09c:	46bd      	mov	sp, r7
 800c09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a2:	4770      	bx	lr

0800c0a4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c0a4:	b480      	push	{r7}
 800c0a6:	b083      	sub	sp, #12
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
 800c0ac:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c0ae:	e002      	b.n	800c0b6 <chk_chr+0x12>
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	607b      	str	r3, [r7, #4]
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	781b      	ldrb	r3, [r3, #0]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d005      	beq.n	800c0ca <chk_chr+0x26>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	781b      	ldrb	r3, [r3, #0]
 800c0c2:	461a      	mov	r2, r3
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	4293      	cmp	r3, r2
 800c0c8:	d1f2      	bne.n	800c0b0 <chk_chr+0xc>
	return *str;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	781b      	ldrb	r3, [r3, #0]
}
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	370c      	adds	r7, #12
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d8:	4770      	bx	lr

0800c0da <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800c0da:	b580      	push	{r7, lr}
 800c0dc:	b082      	sub	sp, #8
 800c0de:	af00      	add	r7, sp, #0
 800c0e0:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d009      	beq.n	800c0fc <lock_fs+0x22>
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	68db      	ldr	r3, [r3, #12]
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	f002 f8ae 	bl	800e24e <ff_req_grant>
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d001      	beq.n	800c0fc <lock_fs+0x22>
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	e000      	b.n	800c0fe <lock_fs+0x24>
 800c0fc:	2300      	movs	r3, #0
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	3708      	adds	r7, #8
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}

0800c106 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800c106:	b580      	push	{r7, lr}
 800c108:	b082      	sub	sp, #8
 800c10a:	af00      	add	r7, sp, #0
 800c10c:	6078      	str	r0, [r7, #4]
 800c10e:	460b      	mov	r3, r1
 800c110:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d00d      	beq.n	800c134 <unlock_fs+0x2e>
 800c118:	78fb      	ldrb	r3, [r7, #3]
 800c11a:	2b0c      	cmp	r3, #12
 800c11c:	d00a      	beq.n	800c134 <unlock_fs+0x2e>
 800c11e:	78fb      	ldrb	r3, [r7, #3]
 800c120:	2b0b      	cmp	r3, #11
 800c122:	d007      	beq.n	800c134 <unlock_fs+0x2e>
 800c124:	78fb      	ldrb	r3, [r7, #3]
 800c126:	2b0f      	cmp	r3, #15
 800c128:	d004      	beq.n	800c134 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	68db      	ldr	r3, [r3, #12]
 800c12e:	4618      	mov	r0, r3
 800c130:	f002 f8a2 	bl	800e278 <ff_rel_grant>
	}
}
 800c134:	bf00      	nop
 800c136:	3708      	adds	r7, #8
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c13c:	b480      	push	{r7}
 800c13e:	b085      	sub	sp, #20
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c146:	2300      	movs	r3, #0
 800c148:	60bb      	str	r3, [r7, #8]
 800c14a:	68bb      	ldr	r3, [r7, #8]
 800c14c:	60fb      	str	r3, [r7, #12]
 800c14e:	e029      	b.n	800c1a4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c150:	4a27      	ldr	r2, [pc, #156]	@ (800c1f0 <chk_lock+0xb4>)
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	011b      	lsls	r3, r3, #4
 800c156:	4413      	add	r3, r2
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d01d      	beq.n	800c19a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c15e:	4a24      	ldr	r2, [pc, #144]	@ (800c1f0 <chk_lock+0xb4>)
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	011b      	lsls	r3, r3, #4
 800c164:	4413      	add	r3, r2
 800c166:	681a      	ldr	r2, [r3, #0]
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	429a      	cmp	r2, r3
 800c16e:	d116      	bne.n	800c19e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c170:	4a1f      	ldr	r2, [pc, #124]	@ (800c1f0 <chk_lock+0xb4>)
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	011b      	lsls	r3, r3, #4
 800c176:	4413      	add	r3, r2
 800c178:	3304      	adds	r3, #4
 800c17a:	681a      	ldr	r2, [r3, #0]
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c180:	429a      	cmp	r2, r3
 800c182:	d10c      	bne.n	800c19e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c184:	4a1a      	ldr	r2, [pc, #104]	@ (800c1f0 <chk_lock+0xb4>)
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	011b      	lsls	r3, r3, #4
 800c18a:	4413      	add	r3, r2
 800c18c:	3308      	adds	r3, #8
 800c18e:	681a      	ldr	r2, [r3, #0]
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c194:	429a      	cmp	r2, r3
 800c196:	d102      	bne.n	800c19e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c198:	e007      	b.n	800c1aa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c19a:	2301      	movs	r3, #1
 800c19c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	3301      	adds	r3, #1
 800c1a2:	60fb      	str	r3, [r7, #12]
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	2b01      	cmp	r3, #1
 800c1a8:	d9d2      	bls.n	800c150 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2b02      	cmp	r3, #2
 800c1ae:	d109      	bne.n	800c1c4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d102      	bne.n	800c1bc <chk_lock+0x80>
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	2b02      	cmp	r3, #2
 800c1ba:	d101      	bne.n	800c1c0 <chk_lock+0x84>
 800c1bc:	2300      	movs	r3, #0
 800c1be:	e010      	b.n	800c1e2 <chk_lock+0xa6>
 800c1c0:	2312      	movs	r3, #18
 800c1c2:	e00e      	b.n	800c1e2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d108      	bne.n	800c1dc <chk_lock+0xa0>
 800c1ca:	4a09      	ldr	r2, [pc, #36]	@ (800c1f0 <chk_lock+0xb4>)
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	011b      	lsls	r3, r3, #4
 800c1d0:	4413      	add	r3, r2
 800c1d2:	330c      	adds	r3, #12
 800c1d4:	881b      	ldrh	r3, [r3, #0]
 800c1d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c1da:	d101      	bne.n	800c1e0 <chk_lock+0xa4>
 800c1dc:	2310      	movs	r3, #16
 800c1de:	e000      	b.n	800c1e2 <chk_lock+0xa6>
 800c1e0:	2300      	movs	r3, #0
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	3714      	adds	r7, #20
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ec:	4770      	bx	lr
 800c1ee:	bf00      	nop
 800c1f0:	2000088c 	.word	0x2000088c

0800c1f4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c1f4:	b480      	push	{r7}
 800c1f6:	b083      	sub	sp, #12
 800c1f8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	607b      	str	r3, [r7, #4]
 800c1fe:	e002      	b.n	800c206 <enq_lock+0x12>
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	3301      	adds	r3, #1
 800c204:	607b      	str	r3, [r7, #4]
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2b01      	cmp	r3, #1
 800c20a:	d806      	bhi.n	800c21a <enq_lock+0x26>
 800c20c:	4a09      	ldr	r2, [pc, #36]	@ (800c234 <enq_lock+0x40>)
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	011b      	lsls	r3, r3, #4
 800c212:	4413      	add	r3, r2
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d1f2      	bne.n	800c200 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2b02      	cmp	r3, #2
 800c21e:	bf14      	ite	ne
 800c220:	2301      	movne	r3, #1
 800c222:	2300      	moveq	r3, #0
 800c224:	b2db      	uxtb	r3, r3
}
 800c226:	4618      	mov	r0, r3
 800c228:	370c      	adds	r7, #12
 800c22a:	46bd      	mov	sp, r7
 800c22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c230:	4770      	bx	lr
 800c232:	bf00      	nop
 800c234:	2000088c 	.word	0x2000088c

0800c238 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c238:	b480      	push	{r7}
 800c23a:	b085      	sub	sp, #20
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
 800c240:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c242:	2300      	movs	r3, #0
 800c244:	60fb      	str	r3, [r7, #12]
 800c246:	e01f      	b.n	800c288 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c248:	4a41      	ldr	r2, [pc, #260]	@ (800c350 <inc_lock+0x118>)
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	011b      	lsls	r3, r3, #4
 800c24e:	4413      	add	r3, r2
 800c250:	681a      	ldr	r2, [r3, #0]
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	429a      	cmp	r2, r3
 800c258:	d113      	bne.n	800c282 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c25a:	4a3d      	ldr	r2, [pc, #244]	@ (800c350 <inc_lock+0x118>)
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	011b      	lsls	r3, r3, #4
 800c260:	4413      	add	r3, r2
 800c262:	3304      	adds	r3, #4
 800c264:	681a      	ldr	r2, [r3, #0]
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c26a:	429a      	cmp	r2, r3
 800c26c:	d109      	bne.n	800c282 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c26e:	4a38      	ldr	r2, [pc, #224]	@ (800c350 <inc_lock+0x118>)
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	011b      	lsls	r3, r3, #4
 800c274:	4413      	add	r3, r2
 800c276:	3308      	adds	r3, #8
 800c278:	681a      	ldr	r2, [r3, #0]
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c27e:	429a      	cmp	r2, r3
 800c280:	d006      	beq.n	800c290 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	3301      	adds	r3, #1
 800c286:	60fb      	str	r3, [r7, #12]
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	2b01      	cmp	r3, #1
 800c28c:	d9dc      	bls.n	800c248 <inc_lock+0x10>
 800c28e:	e000      	b.n	800c292 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c290:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	2b02      	cmp	r3, #2
 800c296:	d132      	bne.n	800c2fe <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c298:	2300      	movs	r3, #0
 800c29a:	60fb      	str	r3, [r7, #12]
 800c29c:	e002      	b.n	800c2a4 <inc_lock+0x6c>
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	60fb      	str	r3, [r7, #12]
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	2b01      	cmp	r3, #1
 800c2a8:	d806      	bhi.n	800c2b8 <inc_lock+0x80>
 800c2aa:	4a29      	ldr	r2, [pc, #164]	@ (800c350 <inc_lock+0x118>)
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	011b      	lsls	r3, r3, #4
 800c2b0:	4413      	add	r3, r2
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d1f2      	bne.n	800c29e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2b02      	cmp	r3, #2
 800c2bc:	d101      	bne.n	800c2c2 <inc_lock+0x8a>
 800c2be:	2300      	movs	r3, #0
 800c2c0:	e040      	b.n	800c344 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681a      	ldr	r2, [r3, #0]
 800c2c6:	4922      	ldr	r1, [pc, #136]	@ (800c350 <inc_lock+0x118>)
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	011b      	lsls	r3, r3, #4
 800c2cc:	440b      	add	r3, r1
 800c2ce:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	689a      	ldr	r2, [r3, #8]
 800c2d4:	491e      	ldr	r1, [pc, #120]	@ (800c350 <inc_lock+0x118>)
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	011b      	lsls	r3, r3, #4
 800c2da:	440b      	add	r3, r1
 800c2dc:	3304      	adds	r3, #4
 800c2de:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	695a      	ldr	r2, [r3, #20]
 800c2e4:	491a      	ldr	r1, [pc, #104]	@ (800c350 <inc_lock+0x118>)
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	011b      	lsls	r3, r3, #4
 800c2ea:	440b      	add	r3, r1
 800c2ec:	3308      	adds	r3, #8
 800c2ee:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c2f0:	4a17      	ldr	r2, [pc, #92]	@ (800c350 <inc_lock+0x118>)
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	011b      	lsls	r3, r3, #4
 800c2f6:	4413      	add	r3, r2
 800c2f8:	330c      	adds	r3, #12
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d009      	beq.n	800c318 <inc_lock+0xe0>
 800c304:	4a12      	ldr	r2, [pc, #72]	@ (800c350 <inc_lock+0x118>)
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	011b      	lsls	r3, r3, #4
 800c30a:	4413      	add	r3, r2
 800c30c:	330c      	adds	r3, #12
 800c30e:	881b      	ldrh	r3, [r3, #0]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d001      	beq.n	800c318 <inc_lock+0xe0>
 800c314:	2300      	movs	r3, #0
 800c316:	e015      	b.n	800c344 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d108      	bne.n	800c330 <inc_lock+0xf8>
 800c31e:	4a0c      	ldr	r2, [pc, #48]	@ (800c350 <inc_lock+0x118>)
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	011b      	lsls	r3, r3, #4
 800c324:	4413      	add	r3, r2
 800c326:	330c      	adds	r3, #12
 800c328:	881b      	ldrh	r3, [r3, #0]
 800c32a:	3301      	adds	r3, #1
 800c32c:	b29a      	uxth	r2, r3
 800c32e:	e001      	b.n	800c334 <inc_lock+0xfc>
 800c330:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c334:	4906      	ldr	r1, [pc, #24]	@ (800c350 <inc_lock+0x118>)
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	011b      	lsls	r3, r3, #4
 800c33a:	440b      	add	r3, r1
 800c33c:	330c      	adds	r3, #12
 800c33e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	3301      	adds	r3, #1
}
 800c344:	4618      	mov	r0, r3
 800c346:	3714      	adds	r7, #20
 800c348:	46bd      	mov	sp, r7
 800c34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34e:	4770      	bx	lr
 800c350:	2000088c 	.word	0x2000088c

0800c354 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c354:	b480      	push	{r7}
 800c356:	b085      	sub	sp, #20
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	3b01      	subs	r3, #1
 800c360:	607b      	str	r3, [r7, #4]
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	2b01      	cmp	r3, #1
 800c366:	d825      	bhi.n	800c3b4 <dec_lock+0x60>
		n = Files[i].ctr;
 800c368:	4a17      	ldr	r2, [pc, #92]	@ (800c3c8 <dec_lock+0x74>)
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	011b      	lsls	r3, r3, #4
 800c36e:	4413      	add	r3, r2
 800c370:	330c      	adds	r3, #12
 800c372:	881b      	ldrh	r3, [r3, #0]
 800c374:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c376:	89fb      	ldrh	r3, [r7, #14]
 800c378:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c37c:	d101      	bne.n	800c382 <dec_lock+0x2e>
 800c37e:	2300      	movs	r3, #0
 800c380:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c382:	89fb      	ldrh	r3, [r7, #14]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d002      	beq.n	800c38e <dec_lock+0x3a>
 800c388:	89fb      	ldrh	r3, [r7, #14]
 800c38a:	3b01      	subs	r3, #1
 800c38c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c38e:	4a0e      	ldr	r2, [pc, #56]	@ (800c3c8 <dec_lock+0x74>)
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	011b      	lsls	r3, r3, #4
 800c394:	4413      	add	r3, r2
 800c396:	330c      	adds	r3, #12
 800c398:	89fa      	ldrh	r2, [r7, #14]
 800c39a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c39c:	89fb      	ldrh	r3, [r7, #14]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d105      	bne.n	800c3ae <dec_lock+0x5a>
 800c3a2:	4a09      	ldr	r2, [pc, #36]	@ (800c3c8 <dec_lock+0x74>)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	011b      	lsls	r3, r3, #4
 800c3a8:	4413      	add	r3, r2
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	737b      	strb	r3, [r7, #13]
 800c3b2:	e001      	b.n	800c3b8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c3b4:	2302      	movs	r3, #2
 800c3b6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c3b8:	7b7b      	ldrb	r3, [r7, #13]
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	3714      	adds	r7, #20
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c4:	4770      	bx	lr
 800c3c6:	bf00      	nop
 800c3c8:	2000088c 	.word	0x2000088c

0800c3cc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b085      	sub	sp, #20
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	60fb      	str	r3, [r7, #12]
 800c3d8:	e010      	b.n	800c3fc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c3da:	4a0d      	ldr	r2, [pc, #52]	@ (800c410 <clear_lock+0x44>)
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	011b      	lsls	r3, r3, #4
 800c3e0:	4413      	add	r3, r2
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	687a      	ldr	r2, [r7, #4]
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d105      	bne.n	800c3f6 <clear_lock+0x2a>
 800c3ea:	4a09      	ldr	r2, [pc, #36]	@ (800c410 <clear_lock+0x44>)
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	011b      	lsls	r3, r3, #4
 800c3f0:	4413      	add	r3, r2
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	60fb      	str	r3, [r7, #12]
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	2b01      	cmp	r3, #1
 800c400:	d9eb      	bls.n	800c3da <clear_lock+0xe>
	}
}
 800c402:	bf00      	nop
 800c404:	bf00      	nop
 800c406:	3714      	adds	r7, #20
 800c408:	46bd      	mov	sp, r7
 800c40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40e:	4770      	bx	lr
 800c410:	2000088c 	.word	0x2000088c

0800c414 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b086      	sub	sp, #24
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c41c:	2300      	movs	r3, #0
 800c41e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	78db      	ldrb	r3, [r3, #3]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d034      	beq.n	800c492 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c42c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	7858      	ldrb	r0, [r3, #1]
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c438:	2301      	movs	r3, #1
 800c43a:	697a      	ldr	r2, [r7, #20]
 800c43c:	f7ff fd0e 	bl	800be5c <disk_write>
 800c440:	4603      	mov	r3, r0
 800c442:	2b00      	cmp	r3, #0
 800c444:	d002      	beq.n	800c44c <sync_window+0x38>
			res = FR_DISK_ERR;
 800c446:	2301      	movs	r3, #1
 800c448:	73fb      	strb	r3, [r7, #15]
 800c44a:	e022      	b.n	800c492 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2200      	movs	r2, #0
 800c450:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c456:	697a      	ldr	r2, [r7, #20]
 800c458:	1ad2      	subs	r2, r2, r3
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	69db      	ldr	r3, [r3, #28]
 800c45e:	429a      	cmp	r2, r3
 800c460:	d217      	bcs.n	800c492 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	789b      	ldrb	r3, [r3, #2]
 800c466:	613b      	str	r3, [r7, #16]
 800c468:	e010      	b.n	800c48c <sync_window+0x78>
					wsect += fs->fsize;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	69db      	ldr	r3, [r3, #28]
 800c46e:	697a      	ldr	r2, [r7, #20]
 800c470:	4413      	add	r3, r2
 800c472:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	7858      	ldrb	r0, [r3, #1]
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c47e:	2301      	movs	r3, #1
 800c480:	697a      	ldr	r2, [r7, #20]
 800c482:	f7ff fceb 	bl	800be5c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c486:	693b      	ldr	r3, [r7, #16]
 800c488:	3b01      	subs	r3, #1
 800c48a:	613b      	str	r3, [r7, #16]
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	2b01      	cmp	r3, #1
 800c490:	d8eb      	bhi.n	800c46a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c492:	7bfb      	ldrb	r3, [r7, #15]
}
 800c494:	4618      	mov	r0, r3
 800c496:	3718      	adds	r7, #24
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}

0800c49c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b084      	sub	sp, #16
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4ae:	683a      	ldr	r2, [r7, #0]
 800c4b0:	429a      	cmp	r2, r3
 800c4b2:	d01b      	beq.n	800c4ec <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c4b4:	6878      	ldr	r0, [r7, #4]
 800c4b6:	f7ff ffad 	bl	800c414 <sync_window>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c4be:	7bfb      	ldrb	r3, [r7, #15]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d113      	bne.n	800c4ec <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	7858      	ldrb	r0, [r3, #1]
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c4ce:	2301      	movs	r3, #1
 800c4d0:	683a      	ldr	r2, [r7, #0]
 800c4d2:	f7ff fca3 	bl	800be1c <disk_read>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d004      	beq.n	800c4e6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c4dc:	f04f 33ff 	mov.w	r3, #4294967295
 800c4e0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	683a      	ldr	r2, [r7, #0]
 800c4ea:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800c4ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3710      	adds	r7, #16
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}
	...

0800c4f8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b084      	sub	sp, #16
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c500:	6878      	ldr	r0, [r7, #4]
 800c502:	f7ff ff87 	bl	800c414 <sync_window>
 800c506:	4603      	mov	r3, r0
 800c508:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c50a:	7bfb      	ldrb	r3, [r7, #15]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d158      	bne.n	800c5c2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	781b      	ldrb	r3, [r3, #0]
 800c514:	2b03      	cmp	r3, #3
 800c516:	d148      	bne.n	800c5aa <sync_fs+0xb2>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	791b      	ldrb	r3, [r3, #4]
 800c51c:	2b01      	cmp	r3, #1
 800c51e:	d144      	bne.n	800c5aa <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	3334      	adds	r3, #52	@ 0x34
 800c524:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c528:	2100      	movs	r1, #0
 800c52a:	4618      	mov	r0, r3
 800c52c:	f7ff fd78 	bl	800c020 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	3334      	adds	r3, #52	@ 0x34
 800c534:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c538:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c53c:	4618      	mov	r0, r3
 800c53e:	f7ff fd07 	bl	800bf50 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	3334      	adds	r3, #52	@ 0x34
 800c546:	4921      	ldr	r1, [pc, #132]	@ (800c5cc <sync_fs+0xd4>)
 800c548:	4618      	mov	r0, r3
 800c54a:	f7ff fd1c 	bl	800bf86 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	3334      	adds	r3, #52	@ 0x34
 800c552:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c556:	491e      	ldr	r1, [pc, #120]	@ (800c5d0 <sync_fs+0xd8>)
 800c558:	4618      	mov	r0, r3
 800c55a:	f7ff fd14 	bl	800bf86 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	3334      	adds	r3, #52	@ 0x34
 800c562:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	695b      	ldr	r3, [r3, #20]
 800c56a:	4619      	mov	r1, r3
 800c56c:	4610      	mov	r0, r2
 800c56e:	f7ff fd0a 	bl	800bf86 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	3334      	adds	r3, #52	@ 0x34
 800c576:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	691b      	ldr	r3, [r3, #16]
 800c57e:	4619      	mov	r1, r3
 800c580:	4610      	mov	r0, r2
 800c582:	f7ff fd00 	bl	800bf86 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	6a1b      	ldr	r3, [r3, #32]
 800c58a:	1c5a      	adds	r2, r3, #1
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	7858      	ldrb	r0, [r3, #1]
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c59e:	2301      	movs	r3, #1
 800c5a0:	f7ff fc5c 	bl	800be5c <disk_write>
			fs->fsi_flag = 0;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	785b      	ldrb	r3, [r3, #1]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	2100      	movs	r1, #0
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	f7ff fc72 	bl	800be9c <disk_ioctl>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d001      	beq.n	800c5c2 <sync_fs+0xca>
 800c5be:	2301      	movs	r3, #1
 800c5c0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c5c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	3710      	adds	r7, #16
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	bd80      	pop	{r7, pc}
 800c5cc:	41615252 	.word	0x41615252
 800c5d0:	61417272 	.word	0x61417272

0800c5d4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c5d4:	b480      	push	{r7}
 800c5d6:	b083      	sub	sp, #12
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
 800c5dc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	3b02      	subs	r3, #2
 800c5e2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	699b      	ldr	r3, [r3, #24]
 800c5e8:	3b02      	subs	r3, #2
 800c5ea:	683a      	ldr	r2, [r7, #0]
 800c5ec:	429a      	cmp	r2, r3
 800c5ee:	d301      	bcc.n	800c5f4 <clust2sect+0x20>
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	e008      	b.n	800c606 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	895b      	ldrh	r3, [r3, #10]
 800c5f8:	461a      	mov	r2, r3
 800c5fa:	683b      	ldr	r3, [r7, #0]
 800c5fc:	fb03 f202 	mul.w	r2, r3, r2
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c604:	4413      	add	r3, r2
}
 800c606:	4618      	mov	r0, r3
 800c608:	370c      	adds	r7, #12
 800c60a:	46bd      	mov	sp, r7
 800c60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c610:	4770      	bx	lr

0800c612 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c612:	b580      	push	{r7, lr}
 800c614:	b086      	sub	sp, #24
 800c616:	af00      	add	r7, sp, #0
 800c618:	6078      	str	r0, [r7, #4]
 800c61a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	2b01      	cmp	r3, #1
 800c626:	d904      	bls.n	800c632 <get_fat+0x20>
 800c628:	693b      	ldr	r3, [r7, #16]
 800c62a:	699b      	ldr	r3, [r3, #24]
 800c62c:	683a      	ldr	r2, [r7, #0]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d302      	bcc.n	800c638 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c632:	2301      	movs	r3, #1
 800c634:	617b      	str	r3, [r7, #20]
 800c636:	e08e      	b.n	800c756 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c638:	f04f 33ff 	mov.w	r3, #4294967295
 800c63c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	781b      	ldrb	r3, [r3, #0]
 800c642:	2b03      	cmp	r3, #3
 800c644:	d061      	beq.n	800c70a <get_fat+0xf8>
 800c646:	2b03      	cmp	r3, #3
 800c648:	dc7b      	bgt.n	800c742 <get_fat+0x130>
 800c64a:	2b01      	cmp	r3, #1
 800c64c:	d002      	beq.n	800c654 <get_fat+0x42>
 800c64e:	2b02      	cmp	r3, #2
 800c650:	d041      	beq.n	800c6d6 <get_fat+0xc4>
 800c652:	e076      	b.n	800c742 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	60fb      	str	r3, [r7, #12]
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	085b      	lsrs	r3, r3, #1
 800c65c:	68fa      	ldr	r2, [r7, #12]
 800c65e:	4413      	add	r3, r2
 800c660:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c662:	693b      	ldr	r3, [r7, #16]
 800c664:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	0a5b      	lsrs	r3, r3, #9
 800c66a:	4413      	add	r3, r2
 800c66c:	4619      	mov	r1, r3
 800c66e:	6938      	ldr	r0, [r7, #16]
 800c670:	f7ff ff14 	bl	800c49c <move_window>
 800c674:	4603      	mov	r3, r0
 800c676:	2b00      	cmp	r3, #0
 800c678:	d166      	bne.n	800c748 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	1c5a      	adds	r2, r3, #1
 800c67e:	60fa      	str	r2, [r7, #12]
 800c680:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c684:	693a      	ldr	r2, [r7, #16]
 800c686:	4413      	add	r3, r2
 800c688:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c68c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c68e:	693b      	ldr	r3, [r7, #16]
 800c690:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	0a5b      	lsrs	r3, r3, #9
 800c696:	4413      	add	r3, r2
 800c698:	4619      	mov	r1, r3
 800c69a:	6938      	ldr	r0, [r7, #16]
 800c69c:	f7ff fefe 	bl	800c49c <move_window>
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d152      	bne.n	800c74c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6ac:	693a      	ldr	r2, [r7, #16]
 800c6ae:	4413      	add	r3, r2
 800c6b0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c6b4:	021b      	lsls	r3, r3, #8
 800c6b6:	68ba      	ldr	r2, [r7, #8]
 800c6b8:	4313      	orrs	r3, r2
 800c6ba:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	f003 0301 	and.w	r3, r3, #1
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d002      	beq.n	800c6cc <get_fat+0xba>
 800c6c6:	68bb      	ldr	r3, [r7, #8]
 800c6c8:	091b      	lsrs	r3, r3, #4
 800c6ca:	e002      	b.n	800c6d2 <get_fat+0xc0>
 800c6cc:	68bb      	ldr	r3, [r7, #8]
 800c6ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c6d2:	617b      	str	r3, [r7, #20]
			break;
 800c6d4:	e03f      	b.n	800c756 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c6d6:	693b      	ldr	r3, [r7, #16]
 800c6d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	0a1b      	lsrs	r3, r3, #8
 800c6de:	4413      	add	r3, r2
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	6938      	ldr	r0, [r7, #16]
 800c6e4:	f7ff feda 	bl	800c49c <move_window>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d130      	bne.n	800c750 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c6ee:	693b      	ldr	r3, [r7, #16]
 800c6f0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c6f4:	683b      	ldr	r3, [r7, #0]
 800c6f6:	005b      	lsls	r3, r3, #1
 800c6f8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c6fc:	4413      	add	r3, r2
 800c6fe:	4618      	mov	r0, r3
 800c700:	f7ff fbea 	bl	800bed8 <ld_word>
 800c704:	4603      	mov	r3, r0
 800c706:	617b      	str	r3, [r7, #20]
			break;
 800c708:	e025      	b.n	800c756 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c70a:	693b      	ldr	r3, [r7, #16]
 800c70c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	09db      	lsrs	r3, r3, #7
 800c712:	4413      	add	r3, r2
 800c714:	4619      	mov	r1, r3
 800c716:	6938      	ldr	r0, [r7, #16]
 800c718:	f7ff fec0 	bl	800c49c <move_window>
 800c71c:	4603      	mov	r3, r0
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d118      	bne.n	800c754 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c722:	693b      	ldr	r3, [r7, #16]
 800c724:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	009b      	lsls	r3, r3, #2
 800c72c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c730:	4413      	add	r3, r2
 800c732:	4618      	mov	r0, r3
 800c734:	f7ff fbe9 	bl	800bf0a <ld_dword>
 800c738:	4603      	mov	r3, r0
 800c73a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c73e:	617b      	str	r3, [r7, #20]
			break;
 800c740:	e009      	b.n	800c756 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c742:	2301      	movs	r3, #1
 800c744:	617b      	str	r3, [r7, #20]
 800c746:	e006      	b.n	800c756 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c748:	bf00      	nop
 800c74a:	e004      	b.n	800c756 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c74c:	bf00      	nop
 800c74e:	e002      	b.n	800c756 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c750:	bf00      	nop
 800c752:	e000      	b.n	800c756 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c754:	bf00      	nop
		}
	}

	return val;
 800c756:	697b      	ldr	r3, [r7, #20]
}
 800c758:	4618      	mov	r0, r3
 800c75a:	3718      	adds	r7, #24
 800c75c:	46bd      	mov	sp, r7
 800c75e:	bd80      	pop	{r7, pc}

0800c760 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c760:	b590      	push	{r4, r7, lr}
 800c762:	b089      	sub	sp, #36	@ 0x24
 800c764:	af00      	add	r7, sp, #0
 800c766:	60f8      	str	r0, [r7, #12]
 800c768:	60b9      	str	r1, [r7, #8]
 800c76a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c76c:	2302      	movs	r3, #2
 800c76e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	2b01      	cmp	r3, #1
 800c774:	f240 80d9 	bls.w	800c92a <put_fat+0x1ca>
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	699b      	ldr	r3, [r3, #24]
 800c77c:	68ba      	ldr	r2, [r7, #8]
 800c77e:	429a      	cmp	r2, r3
 800c780:	f080 80d3 	bcs.w	800c92a <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	2b03      	cmp	r3, #3
 800c78a:	f000 8096 	beq.w	800c8ba <put_fat+0x15a>
 800c78e:	2b03      	cmp	r3, #3
 800c790:	f300 80cb 	bgt.w	800c92a <put_fat+0x1ca>
 800c794:	2b01      	cmp	r3, #1
 800c796:	d002      	beq.n	800c79e <put_fat+0x3e>
 800c798:	2b02      	cmp	r3, #2
 800c79a:	d06e      	beq.n	800c87a <put_fat+0x11a>
 800c79c:	e0c5      	b.n	800c92a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	61bb      	str	r3, [r7, #24]
 800c7a2:	69bb      	ldr	r3, [r7, #24]
 800c7a4:	085b      	lsrs	r3, r3, #1
 800c7a6:	69ba      	ldr	r2, [r7, #24]
 800c7a8:	4413      	add	r3, r2
 800c7aa:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c7b0:	69bb      	ldr	r3, [r7, #24]
 800c7b2:	0a5b      	lsrs	r3, r3, #9
 800c7b4:	4413      	add	r3, r2
 800c7b6:	4619      	mov	r1, r3
 800c7b8:	68f8      	ldr	r0, [r7, #12]
 800c7ba:	f7ff fe6f 	bl	800c49c <move_window>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c7c2:	7ffb      	ldrb	r3, [r7, #31]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	f040 80a9 	bne.w	800c91c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c7d0:	69bb      	ldr	r3, [r7, #24]
 800c7d2:	1c59      	adds	r1, r3, #1
 800c7d4:	61b9      	str	r1, [r7, #24]
 800c7d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7da:	4413      	add	r3, r2
 800c7dc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	f003 0301 	and.w	r3, r3, #1
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d00d      	beq.n	800c804 <put_fat+0xa4>
 800c7e8:	697b      	ldr	r3, [r7, #20]
 800c7ea:	781b      	ldrb	r3, [r3, #0]
 800c7ec:	b25b      	sxtb	r3, r3
 800c7ee:	f003 030f 	and.w	r3, r3, #15
 800c7f2:	b25a      	sxtb	r2, r3
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	b25b      	sxtb	r3, r3
 800c7f8:	011b      	lsls	r3, r3, #4
 800c7fa:	b25b      	sxtb	r3, r3
 800c7fc:	4313      	orrs	r3, r2
 800c7fe:	b25b      	sxtb	r3, r3
 800c800:	b2db      	uxtb	r3, r3
 800c802:	e001      	b.n	800c808 <put_fat+0xa8>
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	b2db      	uxtb	r3, r3
 800c808:	697a      	ldr	r2, [r7, #20]
 800c80a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	2201      	movs	r2, #1
 800c810:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c816:	69bb      	ldr	r3, [r7, #24]
 800c818:	0a5b      	lsrs	r3, r3, #9
 800c81a:	4413      	add	r3, r2
 800c81c:	4619      	mov	r1, r3
 800c81e:	68f8      	ldr	r0, [r7, #12]
 800c820:	f7ff fe3c 	bl	800c49c <move_window>
 800c824:	4603      	mov	r3, r0
 800c826:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c828:	7ffb      	ldrb	r3, [r7, #31]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d178      	bne.n	800c920 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c834:	69bb      	ldr	r3, [r7, #24]
 800c836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c83a:	4413      	add	r3, r2
 800c83c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c83e:	68bb      	ldr	r3, [r7, #8]
 800c840:	f003 0301 	and.w	r3, r3, #1
 800c844:	2b00      	cmp	r3, #0
 800c846:	d003      	beq.n	800c850 <put_fat+0xf0>
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	091b      	lsrs	r3, r3, #4
 800c84c:	b2db      	uxtb	r3, r3
 800c84e:	e00e      	b.n	800c86e <put_fat+0x10e>
 800c850:	697b      	ldr	r3, [r7, #20]
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	b25b      	sxtb	r3, r3
 800c856:	f023 030f 	bic.w	r3, r3, #15
 800c85a:	b25a      	sxtb	r2, r3
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	0a1b      	lsrs	r3, r3, #8
 800c860:	b25b      	sxtb	r3, r3
 800c862:	f003 030f 	and.w	r3, r3, #15
 800c866:	b25b      	sxtb	r3, r3
 800c868:	4313      	orrs	r3, r2
 800c86a:	b25b      	sxtb	r3, r3
 800c86c:	b2db      	uxtb	r3, r3
 800c86e:	697a      	ldr	r2, [r7, #20]
 800c870:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	2201      	movs	r2, #1
 800c876:	70da      	strb	r2, [r3, #3]
			break;
 800c878:	e057      	b.n	800c92a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	0a1b      	lsrs	r3, r3, #8
 800c882:	4413      	add	r3, r2
 800c884:	4619      	mov	r1, r3
 800c886:	68f8      	ldr	r0, [r7, #12]
 800c888:	f7ff fe08 	bl	800c49c <move_window>
 800c88c:	4603      	mov	r3, r0
 800c88e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c890:	7ffb      	ldrb	r3, [r7, #31]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d146      	bne.n	800c924 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	005b      	lsls	r3, r3, #1
 800c8a0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c8a4:	4413      	add	r3, r2
 800c8a6:	687a      	ldr	r2, [r7, #4]
 800c8a8:	b292      	uxth	r2, r2
 800c8aa:	4611      	mov	r1, r2
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f7ff fb4f 	bl	800bf50 <st_word>
			fs->wflag = 1;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	2201      	movs	r2, #1
 800c8b6:	70da      	strb	r2, [r3, #3]
			break;
 800c8b8:	e037      	b.n	800c92a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	09db      	lsrs	r3, r3, #7
 800c8c2:	4413      	add	r3, r2
 800c8c4:	4619      	mov	r1, r3
 800c8c6:	68f8      	ldr	r0, [r7, #12]
 800c8c8:	f7ff fde8 	bl	800c49c <move_window>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c8d0:	7ffb      	ldrb	r3, [r7, #31]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d128      	bne.n	800c928 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	009b      	lsls	r3, r3, #2
 800c8e6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c8ea:	4413      	add	r3, r2
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	f7ff fb0c 	bl	800bf0a <ld_dword>
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c8f8:	4323      	orrs	r3, r4
 800c8fa:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	009b      	lsls	r3, r3, #2
 800c906:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c90a:	4413      	add	r3, r2
 800c90c:	6879      	ldr	r1, [r7, #4]
 800c90e:	4618      	mov	r0, r3
 800c910:	f7ff fb39 	bl	800bf86 <st_dword>
			fs->wflag = 1;
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	2201      	movs	r2, #1
 800c918:	70da      	strb	r2, [r3, #3]
			break;
 800c91a:	e006      	b.n	800c92a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c91c:	bf00      	nop
 800c91e:	e004      	b.n	800c92a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c920:	bf00      	nop
 800c922:	e002      	b.n	800c92a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c924:	bf00      	nop
 800c926:	e000      	b.n	800c92a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c928:	bf00      	nop
		}
	}
	return res;
 800c92a:	7ffb      	ldrb	r3, [r7, #31]
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	3724      	adds	r7, #36	@ 0x24
 800c930:	46bd      	mov	sp, r7
 800c932:	bd90      	pop	{r4, r7, pc}

0800c934 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b088      	sub	sp, #32
 800c938:	af00      	add	r7, sp, #0
 800c93a:	60f8      	str	r0, [r7, #12]
 800c93c:	60b9      	str	r1, [r7, #8]
 800c93e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c940:	2300      	movs	r3, #0
 800c942:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	d904      	bls.n	800c95a <remove_chain+0x26>
 800c950:	69bb      	ldr	r3, [r7, #24]
 800c952:	699b      	ldr	r3, [r3, #24]
 800c954:	68ba      	ldr	r2, [r7, #8]
 800c956:	429a      	cmp	r2, r3
 800c958:	d301      	bcc.n	800c95e <remove_chain+0x2a>
 800c95a:	2302      	movs	r3, #2
 800c95c:	e04b      	b.n	800c9f6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2b00      	cmp	r3, #0
 800c962:	d00c      	beq.n	800c97e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c964:	f04f 32ff 	mov.w	r2, #4294967295
 800c968:	6879      	ldr	r1, [r7, #4]
 800c96a:	69b8      	ldr	r0, [r7, #24]
 800c96c:	f7ff fef8 	bl	800c760 <put_fat>
 800c970:	4603      	mov	r3, r0
 800c972:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c974:	7ffb      	ldrb	r3, [r7, #31]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d001      	beq.n	800c97e <remove_chain+0x4a>
 800c97a:	7ffb      	ldrb	r3, [r7, #31]
 800c97c:	e03b      	b.n	800c9f6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c97e:	68b9      	ldr	r1, [r7, #8]
 800c980:	68f8      	ldr	r0, [r7, #12]
 800c982:	f7ff fe46 	bl	800c612 <get_fat>
 800c986:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d031      	beq.n	800c9f2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c98e:	697b      	ldr	r3, [r7, #20]
 800c990:	2b01      	cmp	r3, #1
 800c992:	d101      	bne.n	800c998 <remove_chain+0x64>
 800c994:	2302      	movs	r3, #2
 800c996:	e02e      	b.n	800c9f6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c998:	697b      	ldr	r3, [r7, #20]
 800c99a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c99e:	d101      	bne.n	800c9a4 <remove_chain+0x70>
 800c9a0:	2301      	movs	r3, #1
 800c9a2:	e028      	b.n	800c9f6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	68b9      	ldr	r1, [r7, #8]
 800c9a8:	69b8      	ldr	r0, [r7, #24]
 800c9aa:	f7ff fed9 	bl	800c760 <put_fat>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c9b2:	7ffb      	ldrb	r3, [r7, #31]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d001      	beq.n	800c9bc <remove_chain+0x88>
 800c9b8:	7ffb      	ldrb	r3, [r7, #31]
 800c9ba:	e01c      	b.n	800c9f6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c9bc:	69bb      	ldr	r3, [r7, #24]
 800c9be:	695a      	ldr	r2, [r3, #20]
 800c9c0:	69bb      	ldr	r3, [r7, #24]
 800c9c2:	699b      	ldr	r3, [r3, #24]
 800c9c4:	3b02      	subs	r3, #2
 800c9c6:	429a      	cmp	r2, r3
 800c9c8:	d20b      	bcs.n	800c9e2 <remove_chain+0xae>
			fs->free_clst++;
 800c9ca:	69bb      	ldr	r3, [r7, #24]
 800c9cc:	695b      	ldr	r3, [r3, #20]
 800c9ce:	1c5a      	adds	r2, r3, #1
 800c9d0:	69bb      	ldr	r3, [r7, #24]
 800c9d2:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c9d4:	69bb      	ldr	r3, [r7, #24]
 800c9d6:	791b      	ldrb	r3, [r3, #4]
 800c9d8:	f043 0301 	orr.w	r3, r3, #1
 800c9dc:	b2da      	uxtb	r2, r3
 800c9de:	69bb      	ldr	r3, [r7, #24]
 800c9e0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c9e6:	69bb      	ldr	r3, [r7, #24]
 800c9e8:	699b      	ldr	r3, [r3, #24]
 800c9ea:	68ba      	ldr	r2, [r7, #8]
 800c9ec:	429a      	cmp	r2, r3
 800c9ee:	d3c6      	bcc.n	800c97e <remove_chain+0x4a>
 800c9f0:	e000      	b.n	800c9f4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c9f2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c9f4:	2300      	movs	r3, #0
}
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	3720      	adds	r7, #32
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}

0800c9fe <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c9fe:	b580      	push	{r7, lr}
 800ca00:	b088      	sub	sp, #32
 800ca02:	af00      	add	r7, sp, #0
 800ca04:	6078      	str	r0, [r7, #4]
 800ca06:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d10d      	bne.n	800ca30 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ca14:	693b      	ldr	r3, [r7, #16]
 800ca16:	691b      	ldr	r3, [r3, #16]
 800ca18:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ca1a:	69bb      	ldr	r3, [r7, #24]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d004      	beq.n	800ca2a <create_chain+0x2c>
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	699b      	ldr	r3, [r3, #24]
 800ca24:	69ba      	ldr	r2, [r7, #24]
 800ca26:	429a      	cmp	r2, r3
 800ca28:	d31b      	bcc.n	800ca62 <create_chain+0x64>
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	61bb      	str	r3, [r7, #24]
 800ca2e:	e018      	b.n	800ca62 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ca30:	6839      	ldr	r1, [r7, #0]
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f7ff fded 	bl	800c612 <get_fat>
 800ca38:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	2b01      	cmp	r3, #1
 800ca3e:	d801      	bhi.n	800ca44 <create_chain+0x46>
 800ca40:	2301      	movs	r3, #1
 800ca42:	e070      	b.n	800cb26 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca4a:	d101      	bne.n	800ca50 <create_chain+0x52>
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	e06a      	b.n	800cb26 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ca50:	693b      	ldr	r3, [r7, #16]
 800ca52:	699b      	ldr	r3, [r3, #24]
 800ca54:	68fa      	ldr	r2, [r7, #12]
 800ca56:	429a      	cmp	r2, r3
 800ca58:	d201      	bcs.n	800ca5e <create_chain+0x60>
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	e063      	b.n	800cb26 <create_chain+0x128>
		scl = clst;
 800ca5e:	683b      	ldr	r3, [r7, #0]
 800ca60:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ca62:	69bb      	ldr	r3, [r7, #24]
 800ca64:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ca66:	69fb      	ldr	r3, [r7, #28]
 800ca68:	3301      	adds	r3, #1
 800ca6a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	699b      	ldr	r3, [r3, #24]
 800ca70:	69fa      	ldr	r2, [r7, #28]
 800ca72:	429a      	cmp	r2, r3
 800ca74:	d307      	bcc.n	800ca86 <create_chain+0x88>
				ncl = 2;
 800ca76:	2302      	movs	r3, #2
 800ca78:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ca7a:	69fa      	ldr	r2, [r7, #28]
 800ca7c:	69bb      	ldr	r3, [r7, #24]
 800ca7e:	429a      	cmp	r2, r3
 800ca80:	d901      	bls.n	800ca86 <create_chain+0x88>
 800ca82:	2300      	movs	r3, #0
 800ca84:	e04f      	b.n	800cb26 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ca86:	69f9      	ldr	r1, [r7, #28]
 800ca88:	6878      	ldr	r0, [r7, #4]
 800ca8a:	f7ff fdc2 	bl	800c612 <get_fat>
 800ca8e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d00e      	beq.n	800cab4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	2b01      	cmp	r3, #1
 800ca9a:	d003      	beq.n	800caa4 <create_chain+0xa6>
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caa2:	d101      	bne.n	800caa8 <create_chain+0xaa>
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	e03e      	b.n	800cb26 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800caa8:	69fa      	ldr	r2, [r7, #28]
 800caaa:	69bb      	ldr	r3, [r7, #24]
 800caac:	429a      	cmp	r2, r3
 800caae:	d1da      	bne.n	800ca66 <create_chain+0x68>
 800cab0:	2300      	movs	r3, #0
 800cab2:	e038      	b.n	800cb26 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800cab4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800cab6:	f04f 32ff 	mov.w	r2, #4294967295
 800caba:	69f9      	ldr	r1, [r7, #28]
 800cabc:	6938      	ldr	r0, [r7, #16]
 800cabe:	f7ff fe4f 	bl	800c760 <put_fat>
 800cac2:	4603      	mov	r3, r0
 800cac4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800cac6:	7dfb      	ldrb	r3, [r7, #23]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d109      	bne.n	800cae0 <create_chain+0xe2>
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d006      	beq.n	800cae0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800cad2:	69fa      	ldr	r2, [r7, #28]
 800cad4:	6839      	ldr	r1, [r7, #0]
 800cad6:	6938      	ldr	r0, [r7, #16]
 800cad8:	f7ff fe42 	bl	800c760 <put_fat>
 800cadc:	4603      	mov	r3, r0
 800cade:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800cae0:	7dfb      	ldrb	r3, [r7, #23]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d116      	bne.n	800cb14 <create_chain+0x116>
		fs->last_clst = ncl;
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	69fa      	ldr	r2, [r7, #28]
 800caea:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800caec:	693b      	ldr	r3, [r7, #16]
 800caee:	695a      	ldr	r2, [r3, #20]
 800caf0:	693b      	ldr	r3, [r7, #16]
 800caf2:	699b      	ldr	r3, [r3, #24]
 800caf4:	3b02      	subs	r3, #2
 800caf6:	429a      	cmp	r2, r3
 800caf8:	d804      	bhi.n	800cb04 <create_chain+0x106>
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	695b      	ldr	r3, [r3, #20]
 800cafe:	1e5a      	subs	r2, r3, #1
 800cb00:	693b      	ldr	r3, [r7, #16]
 800cb02:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800cb04:	693b      	ldr	r3, [r7, #16]
 800cb06:	791b      	ldrb	r3, [r3, #4]
 800cb08:	f043 0301 	orr.w	r3, r3, #1
 800cb0c:	b2da      	uxtb	r2, r3
 800cb0e:	693b      	ldr	r3, [r7, #16]
 800cb10:	711a      	strb	r2, [r3, #4]
 800cb12:	e007      	b.n	800cb24 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800cb14:	7dfb      	ldrb	r3, [r7, #23]
 800cb16:	2b01      	cmp	r3, #1
 800cb18:	d102      	bne.n	800cb20 <create_chain+0x122>
 800cb1a:	f04f 33ff 	mov.w	r3, #4294967295
 800cb1e:	e000      	b.n	800cb22 <create_chain+0x124>
 800cb20:	2301      	movs	r3, #1
 800cb22:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800cb24:	69fb      	ldr	r3, [r7, #28]
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3720      	adds	r7, #32
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}

0800cb2e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800cb2e:	b480      	push	{r7}
 800cb30:	b087      	sub	sp, #28
 800cb32:	af00      	add	r7, sp, #0
 800cb34:	6078      	str	r0, [r7, #4]
 800cb36:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb42:	3304      	adds	r3, #4
 800cb44:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	0a5b      	lsrs	r3, r3, #9
 800cb4a:	68fa      	ldr	r2, [r7, #12]
 800cb4c:	8952      	ldrh	r2, [r2, #10]
 800cb4e:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb52:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cb54:	693b      	ldr	r3, [r7, #16]
 800cb56:	1d1a      	adds	r2, r3, #4
 800cb58:	613a      	str	r2, [r7, #16]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d101      	bne.n	800cb68 <clmt_clust+0x3a>
 800cb64:	2300      	movs	r3, #0
 800cb66:	e010      	b.n	800cb8a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800cb68:	697a      	ldr	r2, [r7, #20]
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	429a      	cmp	r2, r3
 800cb6e:	d307      	bcc.n	800cb80 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800cb70:	697a      	ldr	r2, [r7, #20]
 800cb72:	68bb      	ldr	r3, [r7, #8]
 800cb74:	1ad3      	subs	r3, r2, r3
 800cb76:	617b      	str	r3, [r7, #20]
 800cb78:	693b      	ldr	r3, [r7, #16]
 800cb7a:	3304      	adds	r3, #4
 800cb7c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cb7e:	e7e9      	b.n	800cb54 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800cb80:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800cb82:	693b      	ldr	r3, [r7, #16]
 800cb84:	681a      	ldr	r2, [r3, #0]
 800cb86:	697b      	ldr	r3, [r7, #20]
 800cb88:	4413      	add	r3, r2
}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	371c      	adds	r7, #28
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb94:	4770      	bx	lr

0800cb96 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800cb96:	b580      	push	{r7, lr}
 800cb98:	b086      	sub	sp, #24
 800cb9a:	af00      	add	r7, sp, #0
 800cb9c:	6078      	str	r0, [r7, #4]
 800cb9e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cbac:	d204      	bcs.n	800cbb8 <dir_sdi+0x22>
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	f003 031f 	and.w	r3, r3, #31
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d001      	beq.n	800cbbc <dir_sdi+0x26>
		return FR_INT_ERR;
 800cbb8:	2302      	movs	r3, #2
 800cbba:	e063      	b.n	800cc84 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	683a      	ldr	r2, [r7, #0]
 800cbc0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	689b      	ldr	r3, [r3, #8]
 800cbc6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800cbc8:	697b      	ldr	r3, [r7, #20]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d106      	bne.n	800cbdc <dir_sdi+0x46>
 800cbce:	693b      	ldr	r3, [r7, #16]
 800cbd0:	781b      	ldrb	r3, [r3, #0]
 800cbd2:	2b02      	cmp	r3, #2
 800cbd4:	d902      	bls.n	800cbdc <dir_sdi+0x46>
		clst = fs->dirbase;
 800cbd6:	693b      	ldr	r3, [r7, #16]
 800cbd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbda:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cbdc:	697b      	ldr	r3, [r7, #20]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d10c      	bne.n	800cbfc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	095b      	lsrs	r3, r3, #5
 800cbe6:	693a      	ldr	r2, [r7, #16]
 800cbe8:	8912      	ldrh	r2, [r2, #8]
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d301      	bcc.n	800cbf2 <dir_sdi+0x5c>
 800cbee:	2302      	movs	r3, #2
 800cbf0:	e048      	b.n	800cc84 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	61da      	str	r2, [r3, #28]
 800cbfa:	e029      	b.n	800cc50 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	895b      	ldrh	r3, [r3, #10]
 800cc00:	025b      	lsls	r3, r3, #9
 800cc02:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cc04:	e019      	b.n	800cc3a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	6979      	ldr	r1, [r7, #20]
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	f7ff fd01 	bl	800c612 <get_fat>
 800cc10:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc18:	d101      	bne.n	800cc1e <dir_sdi+0x88>
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	e032      	b.n	800cc84 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800cc1e:	697b      	ldr	r3, [r7, #20]
 800cc20:	2b01      	cmp	r3, #1
 800cc22:	d904      	bls.n	800cc2e <dir_sdi+0x98>
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	699b      	ldr	r3, [r3, #24]
 800cc28:	697a      	ldr	r2, [r7, #20]
 800cc2a:	429a      	cmp	r2, r3
 800cc2c:	d301      	bcc.n	800cc32 <dir_sdi+0x9c>
 800cc2e:	2302      	movs	r3, #2
 800cc30:	e028      	b.n	800cc84 <dir_sdi+0xee>
			ofs -= csz;
 800cc32:	683a      	ldr	r2, [r7, #0]
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	1ad3      	subs	r3, r2, r3
 800cc38:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cc3a:	683a      	ldr	r2, [r7, #0]
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	d2e1      	bcs.n	800cc06 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800cc42:	6979      	ldr	r1, [r7, #20]
 800cc44:	6938      	ldr	r0, [r7, #16]
 800cc46:	f7ff fcc5 	bl	800c5d4 <clust2sect>
 800cc4a:	4602      	mov	r2, r0
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	697a      	ldr	r2, [r7, #20]
 800cc54:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	69db      	ldr	r3, [r3, #28]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d101      	bne.n	800cc62 <dir_sdi+0xcc>
 800cc5e:	2302      	movs	r3, #2
 800cc60:	e010      	b.n	800cc84 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	69da      	ldr	r2, [r3, #28]
 800cc66:	683b      	ldr	r3, [r7, #0]
 800cc68:	0a5b      	lsrs	r3, r3, #9
 800cc6a:	441a      	add	r2, r3
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cc70:	693b      	ldr	r3, [r7, #16]
 800cc72:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc7c:	441a      	add	r2, r3
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cc82:	2300      	movs	r3, #0
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	3718      	adds	r7, #24
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}

0800cc8c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b086      	sub	sp, #24
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
 800cc94:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	695b      	ldr	r3, [r3, #20]
 800cca0:	3320      	adds	r3, #32
 800cca2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	69db      	ldr	r3, [r3, #28]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d003      	beq.n	800ccb4 <dir_next+0x28>
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ccb2:	d301      	bcc.n	800ccb8 <dir_next+0x2c>
 800ccb4:	2304      	movs	r3, #4
 800ccb6:	e0aa      	b.n	800ce0e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	f040 8098 	bne.w	800cdf4 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	69db      	ldr	r3, [r3, #28]
 800ccc8:	1c5a      	adds	r2, r3, #1
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	699b      	ldr	r3, [r3, #24]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d10b      	bne.n	800ccee <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ccd6:	68bb      	ldr	r3, [r7, #8]
 800ccd8:	095b      	lsrs	r3, r3, #5
 800ccda:	68fa      	ldr	r2, [r7, #12]
 800ccdc:	8912      	ldrh	r2, [r2, #8]
 800ccde:	4293      	cmp	r3, r2
 800cce0:	f0c0 8088 	bcc.w	800cdf4 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2200      	movs	r2, #0
 800cce8:	61da      	str	r2, [r3, #28]
 800ccea:	2304      	movs	r3, #4
 800ccec:	e08f      	b.n	800ce0e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	0a5b      	lsrs	r3, r3, #9
 800ccf2:	68fa      	ldr	r2, [r7, #12]
 800ccf4:	8952      	ldrh	r2, [r2, #10]
 800ccf6:	3a01      	subs	r2, #1
 800ccf8:	4013      	ands	r3, r2
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d17a      	bne.n	800cdf4 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ccfe:	687a      	ldr	r2, [r7, #4]
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	699b      	ldr	r3, [r3, #24]
 800cd04:	4619      	mov	r1, r3
 800cd06:	4610      	mov	r0, r2
 800cd08:	f7ff fc83 	bl	800c612 <get_fat>
 800cd0c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	2b01      	cmp	r3, #1
 800cd12:	d801      	bhi.n	800cd18 <dir_next+0x8c>
 800cd14:	2302      	movs	r3, #2
 800cd16:	e07a      	b.n	800ce0e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cd18:	697b      	ldr	r3, [r7, #20]
 800cd1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd1e:	d101      	bne.n	800cd24 <dir_next+0x98>
 800cd20:	2301      	movs	r3, #1
 800cd22:	e074      	b.n	800ce0e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	699b      	ldr	r3, [r3, #24]
 800cd28:	697a      	ldr	r2, [r7, #20]
 800cd2a:	429a      	cmp	r2, r3
 800cd2c:	d358      	bcc.n	800cde0 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d104      	bne.n	800cd3e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	2200      	movs	r2, #0
 800cd38:	61da      	str	r2, [r3, #28]
 800cd3a:	2304      	movs	r3, #4
 800cd3c:	e067      	b.n	800ce0e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cd3e:	687a      	ldr	r2, [r7, #4]
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	699b      	ldr	r3, [r3, #24]
 800cd44:	4619      	mov	r1, r3
 800cd46:	4610      	mov	r0, r2
 800cd48:	f7ff fe59 	bl	800c9fe <create_chain>
 800cd4c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cd4e:	697b      	ldr	r3, [r7, #20]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d101      	bne.n	800cd58 <dir_next+0xcc>
 800cd54:	2307      	movs	r3, #7
 800cd56:	e05a      	b.n	800ce0e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cd58:	697b      	ldr	r3, [r7, #20]
 800cd5a:	2b01      	cmp	r3, #1
 800cd5c:	d101      	bne.n	800cd62 <dir_next+0xd6>
 800cd5e:	2302      	movs	r3, #2
 800cd60:	e055      	b.n	800ce0e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cd62:	697b      	ldr	r3, [r7, #20]
 800cd64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd68:	d101      	bne.n	800cd6e <dir_next+0xe2>
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	e04f      	b.n	800ce0e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cd6e:	68f8      	ldr	r0, [r7, #12]
 800cd70:	f7ff fb50 	bl	800c414 <sync_window>
 800cd74:	4603      	mov	r3, r0
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d001      	beq.n	800cd7e <dir_next+0xf2>
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	e047      	b.n	800ce0e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	3334      	adds	r3, #52	@ 0x34
 800cd82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd86:	2100      	movs	r1, #0
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7ff f949 	bl	800c020 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cd8e:	2300      	movs	r3, #0
 800cd90:	613b      	str	r3, [r7, #16]
 800cd92:	6979      	ldr	r1, [r7, #20]
 800cd94:	68f8      	ldr	r0, [r7, #12]
 800cd96:	f7ff fc1d 	bl	800c5d4 <clust2sect>
 800cd9a:	4602      	mov	r2, r0
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	631a      	str	r2, [r3, #48]	@ 0x30
 800cda0:	e012      	b.n	800cdc8 <dir_next+0x13c>
						fs->wflag = 1;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	2201      	movs	r2, #1
 800cda6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cda8:	68f8      	ldr	r0, [r7, #12]
 800cdaa:	f7ff fb33 	bl	800c414 <sync_window>
 800cdae:	4603      	mov	r3, r0
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d001      	beq.n	800cdb8 <dir_next+0x12c>
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	e02a      	b.n	800ce0e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cdb8:	693b      	ldr	r3, [r7, #16]
 800cdba:	3301      	adds	r3, #1
 800cdbc:	613b      	str	r3, [r7, #16]
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdc2:	1c5a      	adds	r2, r3, #1
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	631a      	str	r2, [r3, #48]	@ 0x30
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	895b      	ldrh	r3, [r3, #10]
 800cdcc:	461a      	mov	r2, r3
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	4293      	cmp	r3, r2
 800cdd2:	d3e6      	bcc.n	800cda2 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cdd8:	693b      	ldr	r3, [r7, #16]
 800cdda:	1ad2      	subs	r2, r2, r3
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	697a      	ldr	r2, [r7, #20]
 800cde4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cde6:	6979      	ldr	r1, [r7, #20]
 800cde8:	68f8      	ldr	r0, [r7, #12]
 800cdea:	f7ff fbf3 	bl	800c5d4 <clust2sect>
 800cdee:	4602      	mov	r2, r0
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	68ba      	ldr	r2, [r7, #8]
 800cdf8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce06:	441a      	add	r2, r3
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ce0c:	2300      	movs	r3, #0
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3718      	adds	r7, #24
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}

0800ce16 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ce16:	b580      	push	{r7, lr}
 800ce18:	b086      	sub	sp, #24
 800ce1a:	af00      	add	r7, sp, #0
 800ce1c:	6078      	str	r0, [r7, #4]
 800ce1e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ce26:	2100      	movs	r1, #0
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f7ff feb4 	bl	800cb96 <dir_sdi>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ce32:	7dfb      	ldrb	r3, [r7, #23]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d12b      	bne.n	800ce90 <dir_alloc+0x7a>
		n = 0;
 800ce38:	2300      	movs	r3, #0
 800ce3a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	69db      	ldr	r3, [r3, #28]
 800ce40:	4619      	mov	r1, r3
 800ce42:	68f8      	ldr	r0, [r7, #12]
 800ce44:	f7ff fb2a 	bl	800c49c <move_window>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ce4c:	7dfb      	ldrb	r3, [r7, #23]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d11d      	bne.n	800ce8e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6a1b      	ldr	r3, [r3, #32]
 800ce56:	781b      	ldrb	r3, [r3, #0]
 800ce58:	2be5      	cmp	r3, #229	@ 0xe5
 800ce5a:	d004      	beq.n	800ce66 <dir_alloc+0x50>
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	6a1b      	ldr	r3, [r3, #32]
 800ce60:	781b      	ldrb	r3, [r3, #0]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d107      	bne.n	800ce76 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	3301      	adds	r3, #1
 800ce6a:	613b      	str	r3, [r7, #16]
 800ce6c:	693a      	ldr	r2, [r7, #16]
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	429a      	cmp	r2, r3
 800ce72:	d102      	bne.n	800ce7a <dir_alloc+0x64>
 800ce74:	e00c      	b.n	800ce90 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ce76:	2300      	movs	r3, #0
 800ce78:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ce7a:	2101      	movs	r1, #1
 800ce7c:	6878      	ldr	r0, [r7, #4]
 800ce7e:	f7ff ff05 	bl	800cc8c <dir_next>
 800ce82:	4603      	mov	r3, r0
 800ce84:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800ce86:	7dfb      	ldrb	r3, [r7, #23]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d0d7      	beq.n	800ce3c <dir_alloc+0x26>
 800ce8c:	e000      	b.n	800ce90 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800ce8e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800ce90:	7dfb      	ldrb	r3, [r7, #23]
 800ce92:	2b04      	cmp	r3, #4
 800ce94:	d101      	bne.n	800ce9a <dir_alloc+0x84>
 800ce96:	2307      	movs	r3, #7
 800ce98:	75fb      	strb	r3, [r7, #23]
	return res;
 800ce9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	3718      	adds	r7, #24
 800cea0:	46bd      	mov	sp, r7
 800cea2:	bd80      	pop	{r7, pc}

0800cea4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b084      	sub	sp, #16
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	331a      	adds	r3, #26
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f7ff f810 	bl	800bed8 <ld_word>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	781b      	ldrb	r3, [r3, #0]
 800cec0:	2b03      	cmp	r3, #3
 800cec2:	d109      	bne.n	800ced8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	3314      	adds	r3, #20
 800cec8:	4618      	mov	r0, r3
 800ceca:	f7ff f805 	bl	800bed8 <ld_word>
 800cece:	4603      	mov	r3, r0
 800ced0:	041b      	lsls	r3, r3, #16
 800ced2:	68fa      	ldr	r2, [r7, #12]
 800ced4:	4313      	orrs	r3, r2
 800ced6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ced8:	68fb      	ldr	r3, [r7, #12]
}
 800ceda:	4618      	mov	r0, r3
 800cedc:	3710      	adds	r7, #16
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}

0800cee2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cee2:	b580      	push	{r7, lr}
 800cee4:	b084      	sub	sp, #16
 800cee6:	af00      	add	r7, sp, #0
 800cee8:	60f8      	str	r0, [r7, #12]
 800ceea:	60b9      	str	r1, [r7, #8]
 800ceec:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	331a      	adds	r3, #26
 800cef2:	687a      	ldr	r2, [r7, #4]
 800cef4:	b292      	uxth	r2, r2
 800cef6:	4611      	mov	r1, r2
 800cef8:	4618      	mov	r0, r3
 800cefa:	f7ff f829 	bl	800bf50 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	781b      	ldrb	r3, [r3, #0]
 800cf02:	2b03      	cmp	r3, #3
 800cf04:	d109      	bne.n	800cf1a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	f103 0214 	add.w	r2, r3, #20
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	0c1b      	lsrs	r3, r3, #16
 800cf10:	b29b      	uxth	r3, r3
 800cf12:	4619      	mov	r1, r3
 800cf14:	4610      	mov	r0, r2
 800cf16:	f7ff f81b 	bl	800bf50 <st_word>
	}
}
 800cf1a:	bf00      	nop
 800cf1c:	3710      	adds	r7, #16
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	bd80      	pop	{r7, pc}

0800cf22 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800cf22:	b580      	push	{r7, lr}
 800cf24:	b086      	sub	sp, #24
 800cf26:	af00      	add	r7, sp, #0
 800cf28:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cf30:	2100      	movs	r1, #0
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f7ff fe2f 	bl	800cb96 <dir_sdi>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800cf3c:	7dfb      	ldrb	r3, [r7, #23]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d001      	beq.n	800cf46 <dir_find+0x24>
 800cf42:	7dfb      	ldrb	r3, [r7, #23]
 800cf44:	e03e      	b.n	800cfc4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	69db      	ldr	r3, [r3, #28]
 800cf4a:	4619      	mov	r1, r3
 800cf4c:	6938      	ldr	r0, [r7, #16]
 800cf4e:	f7ff faa5 	bl	800c49c <move_window>
 800cf52:	4603      	mov	r3, r0
 800cf54:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cf56:	7dfb      	ldrb	r3, [r7, #23]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d12f      	bne.n	800cfbc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	6a1b      	ldr	r3, [r3, #32]
 800cf60:	781b      	ldrb	r3, [r3, #0]
 800cf62:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cf64:	7bfb      	ldrb	r3, [r7, #15]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d102      	bne.n	800cf70 <dir_find+0x4e>
 800cf6a:	2304      	movs	r3, #4
 800cf6c:	75fb      	strb	r3, [r7, #23]
 800cf6e:	e028      	b.n	800cfc2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	6a1b      	ldr	r3, [r3, #32]
 800cf74:	330b      	adds	r3, #11
 800cf76:	781b      	ldrb	r3, [r3, #0]
 800cf78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cf7c:	b2da      	uxtb	r2, r3
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	6a1b      	ldr	r3, [r3, #32]
 800cf86:	330b      	adds	r3, #11
 800cf88:	781b      	ldrb	r3, [r3, #0]
 800cf8a:	f003 0308 	and.w	r3, r3, #8
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d10a      	bne.n	800cfa8 <dir_find+0x86>
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6a18      	ldr	r0, [r3, #32]
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	3324      	adds	r3, #36	@ 0x24
 800cf9a:	220b      	movs	r2, #11
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	f7ff f85a 	bl	800c056 <mem_cmp>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d00b      	beq.n	800cfc0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cfa8:	2100      	movs	r1, #0
 800cfaa:	6878      	ldr	r0, [r7, #4]
 800cfac:	f7ff fe6e 	bl	800cc8c <dir_next>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cfb4:	7dfb      	ldrb	r3, [r7, #23]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d0c5      	beq.n	800cf46 <dir_find+0x24>
 800cfba:	e002      	b.n	800cfc2 <dir_find+0xa0>
		if (res != FR_OK) break;
 800cfbc:	bf00      	nop
 800cfbe:	e000      	b.n	800cfc2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cfc0:	bf00      	nop

	return res;
 800cfc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	3718      	adds	r7, #24
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bd80      	pop	{r7, pc}

0800cfcc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cfcc:	b580      	push	{r7, lr}
 800cfce:	b084      	sub	sp, #16
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cfda:	2101      	movs	r1, #1
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f7ff ff1a 	bl	800ce16 <dir_alloc>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cfe6:	7bfb      	ldrb	r3, [r7, #15]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d11c      	bne.n	800d026 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	69db      	ldr	r3, [r3, #28]
 800cff0:	4619      	mov	r1, r3
 800cff2:	68b8      	ldr	r0, [r7, #8]
 800cff4:	f7ff fa52 	bl	800c49c <move_window>
 800cff8:	4603      	mov	r3, r0
 800cffa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cffc:	7bfb      	ldrb	r3, [r7, #15]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d111      	bne.n	800d026 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	6a1b      	ldr	r3, [r3, #32]
 800d006:	2220      	movs	r2, #32
 800d008:	2100      	movs	r1, #0
 800d00a:	4618      	mov	r0, r3
 800d00c:	f7ff f808 	bl	800c020 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	6a18      	ldr	r0, [r3, #32]
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	3324      	adds	r3, #36	@ 0x24
 800d018:	220b      	movs	r2, #11
 800d01a:	4619      	mov	r1, r3
 800d01c:	f7fe ffdf 	bl	800bfde <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800d020:	68bb      	ldr	r3, [r7, #8]
 800d022:	2201      	movs	r2, #1
 800d024:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d026:	7bfb      	ldrb	r3, [r7, #15]
}
 800d028:	4618      	mov	r0, r3
 800d02a:	3710      	adds	r7, #16
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bd80      	pop	{r7, pc}

0800d030 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b088      	sub	sp, #32
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
 800d038:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	60fb      	str	r3, [r7, #12]
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	3324      	adds	r3, #36	@ 0x24
 800d044:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d046:	220b      	movs	r2, #11
 800d048:	2120      	movs	r1, #32
 800d04a:	68b8      	ldr	r0, [r7, #8]
 800d04c:	f7fe ffe8 	bl	800c020 <mem_set>
	si = i = 0; ni = 8;
 800d050:	2300      	movs	r3, #0
 800d052:	613b      	str	r3, [r7, #16]
 800d054:	693b      	ldr	r3, [r7, #16]
 800d056:	61fb      	str	r3, [r7, #28]
 800d058:	2308      	movs	r3, #8
 800d05a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d05c:	69fb      	ldr	r3, [r7, #28]
 800d05e:	1c5a      	adds	r2, r3, #1
 800d060:	61fa      	str	r2, [r7, #28]
 800d062:	68fa      	ldr	r2, [r7, #12]
 800d064:	4413      	add	r3, r2
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d06a:	7efb      	ldrb	r3, [r7, #27]
 800d06c:	2b20      	cmp	r3, #32
 800d06e:	d94e      	bls.n	800d10e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d070:	7efb      	ldrb	r3, [r7, #27]
 800d072:	2b2f      	cmp	r3, #47	@ 0x2f
 800d074:	d006      	beq.n	800d084 <create_name+0x54>
 800d076:	7efb      	ldrb	r3, [r7, #27]
 800d078:	2b5c      	cmp	r3, #92	@ 0x5c
 800d07a:	d110      	bne.n	800d09e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d07c:	e002      	b.n	800d084 <create_name+0x54>
 800d07e:	69fb      	ldr	r3, [r7, #28]
 800d080:	3301      	adds	r3, #1
 800d082:	61fb      	str	r3, [r7, #28]
 800d084:	68fa      	ldr	r2, [r7, #12]
 800d086:	69fb      	ldr	r3, [r7, #28]
 800d088:	4413      	add	r3, r2
 800d08a:	781b      	ldrb	r3, [r3, #0]
 800d08c:	2b2f      	cmp	r3, #47	@ 0x2f
 800d08e:	d0f6      	beq.n	800d07e <create_name+0x4e>
 800d090:	68fa      	ldr	r2, [r7, #12]
 800d092:	69fb      	ldr	r3, [r7, #28]
 800d094:	4413      	add	r3, r2
 800d096:	781b      	ldrb	r3, [r3, #0]
 800d098:	2b5c      	cmp	r3, #92	@ 0x5c
 800d09a:	d0f0      	beq.n	800d07e <create_name+0x4e>
			break;
 800d09c:	e038      	b.n	800d110 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d09e:	7efb      	ldrb	r3, [r7, #27]
 800d0a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0a2:	d003      	beq.n	800d0ac <create_name+0x7c>
 800d0a4:	693a      	ldr	r2, [r7, #16]
 800d0a6:	697b      	ldr	r3, [r7, #20]
 800d0a8:	429a      	cmp	r2, r3
 800d0aa:	d30c      	bcc.n	800d0c6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d0ac:	697b      	ldr	r3, [r7, #20]
 800d0ae:	2b0b      	cmp	r3, #11
 800d0b0:	d002      	beq.n	800d0b8 <create_name+0x88>
 800d0b2:	7efb      	ldrb	r3, [r7, #27]
 800d0b4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0b6:	d001      	beq.n	800d0bc <create_name+0x8c>
 800d0b8:	2306      	movs	r3, #6
 800d0ba:	e044      	b.n	800d146 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d0bc:	2308      	movs	r3, #8
 800d0be:	613b      	str	r3, [r7, #16]
 800d0c0:	230b      	movs	r3, #11
 800d0c2:	617b      	str	r3, [r7, #20]
			continue;
 800d0c4:	e022      	b.n	800d10c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d0c6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	da04      	bge.n	800d0d8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d0ce:	7efb      	ldrb	r3, [r7, #27]
 800d0d0:	3b80      	subs	r3, #128	@ 0x80
 800d0d2:	4a1f      	ldr	r2, [pc, #124]	@ (800d150 <create_name+0x120>)
 800d0d4:	5cd3      	ldrb	r3, [r2, r3]
 800d0d6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d0d8:	7efb      	ldrb	r3, [r7, #27]
 800d0da:	4619      	mov	r1, r3
 800d0dc:	481d      	ldr	r0, [pc, #116]	@ (800d154 <create_name+0x124>)
 800d0de:	f7fe ffe1 	bl	800c0a4 <chk_chr>
 800d0e2:	4603      	mov	r3, r0
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d001      	beq.n	800d0ec <create_name+0xbc>
 800d0e8:	2306      	movs	r3, #6
 800d0ea:	e02c      	b.n	800d146 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d0ec:	7efb      	ldrb	r3, [r7, #27]
 800d0ee:	2b60      	cmp	r3, #96	@ 0x60
 800d0f0:	d905      	bls.n	800d0fe <create_name+0xce>
 800d0f2:	7efb      	ldrb	r3, [r7, #27]
 800d0f4:	2b7a      	cmp	r3, #122	@ 0x7a
 800d0f6:	d802      	bhi.n	800d0fe <create_name+0xce>
 800d0f8:	7efb      	ldrb	r3, [r7, #27]
 800d0fa:	3b20      	subs	r3, #32
 800d0fc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d0fe:	693b      	ldr	r3, [r7, #16]
 800d100:	1c5a      	adds	r2, r3, #1
 800d102:	613a      	str	r2, [r7, #16]
 800d104:	68ba      	ldr	r2, [r7, #8]
 800d106:	4413      	add	r3, r2
 800d108:	7efa      	ldrb	r2, [r7, #27]
 800d10a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d10c:	e7a6      	b.n	800d05c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d10e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d110:	68fa      	ldr	r2, [r7, #12]
 800d112:	69fb      	ldr	r3, [r7, #28]
 800d114:	441a      	add	r2, r3
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d11a:	693b      	ldr	r3, [r7, #16]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d101      	bne.n	800d124 <create_name+0xf4>
 800d120:	2306      	movs	r3, #6
 800d122:	e010      	b.n	800d146 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d124:	68bb      	ldr	r3, [r7, #8]
 800d126:	781b      	ldrb	r3, [r3, #0]
 800d128:	2be5      	cmp	r3, #229	@ 0xe5
 800d12a:	d102      	bne.n	800d132 <create_name+0x102>
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	2205      	movs	r2, #5
 800d130:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d132:	7efb      	ldrb	r3, [r7, #27]
 800d134:	2b20      	cmp	r3, #32
 800d136:	d801      	bhi.n	800d13c <create_name+0x10c>
 800d138:	2204      	movs	r2, #4
 800d13a:	e000      	b.n	800d13e <create_name+0x10e>
 800d13c:	2200      	movs	r2, #0
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	330b      	adds	r3, #11
 800d142:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d144:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d146:	4618      	mov	r0, r3
 800d148:	3720      	adds	r7, #32
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}
 800d14e:	bf00      	nop
 800d150:	08013190 	.word	0x08013190
 800d154:	08012994 	.word	0x08012994

0800d158 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b086      	sub	sp, #24
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	6078      	str	r0, [r7, #4]
 800d160:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d166:	693b      	ldr	r3, [r7, #16]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d16c:	e002      	b.n	800d174 <follow_path+0x1c>
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	3301      	adds	r3, #1
 800d172:	603b      	str	r3, [r7, #0]
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	781b      	ldrb	r3, [r3, #0]
 800d178:	2b2f      	cmp	r3, #47	@ 0x2f
 800d17a:	d0f8      	beq.n	800d16e <follow_path+0x16>
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	781b      	ldrb	r3, [r3, #0]
 800d180:	2b5c      	cmp	r3, #92	@ 0x5c
 800d182:	d0f4      	beq.n	800d16e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d184:	693b      	ldr	r3, [r7, #16]
 800d186:	2200      	movs	r2, #0
 800d188:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	781b      	ldrb	r3, [r3, #0]
 800d18e:	2b1f      	cmp	r3, #31
 800d190:	d80a      	bhi.n	800d1a8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2280      	movs	r2, #128	@ 0x80
 800d196:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d19a:	2100      	movs	r1, #0
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f7ff fcfa 	bl	800cb96 <dir_sdi>
 800d1a2:	4603      	mov	r3, r0
 800d1a4:	75fb      	strb	r3, [r7, #23]
 800d1a6:	e043      	b.n	800d230 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d1a8:	463b      	mov	r3, r7
 800d1aa:	4619      	mov	r1, r3
 800d1ac:	6878      	ldr	r0, [r7, #4]
 800d1ae:	f7ff ff3f 	bl	800d030 <create_name>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d1b6:	7dfb      	ldrb	r3, [r7, #23]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d134      	bne.n	800d226 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d1bc:	6878      	ldr	r0, [r7, #4]
 800d1be:	f7ff feb0 	bl	800cf22 <dir_find>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d1cc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d1ce:	7dfb      	ldrb	r3, [r7, #23]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d00a      	beq.n	800d1ea <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d1d4:	7dfb      	ldrb	r3, [r7, #23]
 800d1d6:	2b04      	cmp	r3, #4
 800d1d8:	d127      	bne.n	800d22a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d1da:	7afb      	ldrb	r3, [r7, #11]
 800d1dc:	f003 0304 	and.w	r3, r3, #4
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d122      	bne.n	800d22a <follow_path+0xd2>
 800d1e4:	2305      	movs	r3, #5
 800d1e6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d1e8:	e01f      	b.n	800d22a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d1ea:	7afb      	ldrb	r3, [r7, #11]
 800d1ec:	f003 0304 	and.w	r3, r3, #4
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d11c      	bne.n	800d22e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	799b      	ldrb	r3, [r3, #6]
 800d1f8:	f003 0310 	and.w	r3, r3, #16
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d102      	bne.n	800d206 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d200:	2305      	movs	r3, #5
 800d202:	75fb      	strb	r3, [r7, #23]
 800d204:	e014      	b.n	800d230 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	695b      	ldr	r3, [r3, #20]
 800d210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d214:	4413      	add	r3, r2
 800d216:	4619      	mov	r1, r3
 800d218:	68f8      	ldr	r0, [r7, #12]
 800d21a:	f7ff fe43 	bl	800cea4 <ld_clust>
 800d21e:	4602      	mov	r2, r0
 800d220:	693b      	ldr	r3, [r7, #16]
 800d222:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d224:	e7c0      	b.n	800d1a8 <follow_path+0x50>
			if (res != FR_OK) break;
 800d226:	bf00      	nop
 800d228:	e002      	b.n	800d230 <follow_path+0xd8>
				break;
 800d22a:	bf00      	nop
 800d22c:	e000      	b.n	800d230 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d22e:	bf00      	nop
			}
		}
	}

	return res;
 800d230:	7dfb      	ldrb	r3, [r7, #23]
}
 800d232:	4618      	mov	r0, r3
 800d234:	3718      	adds	r7, #24
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}

0800d23a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d23a:	b480      	push	{r7}
 800d23c:	b087      	sub	sp, #28
 800d23e:	af00      	add	r7, sp, #0
 800d240:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d242:	f04f 33ff 	mov.w	r3, #4294967295
 800d246:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d031      	beq.n	800d2b4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	617b      	str	r3, [r7, #20]
 800d256:	e002      	b.n	800d25e <get_ldnumber+0x24>
 800d258:	697b      	ldr	r3, [r7, #20]
 800d25a:	3301      	adds	r3, #1
 800d25c:	617b      	str	r3, [r7, #20]
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	781b      	ldrb	r3, [r3, #0]
 800d262:	2b20      	cmp	r3, #32
 800d264:	d903      	bls.n	800d26e <get_ldnumber+0x34>
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	2b3a      	cmp	r3, #58	@ 0x3a
 800d26c:	d1f4      	bne.n	800d258 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	781b      	ldrb	r3, [r3, #0]
 800d272:	2b3a      	cmp	r3, #58	@ 0x3a
 800d274:	d11c      	bne.n	800d2b0 <get_ldnumber+0x76>
			tp = *path;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	1c5a      	adds	r2, r3, #1
 800d280:	60fa      	str	r2, [r7, #12]
 800d282:	781b      	ldrb	r3, [r3, #0]
 800d284:	3b30      	subs	r3, #48	@ 0x30
 800d286:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d288:	68bb      	ldr	r3, [r7, #8]
 800d28a:	2b09      	cmp	r3, #9
 800d28c:	d80e      	bhi.n	800d2ac <get_ldnumber+0x72>
 800d28e:	68fa      	ldr	r2, [r7, #12]
 800d290:	697b      	ldr	r3, [r7, #20]
 800d292:	429a      	cmp	r2, r3
 800d294:	d10a      	bne.n	800d2ac <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d107      	bne.n	800d2ac <get_ldnumber+0x72>
					vol = (int)i;
 800d29c:	68bb      	ldr	r3, [r7, #8]
 800d29e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d2a0:	697b      	ldr	r3, [r7, #20]
 800d2a2:	3301      	adds	r3, #1
 800d2a4:	617b      	str	r3, [r7, #20]
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	697a      	ldr	r2, [r7, #20]
 800d2aa:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	e002      	b.n	800d2b6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d2b4:	693b      	ldr	r3, [r7, #16]
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	371c      	adds	r7, #28
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c0:	4770      	bx	lr
	...

0800d2c4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b082      	sub	sp, #8
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	6078      	str	r0, [r7, #4]
 800d2cc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	70da      	strb	r2, [r3, #3]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	f04f 32ff 	mov.w	r2, #4294967295
 800d2da:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d2dc:	6839      	ldr	r1, [r7, #0]
 800d2de:	6878      	ldr	r0, [r7, #4]
 800d2e0:	f7ff f8dc 	bl	800c49c <move_window>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d001      	beq.n	800d2ee <check_fs+0x2a>
 800d2ea:	2304      	movs	r3, #4
 800d2ec:	e038      	b.n	800d360 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	3334      	adds	r3, #52	@ 0x34
 800d2f2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	f7fe fdee 	bl	800bed8 <ld_word>
 800d2fc:	4603      	mov	r3, r0
 800d2fe:	461a      	mov	r2, r3
 800d300:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d304:	429a      	cmp	r2, r3
 800d306:	d001      	beq.n	800d30c <check_fs+0x48>
 800d308:	2303      	movs	r3, #3
 800d30a:	e029      	b.n	800d360 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d312:	2be9      	cmp	r3, #233	@ 0xe9
 800d314:	d009      	beq.n	800d32a <check_fs+0x66>
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d31c:	2beb      	cmp	r3, #235	@ 0xeb
 800d31e:	d11e      	bne.n	800d35e <check_fs+0x9a>
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d326:	2b90      	cmp	r3, #144	@ 0x90
 800d328:	d119      	bne.n	800d35e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	3334      	adds	r3, #52	@ 0x34
 800d32e:	3336      	adds	r3, #54	@ 0x36
 800d330:	4618      	mov	r0, r3
 800d332:	f7fe fdea 	bl	800bf0a <ld_dword>
 800d336:	4603      	mov	r3, r0
 800d338:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d33c:	4a0a      	ldr	r2, [pc, #40]	@ (800d368 <check_fs+0xa4>)
 800d33e:	4293      	cmp	r3, r2
 800d340:	d101      	bne.n	800d346 <check_fs+0x82>
 800d342:	2300      	movs	r3, #0
 800d344:	e00c      	b.n	800d360 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	3334      	adds	r3, #52	@ 0x34
 800d34a:	3352      	adds	r3, #82	@ 0x52
 800d34c:	4618      	mov	r0, r3
 800d34e:	f7fe fddc 	bl	800bf0a <ld_dword>
 800d352:	4603      	mov	r3, r0
 800d354:	4a05      	ldr	r2, [pc, #20]	@ (800d36c <check_fs+0xa8>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d101      	bne.n	800d35e <check_fs+0x9a>
 800d35a:	2300      	movs	r3, #0
 800d35c:	e000      	b.n	800d360 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d35e:	2302      	movs	r3, #2
}
 800d360:	4618      	mov	r0, r3
 800d362:	3708      	adds	r7, #8
 800d364:	46bd      	mov	sp, r7
 800d366:	bd80      	pop	{r7, pc}
 800d368:	00544146 	.word	0x00544146
 800d36c:	33544146 	.word	0x33544146

0800d370 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b096      	sub	sp, #88	@ 0x58
 800d374:	af00      	add	r7, sp, #0
 800d376:	60f8      	str	r0, [r7, #12]
 800d378:	60b9      	str	r1, [r7, #8]
 800d37a:	4613      	mov	r3, r2
 800d37c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d37e:	68bb      	ldr	r3, [r7, #8]
 800d380:	2200      	movs	r2, #0
 800d382:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d384:	68f8      	ldr	r0, [r7, #12]
 800d386:	f7ff ff58 	bl	800d23a <get_ldnumber>
 800d38a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d38c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d38e:	2b00      	cmp	r3, #0
 800d390:	da01      	bge.n	800d396 <find_volume+0x26>
 800d392:	230b      	movs	r3, #11
 800d394:	e235      	b.n	800d802 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d396:	4aa5      	ldr	r2, [pc, #660]	@ (800d62c <find_volume+0x2bc>)
 800d398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d39a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d39e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d101      	bne.n	800d3aa <find_volume+0x3a>
 800d3a6:	230c      	movs	r3, #12
 800d3a8:	e22b      	b.n	800d802 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800d3aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d3ac:	f7fe fe95 	bl	800c0da <lock_fs>
 800d3b0:	4603      	mov	r3, r0
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d101      	bne.n	800d3ba <find_volume+0x4a>
 800d3b6:	230f      	movs	r3, #15
 800d3b8:	e223      	b.n	800d802 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d3be:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d3c0:	79fb      	ldrb	r3, [r7, #7]
 800d3c2:	f023 0301 	bic.w	r3, r3, #1
 800d3c6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d3c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ca:	781b      	ldrb	r3, [r3, #0]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d01a      	beq.n	800d406 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800d3d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3d2:	785b      	ldrb	r3, [r3, #1]
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	f7fe fcdf 	bl	800bd98 <disk_status>
 800d3da:	4603      	mov	r3, r0
 800d3dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d3e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d3e4:	f003 0301 	and.w	r3, r3, #1
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d10c      	bne.n	800d406 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d3ec:	79fb      	ldrb	r3, [r7, #7]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d007      	beq.n	800d402 <find_volume+0x92>
 800d3f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d3f6:	f003 0304 	and.w	r3, r3, #4
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d001      	beq.n	800d402 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800d3fe:	230a      	movs	r3, #10
 800d400:	e1ff      	b.n	800d802 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800d402:	2300      	movs	r3, #0
 800d404:	e1fd      	b.n	800d802 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d408:	2200      	movs	r2, #0
 800d40a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d40c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d40e:	b2da      	uxtb	r2, r3
 800d410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d412:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d416:	785b      	ldrb	r3, [r3, #1]
 800d418:	4618      	mov	r0, r3
 800d41a:	f7fe fcd7 	bl	800bdcc <disk_initialize>
 800d41e:	4603      	mov	r3, r0
 800d420:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d424:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d428:	f003 0301 	and.w	r3, r3, #1
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d001      	beq.n	800d434 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d430:	2303      	movs	r3, #3
 800d432:	e1e6      	b.n	800d802 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d434:	79fb      	ldrb	r3, [r7, #7]
 800d436:	2b00      	cmp	r3, #0
 800d438:	d007      	beq.n	800d44a <find_volume+0xda>
 800d43a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d43e:	f003 0304 	and.w	r3, r3, #4
 800d442:	2b00      	cmp	r3, #0
 800d444:	d001      	beq.n	800d44a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800d446:	230a      	movs	r3, #10
 800d448:	e1db      	b.n	800d802 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d44a:	2300      	movs	r3, #0
 800d44c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d44e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d450:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d452:	f7ff ff37 	bl	800d2c4 <check_fs>
 800d456:	4603      	mov	r3, r0
 800d458:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d45c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d460:	2b02      	cmp	r3, #2
 800d462:	d149      	bne.n	800d4f8 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d464:	2300      	movs	r3, #0
 800d466:	643b      	str	r3, [r7, #64]	@ 0x40
 800d468:	e01e      	b.n	800d4a8 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d46a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d46c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d470:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d472:	011b      	lsls	r3, r3, #4
 800d474:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d478:	4413      	add	r3, r2
 800d47a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d47c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d47e:	3304      	adds	r3, #4
 800d480:	781b      	ldrb	r3, [r3, #0]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d006      	beq.n	800d494 <find_volume+0x124>
 800d486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d488:	3308      	adds	r3, #8
 800d48a:	4618      	mov	r0, r3
 800d48c:	f7fe fd3d 	bl	800bf0a <ld_dword>
 800d490:	4602      	mov	r2, r0
 800d492:	e000      	b.n	800d496 <find_volume+0x126>
 800d494:	2200      	movs	r2, #0
 800d496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d498:	009b      	lsls	r3, r3, #2
 800d49a:	3358      	adds	r3, #88	@ 0x58
 800d49c:	443b      	add	r3, r7
 800d49e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d4a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4a4:	3301      	adds	r3, #1
 800d4a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800d4a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4aa:	2b03      	cmp	r3, #3
 800d4ac:	d9dd      	bls.n	800d46a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800d4b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d002      	beq.n	800d4be <find_volume+0x14e>
 800d4b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4ba:	3b01      	subs	r3, #1
 800d4bc:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d4be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4c0:	009b      	lsls	r3, r3, #2
 800d4c2:	3358      	adds	r3, #88	@ 0x58
 800d4c4:	443b      	add	r3, r7
 800d4c6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d4ca:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d4cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d005      	beq.n	800d4de <find_volume+0x16e>
 800d4d2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d4d4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d4d6:	f7ff fef5 	bl	800d2c4 <check_fs>
 800d4da:	4603      	mov	r3, r0
 800d4dc:	e000      	b.n	800d4e0 <find_volume+0x170>
 800d4de:	2303      	movs	r3, #3
 800d4e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d4e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d4e8:	2b01      	cmp	r3, #1
 800d4ea:	d905      	bls.n	800d4f8 <find_volume+0x188>
 800d4ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4ee:	3301      	adds	r3, #1
 800d4f0:	643b      	str	r3, [r7, #64]	@ 0x40
 800d4f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4f4:	2b03      	cmp	r3, #3
 800d4f6:	d9e2      	bls.n	800d4be <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d4f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d4fc:	2b04      	cmp	r3, #4
 800d4fe:	d101      	bne.n	800d504 <find_volume+0x194>
 800d500:	2301      	movs	r3, #1
 800d502:	e17e      	b.n	800d802 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d504:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d508:	2b01      	cmp	r3, #1
 800d50a:	d901      	bls.n	800d510 <find_volume+0x1a0>
 800d50c:	230d      	movs	r3, #13
 800d50e:	e178      	b.n	800d802 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d512:	3334      	adds	r3, #52	@ 0x34
 800d514:	330b      	adds	r3, #11
 800d516:	4618      	mov	r0, r3
 800d518:	f7fe fcde 	bl	800bed8 <ld_word>
 800d51c:	4603      	mov	r3, r0
 800d51e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d522:	d001      	beq.n	800d528 <find_volume+0x1b8>
 800d524:	230d      	movs	r3, #13
 800d526:	e16c      	b.n	800d802 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d52a:	3334      	adds	r3, #52	@ 0x34
 800d52c:	3316      	adds	r3, #22
 800d52e:	4618      	mov	r0, r3
 800d530:	f7fe fcd2 	bl	800bed8 <ld_word>
 800d534:	4603      	mov	r3, r0
 800d536:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d106      	bne.n	800d54c <find_volume+0x1dc>
 800d53e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d540:	3334      	adds	r3, #52	@ 0x34
 800d542:	3324      	adds	r3, #36	@ 0x24
 800d544:	4618      	mov	r0, r3
 800d546:	f7fe fce0 	bl	800bf0a <ld_dword>
 800d54a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800d54c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d54e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d550:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d554:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800d558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d55a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d55c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d55e:	789b      	ldrb	r3, [r3, #2]
 800d560:	2b01      	cmp	r3, #1
 800d562:	d005      	beq.n	800d570 <find_volume+0x200>
 800d564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d566:	789b      	ldrb	r3, [r3, #2]
 800d568:	2b02      	cmp	r3, #2
 800d56a:	d001      	beq.n	800d570 <find_volume+0x200>
 800d56c:	230d      	movs	r3, #13
 800d56e:	e148      	b.n	800d802 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d572:	789b      	ldrb	r3, [r3, #2]
 800d574:	461a      	mov	r2, r3
 800d576:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d578:	fb02 f303 	mul.w	r3, r2, r3
 800d57c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d57e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d580:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d584:	461a      	mov	r2, r3
 800d586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d588:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d58a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d58c:	895b      	ldrh	r3, [r3, #10]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d008      	beq.n	800d5a4 <find_volume+0x234>
 800d592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d594:	895b      	ldrh	r3, [r3, #10]
 800d596:	461a      	mov	r2, r3
 800d598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d59a:	895b      	ldrh	r3, [r3, #10]
 800d59c:	3b01      	subs	r3, #1
 800d59e:	4013      	ands	r3, r2
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d001      	beq.n	800d5a8 <find_volume+0x238>
 800d5a4:	230d      	movs	r3, #13
 800d5a6:	e12c      	b.n	800d802 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d5a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5aa:	3334      	adds	r3, #52	@ 0x34
 800d5ac:	3311      	adds	r3, #17
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f7fe fc92 	bl	800bed8 <ld_word>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	461a      	mov	r2, r3
 800d5b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ba:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d5bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5be:	891b      	ldrh	r3, [r3, #8]
 800d5c0:	f003 030f 	and.w	r3, r3, #15
 800d5c4:	b29b      	uxth	r3, r3
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d001      	beq.n	800d5ce <find_volume+0x25e>
 800d5ca:	230d      	movs	r3, #13
 800d5cc:	e119      	b.n	800d802 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d5ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5d0:	3334      	adds	r3, #52	@ 0x34
 800d5d2:	3313      	adds	r3, #19
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	f7fe fc7f 	bl	800bed8 <ld_word>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d5de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d106      	bne.n	800d5f2 <find_volume+0x282>
 800d5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5e6:	3334      	adds	r3, #52	@ 0x34
 800d5e8:	3320      	adds	r3, #32
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f7fe fc8d 	bl	800bf0a <ld_dword>
 800d5f0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d5f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5f4:	3334      	adds	r3, #52	@ 0x34
 800d5f6:	330e      	adds	r3, #14
 800d5f8:	4618      	mov	r0, r3
 800d5fa:	f7fe fc6d 	bl	800bed8 <ld_word>
 800d5fe:	4603      	mov	r3, r0
 800d600:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d602:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d604:	2b00      	cmp	r3, #0
 800d606:	d101      	bne.n	800d60c <find_volume+0x29c>
 800d608:	230d      	movs	r3, #13
 800d60a:	e0fa      	b.n	800d802 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d60c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d60e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d610:	4413      	add	r3, r2
 800d612:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d614:	8912      	ldrh	r2, [r2, #8]
 800d616:	0912      	lsrs	r2, r2, #4
 800d618:	b292      	uxth	r2, r2
 800d61a:	4413      	add	r3, r2
 800d61c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d61e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d622:	429a      	cmp	r2, r3
 800d624:	d204      	bcs.n	800d630 <find_volume+0x2c0>
 800d626:	230d      	movs	r3, #13
 800d628:	e0eb      	b.n	800d802 <find_volume+0x492>
 800d62a:	bf00      	nop
 800d62c:	20000884 	.word	0x20000884
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d630:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d634:	1ad3      	subs	r3, r2, r3
 800d636:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d638:	8952      	ldrh	r2, [r2, #10]
 800d63a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d63e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d642:	2b00      	cmp	r3, #0
 800d644:	d101      	bne.n	800d64a <find_volume+0x2da>
 800d646:	230d      	movs	r3, #13
 800d648:	e0db      	b.n	800d802 <find_volume+0x492>
		fmt = FS_FAT32;
 800d64a:	2303      	movs	r3, #3
 800d64c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d652:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d656:	4293      	cmp	r3, r2
 800d658:	d802      	bhi.n	800d660 <find_volume+0x2f0>
 800d65a:	2302      	movs	r3, #2
 800d65c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d662:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d666:	4293      	cmp	r3, r2
 800d668:	d802      	bhi.n	800d670 <find_volume+0x300>
 800d66a:	2301      	movs	r3, #1
 800d66c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d672:	1c9a      	adds	r2, r3, #2
 800d674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d676:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800d678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d67a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d67c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d67e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d680:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d682:	441a      	add	r2, r3
 800d684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d686:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800d688:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d68a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d68c:	441a      	add	r2, r3
 800d68e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d690:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800d692:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d696:	2b03      	cmp	r3, #3
 800d698:	d11e      	bne.n	800d6d8 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d69a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d69c:	3334      	adds	r3, #52	@ 0x34
 800d69e:	332a      	adds	r3, #42	@ 0x2a
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	f7fe fc19 	bl	800bed8 <ld_word>
 800d6a6:	4603      	mov	r3, r0
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d001      	beq.n	800d6b0 <find_volume+0x340>
 800d6ac:	230d      	movs	r3, #13
 800d6ae:	e0a8      	b.n	800d802 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d6b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6b2:	891b      	ldrh	r3, [r3, #8]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d001      	beq.n	800d6bc <find_volume+0x34c>
 800d6b8:	230d      	movs	r3, #13
 800d6ba:	e0a2      	b.n	800d802 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d6bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6be:	3334      	adds	r3, #52	@ 0x34
 800d6c0:	332c      	adds	r3, #44	@ 0x2c
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	f7fe fc21 	bl	800bf0a <ld_dword>
 800d6c8:	4602      	mov	r2, r0
 800d6ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6cc:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d6ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6d0:	699b      	ldr	r3, [r3, #24]
 800d6d2:	009b      	lsls	r3, r3, #2
 800d6d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800d6d6:	e01f      	b.n	800d718 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d6d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6da:	891b      	ldrh	r3, [r3, #8]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d101      	bne.n	800d6e4 <find_volume+0x374>
 800d6e0:	230d      	movs	r3, #13
 800d6e2:	e08e      	b.n	800d802 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d6e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d6ea:	441a      	add	r2, r3
 800d6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ee:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d6f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d6f4:	2b02      	cmp	r3, #2
 800d6f6:	d103      	bne.n	800d700 <find_volume+0x390>
 800d6f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6fa:	699b      	ldr	r3, [r3, #24]
 800d6fc:	005b      	lsls	r3, r3, #1
 800d6fe:	e00a      	b.n	800d716 <find_volume+0x3a6>
 800d700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d702:	699a      	ldr	r2, [r3, #24]
 800d704:	4613      	mov	r3, r2
 800d706:	005b      	lsls	r3, r3, #1
 800d708:	4413      	add	r3, r2
 800d70a:	085a      	lsrs	r2, r3, #1
 800d70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d70e:	699b      	ldr	r3, [r3, #24]
 800d710:	f003 0301 	and.w	r3, r3, #1
 800d714:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d716:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d71a:	69da      	ldr	r2, [r3, #28]
 800d71c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d71e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800d722:	0a5b      	lsrs	r3, r3, #9
 800d724:	429a      	cmp	r2, r3
 800d726:	d201      	bcs.n	800d72c <find_volume+0x3bc>
 800d728:	230d      	movs	r3, #13
 800d72a:	e06a      	b.n	800d802 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d72e:	f04f 32ff 	mov.w	r2, #4294967295
 800d732:	615a      	str	r2, [r3, #20]
 800d734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d736:	695a      	ldr	r2, [r3, #20]
 800d738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d73a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800d73c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d73e:	2280      	movs	r2, #128	@ 0x80
 800d740:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d742:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d746:	2b03      	cmp	r3, #3
 800d748:	d149      	bne.n	800d7de <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d74a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d74c:	3334      	adds	r3, #52	@ 0x34
 800d74e:	3330      	adds	r3, #48	@ 0x30
 800d750:	4618      	mov	r0, r3
 800d752:	f7fe fbc1 	bl	800bed8 <ld_word>
 800d756:	4603      	mov	r3, r0
 800d758:	2b01      	cmp	r3, #1
 800d75a:	d140      	bne.n	800d7de <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d75c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d75e:	3301      	adds	r3, #1
 800d760:	4619      	mov	r1, r3
 800d762:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d764:	f7fe fe9a 	bl	800c49c <move_window>
 800d768:	4603      	mov	r3, r0
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d137      	bne.n	800d7de <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800d76e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d770:	2200      	movs	r2, #0
 800d772:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d776:	3334      	adds	r3, #52	@ 0x34
 800d778:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d77c:	4618      	mov	r0, r3
 800d77e:	f7fe fbab 	bl	800bed8 <ld_word>
 800d782:	4603      	mov	r3, r0
 800d784:	461a      	mov	r2, r3
 800d786:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d78a:	429a      	cmp	r2, r3
 800d78c:	d127      	bne.n	800d7de <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d790:	3334      	adds	r3, #52	@ 0x34
 800d792:	4618      	mov	r0, r3
 800d794:	f7fe fbb9 	bl	800bf0a <ld_dword>
 800d798:	4603      	mov	r3, r0
 800d79a:	4a1c      	ldr	r2, [pc, #112]	@ (800d80c <find_volume+0x49c>)
 800d79c:	4293      	cmp	r3, r2
 800d79e:	d11e      	bne.n	800d7de <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d7a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7a2:	3334      	adds	r3, #52	@ 0x34
 800d7a4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	f7fe fbae 	bl	800bf0a <ld_dword>
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	4a17      	ldr	r2, [pc, #92]	@ (800d810 <find_volume+0x4a0>)
 800d7b2:	4293      	cmp	r3, r2
 800d7b4:	d113      	bne.n	800d7de <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d7b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7b8:	3334      	adds	r3, #52	@ 0x34
 800d7ba:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d7be:	4618      	mov	r0, r3
 800d7c0:	f7fe fba3 	bl	800bf0a <ld_dword>
 800d7c4:	4602      	mov	r2, r0
 800d7c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7c8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7cc:	3334      	adds	r3, #52	@ 0x34
 800d7ce:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	f7fe fb99 	bl	800bf0a <ld_dword>
 800d7d8:	4602      	mov	r2, r0
 800d7da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7dc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d7de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7e0:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d7e4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d7e6:	4b0b      	ldr	r3, [pc, #44]	@ (800d814 <find_volume+0x4a4>)
 800d7e8:	881b      	ldrh	r3, [r3, #0]
 800d7ea:	3301      	adds	r3, #1
 800d7ec:	b29a      	uxth	r2, r3
 800d7ee:	4b09      	ldr	r3, [pc, #36]	@ (800d814 <find_volume+0x4a4>)
 800d7f0:	801a      	strh	r2, [r3, #0]
 800d7f2:	4b08      	ldr	r3, [pc, #32]	@ (800d814 <find_volume+0x4a4>)
 800d7f4:	881a      	ldrh	r2, [r3, #0]
 800d7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d7fa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d7fc:	f7fe fde6 	bl	800c3cc <clear_lock>
#endif
	return FR_OK;
 800d800:	2300      	movs	r3, #0
}
 800d802:	4618      	mov	r0, r3
 800d804:	3758      	adds	r7, #88	@ 0x58
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}
 800d80a:	bf00      	nop
 800d80c:	41615252 	.word	0x41615252
 800d810:	61417272 	.word	0x61417272
 800d814:	20000888 	.word	0x20000888

0800d818 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b084      	sub	sp, #16
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
 800d820:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d822:	2309      	movs	r3, #9
 800d824:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d02e      	beq.n	800d88a <validate+0x72>
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d02a      	beq.n	800d88a <validate+0x72>
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	781b      	ldrb	r3, [r3, #0]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d025      	beq.n	800d88a <validate+0x72>
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	889a      	ldrh	r2, [r3, #4]
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	88db      	ldrh	r3, [r3, #6]
 800d848:	429a      	cmp	r2, r3
 800d84a:	d11e      	bne.n	800d88a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	4618      	mov	r0, r3
 800d852:	f7fe fc42 	bl	800c0da <lock_fs>
 800d856:	4603      	mov	r3, r0
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d014      	beq.n	800d886 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	785b      	ldrb	r3, [r3, #1]
 800d862:	4618      	mov	r0, r3
 800d864:	f7fe fa98 	bl	800bd98 <disk_status>
 800d868:	4603      	mov	r3, r0
 800d86a:	f003 0301 	and.w	r3, r3, #1
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d102      	bne.n	800d878 <validate+0x60>
				res = FR_OK;
 800d872:	2300      	movs	r3, #0
 800d874:	73fb      	strb	r3, [r7, #15]
 800d876:	e008      	b.n	800d88a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	2100      	movs	r1, #0
 800d87e:	4618      	mov	r0, r3
 800d880:	f7fe fc41 	bl	800c106 <unlock_fs>
 800d884:	e001      	b.n	800d88a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800d886:	230f      	movs	r3, #15
 800d888:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d88a:	7bfb      	ldrb	r3, [r7, #15]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d102      	bne.n	800d896 <validate+0x7e>
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	e000      	b.n	800d898 <validate+0x80>
 800d896:	2300      	movs	r3, #0
 800d898:	683a      	ldr	r2, [r7, #0]
 800d89a:	6013      	str	r3, [r2, #0]
	return res;
 800d89c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d89e:	4618      	mov	r0, r3
 800d8a0:	3710      	adds	r7, #16
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	bd80      	pop	{r7, pc}
	...

0800d8a8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b088      	sub	sp, #32
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	60f8      	str	r0, [r7, #12]
 800d8b0:	60b9      	str	r1, [r7, #8]
 800d8b2:	4613      	mov	r3, r2
 800d8b4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d8b6:	68bb      	ldr	r3, [r7, #8]
 800d8b8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d8ba:	f107 0310 	add.w	r3, r7, #16
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f7ff fcbb 	bl	800d23a <get_ldnumber>
 800d8c4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d8c6:	69fb      	ldr	r3, [r7, #28]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	da01      	bge.n	800d8d0 <f_mount+0x28>
 800d8cc:	230b      	movs	r3, #11
 800d8ce:	e048      	b.n	800d962 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d8d0:	4a26      	ldr	r2, [pc, #152]	@ (800d96c <f_mount+0xc4>)
 800d8d2:	69fb      	ldr	r3, [r7, #28]
 800d8d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8d8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d8da:	69bb      	ldr	r3, [r7, #24]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d00f      	beq.n	800d900 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d8e0:	69b8      	ldr	r0, [r7, #24]
 800d8e2:	f7fe fd73 	bl	800c3cc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800d8e6:	69bb      	ldr	r3, [r7, #24]
 800d8e8:	68db      	ldr	r3, [r3, #12]
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	f000 fca3 	bl	800e236 <ff_del_syncobj>
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d101      	bne.n	800d8fa <f_mount+0x52>
 800d8f6:	2302      	movs	r3, #2
 800d8f8:	e033      	b.n	800d962 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d8fa:	69bb      	ldr	r3, [r7, #24]
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d00f      	beq.n	800d926 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	2200      	movs	r2, #0
 800d90a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800d90c:	69fb      	ldr	r3, [r7, #28]
 800d90e:	b2da      	uxtb	r2, r3
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	330c      	adds	r3, #12
 800d914:	4619      	mov	r1, r3
 800d916:	4610      	mov	r0, r2
 800d918:	f000 fc6d 	bl	800e1f6 <ff_cre_syncobj>
 800d91c:	4603      	mov	r3, r0
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d101      	bne.n	800d926 <f_mount+0x7e>
 800d922:	2302      	movs	r3, #2
 800d924:	e01d      	b.n	800d962 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d926:	68fa      	ldr	r2, [r7, #12]
 800d928:	4910      	ldr	r1, [pc, #64]	@ (800d96c <f_mount+0xc4>)
 800d92a:	69fb      	ldr	r3, [r7, #28]
 800d92c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d002      	beq.n	800d93c <f_mount+0x94>
 800d936:	79fb      	ldrb	r3, [r7, #7]
 800d938:	2b01      	cmp	r3, #1
 800d93a:	d001      	beq.n	800d940 <f_mount+0x98>
 800d93c:	2300      	movs	r3, #0
 800d93e:	e010      	b.n	800d962 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d940:	f107 010c 	add.w	r1, r7, #12
 800d944:	f107 0308 	add.w	r3, r7, #8
 800d948:	2200      	movs	r2, #0
 800d94a:	4618      	mov	r0, r3
 800d94c:	f7ff fd10 	bl	800d370 <find_volume>
 800d950:	4603      	mov	r3, r0
 800d952:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	7dfa      	ldrb	r2, [r7, #23]
 800d958:	4611      	mov	r1, r2
 800d95a:	4618      	mov	r0, r3
 800d95c:	f7fe fbd3 	bl	800c106 <unlock_fs>
 800d960:	7dfb      	ldrb	r3, [r7, #23]
}
 800d962:	4618      	mov	r0, r3
 800d964:	3720      	adds	r7, #32
 800d966:	46bd      	mov	sp, r7
 800d968:	bd80      	pop	{r7, pc}
 800d96a:	bf00      	nop
 800d96c:	20000884 	.word	0x20000884

0800d970 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b098      	sub	sp, #96	@ 0x60
 800d974:	af00      	add	r7, sp, #0
 800d976:	60f8      	str	r0, [r7, #12]
 800d978:	60b9      	str	r1, [r7, #8]
 800d97a:	4613      	mov	r3, r2
 800d97c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d101      	bne.n	800d988 <f_open+0x18>
 800d984:	2309      	movs	r3, #9
 800d986:	e1b0      	b.n	800dcea <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d988:	79fb      	ldrb	r3, [r7, #7]
 800d98a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d98e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d990:	79fa      	ldrb	r2, [r7, #7]
 800d992:	f107 0110 	add.w	r1, r7, #16
 800d996:	f107 0308 	add.w	r3, r7, #8
 800d99a:	4618      	mov	r0, r3
 800d99c:	f7ff fce8 	bl	800d370 <find_volume>
 800d9a0:	4603      	mov	r3, r0
 800d9a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d9a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	f040 818d 	bne.w	800dcca <f_open+0x35a>
		dj.obj.fs = fs;
 800d9b0:	693b      	ldr	r3, [r7, #16]
 800d9b2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d9b4:	68ba      	ldr	r2, [r7, #8]
 800d9b6:	f107 0314 	add.w	r3, r7, #20
 800d9ba:	4611      	mov	r1, r2
 800d9bc:	4618      	mov	r0, r3
 800d9be:	f7ff fbcb 	bl	800d158 <follow_path>
 800d9c2:	4603      	mov	r3, r0
 800d9c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d9c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d118      	bne.n	800da02 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d9d0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d9d4:	b25b      	sxtb	r3, r3
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	da03      	bge.n	800d9e2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800d9da:	2306      	movs	r3, #6
 800d9dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d9e0:	e00f      	b.n	800da02 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d9e2:	79fb      	ldrb	r3, [r7, #7]
 800d9e4:	2b01      	cmp	r3, #1
 800d9e6:	bf8c      	ite	hi
 800d9e8:	2301      	movhi	r3, #1
 800d9ea:	2300      	movls	r3, #0
 800d9ec:	b2db      	uxtb	r3, r3
 800d9ee:	461a      	mov	r2, r3
 800d9f0:	f107 0314 	add.w	r3, r7, #20
 800d9f4:	4611      	mov	r1, r2
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f7fe fba0 	bl	800c13c <chk_lock>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800da02:	79fb      	ldrb	r3, [r7, #7]
 800da04:	f003 031c 	and.w	r3, r3, #28
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d07f      	beq.n	800db0c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800da0c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800da10:	2b00      	cmp	r3, #0
 800da12:	d017      	beq.n	800da44 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800da14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800da18:	2b04      	cmp	r3, #4
 800da1a:	d10e      	bne.n	800da3a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800da1c:	f7fe fbea 	bl	800c1f4 <enq_lock>
 800da20:	4603      	mov	r3, r0
 800da22:	2b00      	cmp	r3, #0
 800da24:	d006      	beq.n	800da34 <f_open+0xc4>
 800da26:	f107 0314 	add.w	r3, r7, #20
 800da2a:	4618      	mov	r0, r3
 800da2c:	f7ff face 	bl	800cfcc <dir_register>
 800da30:	4603      	mov	r3, r0
 800da32:	e000      	b.n	800da36 <f_open+0xc6>
 800da34:	2312      	movs	r3, #18
 800da36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800da3a:	79fb      	ldrb	r3, [r7, #7]
 800da3c:	f043 0308 	orr.w	r3, r3, #8
 800da40:	71fb      	strb	r3, [r7, #7]
 800da42:	e010      	b.n	800da66 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800da44:	7ebb      	ldrb	r3, [r7, #26]
 800da46:	f003 0311 	and.w	r3, r3, #17
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d003      	beq.n	800da56 <f_open+0xe6>
					res = FR_DENIED;
 800da4e:	2307      	movs	r3, #7
 800da50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800da54:	e007      	b.n	800da66 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800da56:	79fb      	ldrb	r3, [r7, #7]
 800da58:	f003 0304 	and.w	r3, r3, #4
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d002      	beq.n	800da66 <f_open+0xf6>
 800da60:	2308      	movs	r3, #8
 800da62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800da66:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d168      	bne.n	800db40 <f_open+0x1d0>
 800da6e:	79fb      	ldrb	r3, [r7, #7]
 800da70:	f003 0308 	and.w	r3, r3, #8
 800da74:	2b00      	cmp	r3, #0
 800da76:	d063      	beq.n	800db40 <f_open+0x1d0>
				dw = GET_FATTIME();
 800da78:	f7fd ff64 	bl	800b944 <get_fattime>
 800da7c:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800da7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da80:	330e      	adds	r3, #14
 800da82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800da84:	4618      	mov	r0, r3
 800da86:	f7fe fa7e 	bl	800bf86 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800da8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da8c:	3316      	adds	r3, #22
 800da8e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800da90:	4618      	mov	r0, r3
 800da92:	f7fe fa78 	bl	800bf86 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800da96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da98:	330b      	adds	r3, #11
 800da9a:	2220      	movs	r2, #32
 800da9c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800da9e:	693b      	ldr	r3, [r7, #16]
 800daa0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800daa2:	4611      	mov	r1, r2
 800daa4:	4618      	mov	r0, r3
 800daa6:	f7ff f9fd 	bl	800cea4 <ld_clust>
 800daaa:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800daac:	693b      	ldr	r3, [r7, #16]
 800daae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800dab0:	2200      	movs	r2, #0
 800dab2:	4618      	mov	r0, r3
 800dab4:	f7ff fa15 	bl	800cee2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800dab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800daba:	331c      	adds	r3, #28
 800dabc:	2100      	movs	r1, #0
 800dabe:	4618      	mov	r0, r3
 800dac0:	f7fe fa61 	bl	800bf86 <st_dword>
					fs->wflag = 1;
 800dac4:	693b      	ldr	r3, [r7, #16]
 800dac6:	2201      	movs	r2, #1
 800dac8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800daca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d037      	beq.n	800db40 <f_open+0x1d0>
						dw = fs->winsect;
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dad4:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800dad6:	f107 0314 	add.w	r3, r7, #20
 800dada:	2200      	movs	r2, #0
 800dadc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800dade:	4618      	mov	r0, r3
 800dae0:	f7fe ff28 	bl	800c934 <remove_chain>
 800dae4:	4603      	mov	r3, r0
 800dae6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800daea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d126      	bne.n	800db40 <f_open+0x1d0>
							res = move_window(fs, dw);
 800daf2:	693b      	ldr	r3, [r7, #16]
 800daf4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800daf6:	4618      	mov	r0, r3
 800daf8:	f7fe fcd0 	bl	800c49c <move_window>
 800dafc:	4603      	mov	r3, r0
 800dafe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800db02:	693b      	ldr	r3, [r7, #16]
 800db04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800db06:	3a01      	subs	r2, #1
 800db08:	611a      	str	r2, [r3, #16]
 800db0a:	e019      	b.n	800db40 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800db0c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db10:	2b00      	cmp	r3, #0
 800db12:	d115      	bne.n	800db40 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800db14:	7ebb      	ldrb	r3, [r7, #26]
 800db16:	f003 0310 	and.w	r3, r3, #16
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d003      	beq.n	800db26 <f_open+0x1b6>
					res = FR_NO_FILE;
 800db1e:	2304      	movs	r3, #4
 800db20:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800db24:	e00c      	b.n	800db40 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800db26:	79fb      	ldrb	r3, [r7, #7]
 800db28:	f003 0302 	and.w	r3, r3, #2
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d007      	beq.n	800db40 <f_open+0x1d0>
 800db30:	7ebb      	ldrb	r3, [r7, #26]
 800db32:	f003 0301 	and.w	r3, r3, #1
 800db36:	2b00      	cmp	r3, #0
 800db38:	d002      	beq.n	800db40 <f_open+0x1d0>
						res = FR_DENIED;
 800db3a:	2307      	movs	r3, #7
 800db3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800db40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db44:	2b00      	cmp	r3, #0
 800db46:	d126      	bne.n	800db96 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800db48:	79fb      	ldrb	r3, [r7, #7]
 800db4a:	f003 0308 	and.w	r3, r3, #8
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d003      	beq.n	800db5a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800db52:	79fb      	ldrb	r3, [r7, #7]
 800db54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db58:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800db5a:	693b      	ldr	r3, [r7, #16]
 800db5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800db62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800db68:	79fb      	ldrb	r3, [r7, #7]
 800db6a:	2b01      	cmp	r3, #1
 800db6c:	bf8c      	ite	hi
 800db6e:	2301      	movhi	r3, #1
 800db70:	2300      	movls	r3, #0
 800db72:	b2db      	uxtb	r3, r3
 800db74:	461a      	mov	r2, r3
 800db76:	f107 0314 	add.w	r3, r7, #20
 800db7a:	4611      	mov	r1, r2
 800db7c:	4618      	mov	r0, r3
 800db7e:	f7fe fb5b 	bl	800c238 <inc_lock>
 800db82:	4602      	mov	r2, r0
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	691b      	ldr	r3, [r3, #16]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d102      	bne.n	800db96 <f_open+0x226>
 800db90:	2302      	movs	r3, #2
 800db92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800db96:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	f040 8095 	bne.w	800dcca <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800dba0:	693b      	ldr	r3, [r7, #16]
 800dba2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dba4:	4611      	mov	r1, r2
 800dba6:	4618      	mov	r0, r3
 800dba8:	f7ff f97c 	bl	800cea4 <ld_clust>
 800dbac:	4602      	mov	r2, r0
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800dbb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbb4:	331c      	adds	r3, #28
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	f7fe f9a7 	bl	800bf0a <ld_dword>
 800dbbc:	4602      	mov	r2, r0
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800dbc8:	693a      	ldr	r2, [r7, #16]
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800dbce:	693b      	ldr	r3, [r7, #16]
 800dbd0:	88da      	ldrh	r2, [r3, #6]
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	79fa      	ldrb	r2, [r7, #7]
 800dbda:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	2200      	movs	r2, #0
 800dbec:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	3330      	adds	r3, #48	@ 0x30
 800dbf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dbf6:	2100      	movs	r1, #0
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	f7fe fa11 	bl	800c020 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800dbfe:	79fb      	ldrb	r3, [r7, #7]
 800dc00:	f003 0320 	and.w	r3, r3, #32
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d060      	beq.n	800dcca <f_open+0x35a>
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	68db      	ldr	r3, [r3, #12]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d05c      	beq.n	800dcca <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	68da      	ldr	r2, [r3, #12]
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800dc18:	693b      	ldr	r3, [r7, #16]
 800dc1a:	895b      	ldrh	r3, [r3, #10]
 800dc1c:	025b      	lsls	r3, r3, #9
 800dc1e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	689b      	ldr	r3, [r3, #8]
 800dc24:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	68db      	ldr	r3, [r3, #12]
 800dc2a:	657b      	str	r3, [r7, #84]	@ 0x54
 800dc2c:	e016      	b.n	800dc5c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800dc32:	4618      	mov	r0, r3
 800dc34:	f7fe fced 	bl	800c612 <get_fat>
 800dc38:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800dc3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc3c:	2b01      	cmp	r3, #1
 800dc3e:	d802      	bhi.n	800dc46 <f_open+0x2d6>
 800dc40:	2302      	movs	r3, #2
 800dc42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800dc46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc4c:	d102      	bne.n	800dc54 <f_open+0x2e4>
 800dc4e:	2301      	movs	r3, #1
 800dc50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dc54:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dc56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc58:	1ad3      	subs	r3, r2, r3
 800dc5a:	657b      	str	r3, [r7, #84]	@ 0x54
 800dc5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d103      	bne.n	800dc6c <f_open+0x2fc>
 800dc64:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dc66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc68:	429a      	cmp	r2, r3
 800dc6a:	d8e0      	bhi.n	800dc2e <f_open+0x2be>
				}
				fp->clust = clst;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dc70:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800dc72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d127      	bne.n	800dcca <f_open+0x35a>
 800dc7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d022      	beq.n	800dcca <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800dc84:	693b      	ldr	r3, [r7, #16]
 800dc86:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f7fe fca3 	bl	800c5d4 <clust2sect>
 800dc8e:	6478      	str	r0, [r7, #68]	@ 0x44
 800dc90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d103      	bne.n	800dc9e <f_open+0x32e>
						res = FR_INT_ERR;
 800dc96:	2302      	movs	r3, #2
 800dc98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800dc9c:	e015      	b.n	800dcca <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800dc9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dca0:	0a5a      	lsrs	r2, r3, #9
 800dca2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dca4:	441a      	add	r2, r3
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800dcaa:	693b      	ldr	r3, [r7, #16]
 800dcac:	7858      	ldrb	r0, [r3, #1]
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	6a1a      	ldr	r2, [r3, #32]
 800dcb8:	2301      	movs	r3, #1
 800dcba:	f7fe f8af 	bl	800be1c <disk_read>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d002      	beq.n	800dcca <f_open+0x35a>
 800dcc4:	2301      	movs	r3, #1
 800dcc6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800dcca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d002      	beq.n	800dcd8 <f_open+0x368>
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800dcd8:	693b      	ldr	r3, [r7, #16]
 800dcda:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800dcde:	4611      	mov	r1, r2
 800dce0:	4618      	mov	r0, r3
 800dce2:	f7fe fa10 	bl	800c106 <unlock_fs>
 800dce6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	3760      	adds	r7, #96	@ 0x60
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd80      	pop	{r7, pc}

0800dcf2 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800dcf2:	b580      	push	{r7, lr}
 800dcf4:	b08e      	sub	sp, #56	@ 0x38
 800dcf6:	af00      	add	r7, sp, #0
 800dcf8:	60f8      	str	r0, [r7, #12]
 800dcfa:	60b9      	str	r1, [r7, #8]
 800dcfc:	607a      	str	r2, [r7, #4]
 800dcfe:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800dd00:	68bb      	ldr	r3, [r7, #8]
 800dd02:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	2200      	movs	r2, #0
 800dd08:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	f107 0214 	add.w	r2, r7, #20
 800dd10:	4611      	mov	r1, r2
 800dd12:	4618      	mov	r0, r3
 800dd14:	f7ff fd80 	bl	800d818 <validate>
 800dd18:	4603      	mov	r3, r0
 800dd1a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800dd1e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d107      	bne.n	800dd36 <f_read+0x44>
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	7d5b      	ldrb	r3, [r3, #21]
 800dd2a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800dd2e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d009      	beq.n	800dd4a <f_read+0x58>
 800dd36:	697b      	ldr	r3, [r7, #20]
 800dd38:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800dd3c:	4611      	mov	r1, r2
 800dd3e:	4618      	mov	r0, r3
 800dd40:	f7fe f9e1 	bl	800c106 <unlock_fs>
 800dd44:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dd48:	e13d      	b.n	800dfc6 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	7d1b      	ldrb	r3, [r3, #20]
 800dd4e:	f003 0301 	and.w	r3, r3, #1
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d106      	bne.n	800dd64 <f_read+0x72>
 800dd56:	697b      	ldr	r3, [r7, #20]
 800dd58:	2107      	movs	r1, #7
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	f7fe f9d3 	bl	800c106 <unlock_fs>
 800dd60:	2307      	movs	r3, #7
 800dd62:	e130      	b.n	800dfc6 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	68da      	ldr	r2, [r3, #12]
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	699b      	ldr	r3, [r3, #24]
 800dd6c:	1ad3      	subs	r3, r2, r3
 800dd6e:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800dd70:	687a      	ldr	r2, [r7, #4]
 800dd72:	6a3b      	ldr	r3, [r7, #32]
 800dd74:	429a      	cmp	r2, r3
 800dd76:	f240 811c 	bls.w	800dfb2 <f_read+0x2c0>
 800dd7a:	6a3b      	ldr	r3, [r7, #32]
 800dd7c:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800dd7e:	e118      	b.n	800dfb2 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	699b      	ldr	r3, [r3, #24]
 800dd84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	f040 80e4 	bne.w	800df56 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	699b      	ldr	r3, [r3, #24]
 800dd92:	0a5b      	lsrs	r3, r3, #9
 800dd94:	697a      	ldr	r2, [r7, #20]
 800dd96:	8952      	ldrh	r2, [r2, #10]
 800dd98:	3a01      	subs	r2, #1
 800dd9a:	4013      	ands	r3, r2
 800dd9c:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800dd9e:	69fb      	ldr	r3, [r7, #28]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d139      	bne.n	800de18 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	699b      	ldr	r3, [r3, #24]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d103      	bne.n	800ddb4 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	689b      	ldr	r3, [r3, #8]
 800ddb0:	633b      	str	r3, [r7, #48]	@ 0x30
 800ddb2:	e013      	b.n	800dddc <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d007      	beq.n	800ddcc <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	699b      	ldr	r3, [r3, #24]
 800ddc0:	4619      	mov	r1, r3
 800ddc2:	68f8      	ldr	r0, [r7, #12]
 800ddc4:	f7fe feb3 	bl	800cb2e <clmt_clust>
 800ddc8:	6338      	str	r0, [r7, #48]	@ 0x30
 800ddca:	e007      	b.n	800dddc <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ddcc:	68fa      	ldr	r2, [r7, #12]
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	69db      	ldr	r3, [r3, #28]
 800ddd2:	4619      	mov	r1, r3
 800ddd4:	4610      	mov	r0, r2
 800ddd6:	f7fe fc1c 	bl	800c612 <get_fat>
 800ddda:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800dddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddde:	2b01      	cmp	r3, #1
 800dde0:	d809      	bhi.n	800ddf6 <f_read+0x104>
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	2202      	movs	r2, #2
 800dde6:	755a      	strb	r2, [r3, #21]
 800dde8:	697b      	ldr	r3, [r7, #20]
 800ddea:	2102      	movs	r1, #2
 800ddec:	4618      	mov	r0, r3
 800ddee:	f7fe f98a 	bl	800c106 <unlock_fs>
 800ddf2:	2302      	movs	r3, #2
 800ddf4:	e0e7      	b.n	800dfc6 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ddf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddfc:	d109      	bne.n	800de12 <f_read+0x120>
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	2201      	movs	r2, #1
 800de02:	755a      	strb	r2, [r3, #21]
 800de04:	697b      	ldr	r3, [r7, #20]
 800de06:	2101      	movs	r1, #1
 800de08:	4618      	mov	r0, r3
 800de0a:	f7fe f97c 	bl	800c106 <unlock_fs>
 800de0e:	2301      	movs	r3, #1
 800de10:	e0d9      	b.n	800dfc6 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de16:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800de18:	697a      	ldr	r2, [r7, #20]
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	69db      	ldr	r3, [r3, #28]
 800de1e:	4619      	mov	r1, r3
 800de20:	4610      	mov	r0, r2
 800de22:	f7fe fbd7 	bl	800c5d4 <clust2sect>
 800de26:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800de28:	69bb      	ldr	r3, [r7, #24]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d109      	bne.n	800de42 <f_read+0x150>
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	2202      	movs	r2, #2
 800de32:	755a      	strb	r2, [r3, #21]
 800de34:	697b      	ldr	r3, [r7, #20]
 800de36:	2102      	movs	r1, #2
 800de38:	4618      	mov	r0, r3
 800de3a:	f7fe f964 	bl	800c106 <unlock_fs>
 800de3e:	2302      	movs	r3, #2
 800de40:	e0c1      	b.n	800dfc6 <f_read+0x2d4>
			sect += csect;
 800de42:	69ba      	ldr	r2, [r7, #24]
 800de44:	69fb      	ldr	r3, [r7, #28]
 800de46:	4413      	add	r3, r2
 800de48:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	0a5b      	lsrs	r3, r3, #9
 800de4e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800de50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de52:	2b00      	cmp	r3, #0
 800de54:	d03e      	beq.n	800ded4 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800de56:	69fa      	ldr	r2, [r7, #28]
 800de58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de5a:	4413      	add	r3, r2
 800de5c:	697a      	ldr	r2, [r7, #20]
 800de5e:	8952      	ldrh	r2, [r2, #10]
 800de60:	4293      	cmp	r3, r2
 800de62:	d905      	bls.n	800de70 <f_read+0x17e>
					cc = fs->csize - csect;
 800de64:	697b      	ldr	r3, [r7, #20]
 800de66:	895b      	ldrh	r3, [r3, #10]
 800de68:	461a      	mov	r2, r3
 800de6a:	69fb      	ldr	r3, [r7, #28]
 800de6c:	1ad3      	subs	r3, r2, r3
 800de6e:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800de70:	697b      	ldr	r3, [r7, #20]
 800de72:	7858      	ldrb	r0, [r3, #1]
 800de74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de76:	69ba      	ldr	r2, [r7, #24]
 800de78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800de7a:	f7fd ffcf 	bl	800be1c <disk_read>
 800de7e:	4603      	mov	r3, r0
 800de80:	2b00      	cmp	r3, #0
 800de82:	d009      	beq.n	800de98 <f_read+0x1a6>
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	2201      	movs	r2, #1
 800de88:	755a      	strb	r2, [r3, #21]
 800de8a:	697b      	ldr	r3, [r7, #20]
 800de8c:	2101      	movs	r1, #1
 800de8e:	4618      	mov	r0, r3
 800de90:	f7fe f939 	bl	800c106 <unlock_fs>
 800de94:	2301      	movs	r3, #1
 800de96:	e096      	b.n	800dfc6 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	7d1b      	ldrb	r3, [r3, #20]
 800de9c:	b25b      	sxtb	r3, r3
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	da14      	bge.n	800decc <f_read+0x1da>
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	6a1a      	ldr	r2, [r3, #32]
 800dea6:	69bb      	ldr	r3, [r7, #24]
 800dea8:	1ad3      	subs	r3, r2, r3
 800deaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800deac:	429a      	cmp	r2, r3
 800deae:	d90d      	bls.n	800decc <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	6a1a      	ldr	r2, [r3, #32]
 800deb4:	69bb      	ldr	r3, [r7, #24]
 800deb6:	1ad3      	subs	r3, r2, r3
 800deb8:	025b      	lsls	r3, r3, #9
 800deba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800debc:	18d0      	adds	r0, r2, r3
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	3330      	adds	r3, #48	@ 0x30
 800dec2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dec6:	4619      	mov	r1, r3
 800dec8:	f7fe f889 	bl	800bfde <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800decc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dece:	025b      	lsls	r3, r3, #9
 800ded0:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800ded2:	e05a      	b.n	800df8a <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	6a1b      	ldr	r3, [r3, #32]
 800ded8:	69ba      	ldr	r2, [r7, #24]
 800deda:	429a      	cmp	r2, r3
 800dedc:	d038      	beq.n	800df50 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	7d1b      	ldrb	r3, [r3, #20]
 800dee2:	b25b      	sxtb	r3, r3
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	da1d      	bge.n	800df24 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dee8:	697b      	ldr	r3, [r7, #20]
 800deea:	7858      	ldrb	r0, [r3, #1]
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	6a1a      	ldr	r2, [r3, #32]
 800def6:	2301      	movs	r3, #1
 800def8:	f7fd ffb0 	bl	800be5c <disk_write>
 800defc:	4603      	mov	r3, r0
 800defe:	2b00      	cmp	r3, #0
 800df00:	d009      	beq.n	800df16 <f_read+0x224>
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	2201      	movs	r2, #1
 800df06:	755a      	strb	r2, [r3, #21]
 800df08:	697b      	ldr	r3, [r7, #20]
 800df0a:	2101      	movs	r1, #1
 800df0c:	4618      	mov	r0, r3
 800df0e:	f7fe f8fa 	bl	800c106 <unlock_fs>
 800df12:	2301      	movs	r3, #1
 800df14:	e057      	b.n	800dfc6 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	7d1b      	ldrb	r3, [r3, #20]
 800df1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df1e:	b2da      	uxtb	r2, r3
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800df24:	697b      	ldr	r3, [r7, #20]
 800df26:	7858      	ldrb	r0, [r3, #1]
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800df2e:	2301      	movs	r3, #1
 800df30:	69ba      	ldr	r2, [r7, #24]
 800df32:	f7fd ff73 	bl	800be1c <disk_read>
 800df36:	4603      	mov	r3, r0
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d009      	beq.n	800df50 <f_read+0x25e>
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	2201      	movs	r2, #1
 800df40:	755a      	strb	r2, [r3, #21]
 800df42:	697b      	ldr	r3, [r7, #20]
 800df44:	2101      	movs	r1, #1
 800df46:	4618      	mov	r0, r3
 800df48:	f7fe f8dd 	bl	800c106 <unlock_fs>
 800df4c:	2301      	movs	r3, #1
 800df4e:	e03a      	b.n	800dfc6 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	69ba      	ldr	r2, [r7, #24]
 800df54:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	699b      	ldr	r3, [r3, #24]
 800df5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df5e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800df62:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800df64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	429a      	cmp	r2, r3
 800df6a:	d901      	bls.n	800df70 <f_read+0x27e>
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	699b      	ldr	r3, [r3, #24]
 800df7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df7e:	4413      	add	r3, r2
 800df80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df82:	4619      	mov	r1, r3
 800df84:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800df86:	f7fe f82a 	bl	800bfde <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800df8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df8e:	4413      	add	r3, r2
 800df90:	627b      	str	r3, [r7, #36]	@ 0x24
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	699a      	ldr	r2, [r3, #24]
 800df96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df98:	441a      	add	r2, r3
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	619a      	str	r2, [r3, #24]
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	681a      	ldr	r2, [r3, #0]
 800dfa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfa4:	441a      	add	r2, r3
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	601a      	str	r2, [r3, #0]
 800dfaa:	687a      	ldr	r2, [r7, #4]
 800dfac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfae:	1ad3      	subs	r3, r2, r3
 800dfb0:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	f47f aee3 	bne.w	800dd80 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800dfba:	697b      	ldr	r3, [r7, #20]
 800dfbc:	2100      	movs	r1, #0
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	f7fe f8a1 	bl	800c106 <unlock_fs>
 800dfc4:	2300      	movs	r3, #0
}
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	3738      	adds	r7, #56	@ 0x38
 800dfca:	46bd      	mov	sp, r7
 800dfcc:	bd80      	pop	{r7, pc}

0800dfce <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800dfce:	b580      	push	{r7, lr}
 800dfd0:	b086      	sub	sp, #24
 800dfd2:	af00      	add	r7, sp, #0
 800dfd4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f107 0208 	add.w	r2, r7, #8
 800dfdc:	4611      	mov	r1, r2
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7ff fc1a 	bl	800d818 <validate>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dfe8:	7dfb      	ldrb	r3, [r7, #23]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d16d      	bne.n	800e0ca <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	7d1b      	ldrb	r3, [r3, #20]
 800dff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d067      	beq.n	800e0ca <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	7d1b      	ldrb	r3, [r3, #20]
 800dffe:	b25b      	sxtb	r3, r3
 800e000:	2b00      	cmp	r3, #0
 800e002:	da1a      	bge.n	800e03a <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e004:	68bb      	ldr	r3, [r7, #8]
 800e006:	7858      	ldrb	r0, [r3, #1]
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	6a1a      	ldr	r2, [r3, #32]
 800e012:	2301      	movs	r3, #1
 800e014:	f7fd ff22 	bl	800be5c <disk_write>
 800e018:	4603      	mov	r3, r0
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d006      	beq.n	800e02c <f_sync+0x5e>
 800e01e:	68bb      	ldr	r3, [r7, #8]
 800e020:	2101      	movs	r1, #1
 800e022:	4618      	mov	r0, r3
 800e024:	f7fe f86f 	bl	800c106 <unlock_fs>
 800e028:	2301      	movs	r3, #1
 800e02a:	e055      	b.n	800e0d8 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	7d1b      	ldrb	r3, [r3, #20]
 800e030:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e034:	b2da      	uxtb	r2, r3
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e03a:	f7fd fc83 	bl	800b944 <get_fattime>
 800e03e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e040:	68ba      	ldr	r2, [r7, #8]
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e046:	4619      	mov	r1, r3
 800e048:	4610      	mov	r0, r2
 800e04a:	f7fe fa27 	bl	800c49c <move_window>
 800e04e:	4603      	mov	r3, r0
 800e050:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e052:	7dfb      	ldrb	r3, [r7, #23]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d138      	bne.n	800e0ca <f_sync+0xfc>
					dir = fp->dir_ptr;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e05c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	330b      	adds	r3, #11
 800e062:	781a      	ldrb	r2, [r3, #0]
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	330b      	adds	r3, #11
 800e068:	f042 0220 	orr.w	r2, r2, #32
 800e06c:	b2d2      	uxtb	r2, r2
 800e06e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	6818      	ldr	r0, [r3, #0]
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	689b      	ldr	r3, [r3, #8]
 800e078:	461a      	mov	r2, r3
 800e07a:	68f9      	ldr	r1, [r7, #12]
 800e07c:	f7fe ff31 	bl	800cee2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	f103 021c 	add.w	r2, r3, #28
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	68db      	ldr	r3, [r3, #12]
 800e08a:	4619      	mov	r1, r3
 800e08c:	4610      	mov	r0, r2
 800e08e:	f7fd ff7a 	bl	800bf86 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	3316      	adds	r3, #22
 800e096:	6939      	ldr	r1, [r7, #16]
 800e098:	4618      	mov	r0, r3
 800e09a:	f7fd ff74 	bl	800bf86 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	3312      	adds	r3, #18
 800e0a2:	2100      	movs	r1, #0
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f7fd ff53 	bl	800bf50 <st_word>
					fs->wflag = 1;
 800e0aa:	68bb      	ldr	r3, [r7, #8]
 800e0ac:	2201      	movs	r2, #1
 800e0ae:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	f7fe fa20 	bl	800c4f8 <sync_fs>
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	7d1b      	ldrb	r3, [r3, #20]
 800e0c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e0c4:	b2da      	uxtb	r2, r3
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e0ca:	68bb      	ldr	r3, [r7, #8]
 800e0cc:	7dfa      	ldrb	r2, [r7, #23]
 800e0ce:	4611      	mov	r1, r2
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f7fe f818 	bl	800c106 <unlock_fs>
 800e0d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	3718      	adds	r7, #24
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	bd80      	pop	{r7, pc}

0800e0e0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b084      	sub	sp, #16
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e0e8:	6878      	ldr	r0, [r7, #4]
 800e0ea:	f7ff ff70 	bl	800dfce <f_sync>
 800e0ee:	4603      	mov	r3, r0
 800e0f0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e0f2:	7bfb      	ldrb	r3, [r7, #15]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d11d      	bne.n	800e134 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	f107 0208 	add.w	r2, r7, #8
 800e0fe:	4611      	mov	r1, r2
 800e100:	4618      	mov	r0, r3
 800e102:	f7ff fb89 	bl	800d818 <validate>
 800e106:	4603      	mov	r3, r0
 800e108:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e10a:	7bfb      	ldrb	r3, [r7, #15]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d111      	bne.n	800e134 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	691b      	ldr	r3, [r3, #16]
 800e114:	4618      	mov	r0, r3
 800e116:	f7fe f91d 	bl	800c354 <dec_lock>
 800e11a:	4603      	mov	r3, r0
 800e11c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e11e:	7bfb      	ldrb	r3, [r7, #15]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d102      	bne.n	800e12a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	2200      	movs	r2, #0
 800e128:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	2100      	movs	r1, #0
 800e12e:	4618      	mov	r0, r3
 800e130:	f7fd ffe9 	bl	800c106 <unlock_fs>
#endif
		}
	}
	return res;
 800e134:	7bfb      	ldrb	r3, [r7, #15]
}
 800e136:	4618      	mov	r0, r3
 800e138:	3710      	adds	r7, #16
 800e13a:	46bd      	mov	sp, r7
 800e13c:	bd80      	pop	{r7, pc}
	...

0800e140 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e140:	b480      	push	{r7}
 800e142:	b087      	sub	sp, #28
 800e144:	af00      	add	r7, sp, #0
 800e146:	60f8      	str	r0, [r7, #12]
 800e148:	60b9      	str	r1, [r7, #8]
 800e14a:	4613      	mov	r3, r2
 800e14c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e14e:	2301      	movs	r3, #1
 800e150:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e152:	2300      	movs	r3, #0
 800e154:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e156:	4b1f      	ldr	r3, [pc, #124]	@ (800e1d4 <FATFS_LinkDriverEx+0x94>)
 800e158:	7a5b      	ldrb	r3, [r3, #9]
 800e15a:	b2db      	uxtb	r3, r3
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d131      	bne.n	800e1c4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e160:	4b1c      	ldr	r3, [pc, #112]	@ (800e1d4 <FATFS_LinkDriverEx+0x94>)
 800e162:	7a5b      	ldrb	r3, [r3, #9]
 800e164:	b2db      	uxtb	r3, r3
 800e166:	461a      	mov	r2, r3
 800e168:	4b1a      	ldr	r3, [pc, #104]	@ (800e1d4 <FATFS_LinkDriverEx+0x94>)
 800e16a:	2100      	movs	r1, #0
 800e16c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e16e:	4b19      	ldr	r3, [pc, #100]	@ (800e1d4 <FATFS_LinkDriverEx+0x94>)
 800e170:	7a5b      	ldrb	r3, [r3, #9]
 800e172:	b2db      	uxtb	r3, r3
 800e174:	4a17      	ldr	r2, [pc, #92]	@ (800e1d4 <FATFS_LinkDriverEx+0x94>)
 800e176:	009b      	lsls	r3, r3, #2
 800e178:	4413      	add	r3, r2
 800e17a:	68fa      	ldr	r2, [r7, #12]
 800e17c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e17e:	4b15      	ldr	r3, [pc, #84]	@ (800e1d4 <FATFS_LinkDriverEx+0x94>)
 800e180:	7a5b      	ldrb	r3, [r3, #9]
 800e182:	b2db      	uxtb	r3, r3
 800e184:	461a      	mov	r2, r3
 800e186:	4b13      	ldr	r3, [pc, #76]	@ (800e1d4 <FATFS_LinkDriverEx+0x94>)
 800e188:	4413      	add	r3, r2
 800e18a:	79fa      	ldrb	r2, [r7, #7]
 800e18c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e18e:	4b11      	ldr	r3, [pc, #68]	@ (800e1d4 <FATFS_LinkDriverEx+0x94>)
 800e190:	7a5b      	ldrb	r3, [r3, #9]
 800e192:	b2db      	uxtb	r3, r3
 800e194:	1c5a      	adds	r2, r3, #1
 800e196:	b2d1      	uxtb	r1, r2
 800e198:	4a0e      	ldr	r2, [pc, #56]	@ (800e1d4 <FATFS_LinkDriverEx+0x94>)
 800e19a:	7251      	strb	r1, [r2, #9]
 800e19c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e19e:	7dbb      	ldrb	r3, [r7, #22]
 800e1a0:	3330      	adds	r3, #48	@ 0x30
 800e1a2:	b2da      	uxtb	r2, r3
 800e1a4:	68bb      	ldr	r3, [r7, #8]
 800e1a6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e1a8:	68bb      	ldr	r3, [r7, #8]
 800e1aa:	3301      	adds	r3, #1
 800e1ac:	223a      	movs	r2, #58	@ 0x3a
 800e1ae:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e1b0:	68bb      	ldr	r3, [r7, #8]
 800e1b2:	3302      	adds	r3, #2
 800e1b4:	222f      	movs	r2, #47	@ 0x2f
 800e1b6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e1b8:	68bb      	ldr	r3, [r7, #8]
 800e1ba:	3303      	adds	r3, #3
 800e1bc:	2200      	movs	r2, #0
 800e1be:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e1c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	371c      	adds	r7, #28
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d0:	4770      	bx	lr
 800e1d2:	bf00      	nop
 800e1d4:	200008ac 	.word	0x200008ac

0800e1d8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e1d8:	b580      	push	{r7, lr}
 800e1da:	b082      	sub	sp, #8
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	6078      	str	r0, [r7, #4]
 800e1e0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	6839      	ldr	r1, [r7, #0]
 800e1e6:	6878      	ldr	r0, [r7, #4]
 800e1e8:	f7ff ffaa 	bl	800e140 <FATFS_LinkDriverEx>
 800e1ec:	4603      	mov	r3, r0
}
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	3708      	adds	r7, #8
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	bd80      	pop	{r7, pc}

0800e1f6 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800e1f6:	b580      	push	{r7, lr}
 800e1f8:	b086      	sub	sp, #24
 800e1fa:	af00      	add	r7, sp, #0
 800e1fc:	4603      	mov	r3, r0
 800e1fe:	6039      	str	r1, [r7, #0]
 800e200:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800e202:	2300      	movs	r3, #0
 800e204:	60fb      	str	r3, [r7, #12]
 800e206:	2300      	movs	r3, #0
 800e208:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800e20a:	f107 030c 	add.w	r3, r7, #12
 800e20e:	2101      	movs	r1, #1
 800e210:	4618      	mov	r0, r3
 800e212:	f000 f985 	bl	800e520 <osSemaphoreCreate>
 800e216:	4602      	mov	r2, r0
 800e218:	683b      	ldr	r3, [r7, #0]
 800e21a:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	2b00      	cmp	r3, #0
 800e222:	bf14      	ite	ne
 800e224:	2301      	movne	r3, #1
 800e226:	2300      	moveq	r3, #0
 800e228:	b2db      	uxtb	r3, r3
 800e22a:	617b      	str	r3, [r7, #20]

    return ret;
 800e22c:	697b      	ldr	r3, [r7, #20]
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3718      	adds	r7, #24
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}

0800e236 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800e236:	b580      	push	{r7, lr}
 800e238:	b082      	sub	sp, #8
 800e23a:	af00      	add	r7, sp, #0
 800e23c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800e23e:	6878      	ldr	r0, [r7, #4]
 800e240:	f000 fa24 	bl	800e68c <osSemaphoreDelete>
#endif
    return 1;
 800e244:	2301      	movs	r3, #1
}
 800e246:	4618      	mov	r0, r3
 800e248:	3708      	adds	r7, #8
 800e24a:	46bd      	mov	sp, r7
 800e24c:	bd80      	pop	{r7, pc}

0800e24e <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800e24e:	b580      	push	{r7, lr}
 800e250:	b084      	sub	sp, #16
 800e252:	af00      	add	r7, sp, #0
 800e254:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800e256:	2300      	movs	r3, #0
 800e258:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800e25a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f000 f990 	bl	800e584 <osSemaphoreWait>
 800e264:	4603      	mov	r3, r0
 800e266:	2b00      	cmp	r3, #0
 800e268:	d101      	bne.n	800e26e <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800e26a:	2301      	movs	r3, #1
 800e26c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800e26e:	68fb      	ldr	r3, [r7, #12]
}
 800e270:	4618      	mov	r0, r3
 800e272:	3710      	adds	r7, #16
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}

0800e278 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b082      	sub	sp, #8
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800e280:	6878      	ldr	r0, [r7, #4]
 800e282:	f000 f9cd 	bl	800e620 <osSemaphoreRelease>
#endif
}
 800e286:	bf00      	nop
 800e288:	3708      	adds	r7, #8
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}

0800e28e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800e28e:	b480      	push	{r7}
 800e290:	b085      	sub	sp, #20
 800e292:	af00      	add	r7, sp, #0
 800e294:	4603      	mov	r3, r0
 800e296:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800e298:	2300      	movs	r3, #0
 800e29a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800e29c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e2a0:	2b84      	cmp	r3, #132	@ 0x84
 800e2a2:	d005      	beq.n	800e2b0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800e2a4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	4413      	add	r3, r2
 800e2ac:	3303      	adds	r3, #3
 800e2ae:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800e2b0:	68fb      	ldr	r3, [r7, #12]
}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	3714      	adds	r7, #20
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2bc:	4770      	bx	lr

0800e2be <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800e2be:	b480      	push	{r7}
 800e2c0:	b083      	sub	sp, #12
 800e2c2:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e2c4:	f3ef 8305 	mrs	r3, IPSR
 800e2c8:	607b      	str	r3, [r7, #4]
  return(result);
 800e2ca:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	bf14      	ite	ne
 800e2d0:	2301      	movne	r3, #1
 800e2d2:	2300      	moveq	r3, #0
 800e2d4:	b2db      	uxtb	r3, r3
}
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	370c      	adds	r7, #12
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e0:	4770      	bx	lr

0800e2e2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800e2e2:	b580      	push	{r7, lr}
 800e2e4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800e2e6:	f001 fceb 	bl	800fcc0 <vTaskStartScheduler>
  
  return osOK;
 800e2ea:	2300      	movs	r3, #0
}
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	bd80      	pop	{r7, pc}

0800e2f0 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800e2f4:	f002 f910 	bl	8010518 <xTaskGetSchedulerState>
 800e2f8:	4603      	mov	r3, r0
 800e2fa:	2b01      	cmp	r3, #1
 800e2fc:	d101      	bne.n	800e302 <osKernelRunning+0x12>
    return 0;
 800e2fe:	2300      	movs	r3, #0
 800e300:	e000      	b.n	800e304 <osKernelRunning+0x14>
  else
    return 1;
 800e302:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800e304:	4618      	mov	r0, r3
 800e306:	bd80      	pop	{r7, pc}

0800e308 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800e30c:	f7ff ffd7 	bl	800e2be <inHandlerMode>
 800e310:	4603      	mov	r3, r0
 800e312:	2b00      	cmp	r3, #0
 800e314:	d003      	beq.n	800e31e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800e316:	f001 fdf1 	bl	800fefc <xTaskGetTickCountFromISR>
 800e31a:	4603      	mov	r3, r0
 800e31c:	e002      	b.n	800e324 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800e31e:	f001 fddd 	bl	800fedc <xTaskGetTickCount>
 800e322:	4603      	mov	r3, r0
  }
}
 800e324:	4618      	mov	r0, r3
 800e326:	bd80      	pop	{r7, pc}

0800e328 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800e328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e32a:	b089      	sub	sp, #36	@ 0x24
 800e32c:	af04      	add	r7, sp, #16
 800e32e:	6078      	str	r0, [r7, #4]
 800e330:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	695b      	ldr	r3, [r3, #20]
 800e336:	2b00      	cmp	r3, #0
 800e338:	d020      	beq.n	800e37c <osThreadCreate+0x54>
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	699b      	ldr	r3, [r3, #24]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d01c      	beq.n	800e37c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	685c      	ldr	r4, [r3, #4]
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	691e      	ldr	r6, [r3, #16]
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e354:	4618      	mov	r0, r3
 800e356:	f7ff ff9a 	bl	800e28e <makeFreeRtosPriority>
 800e35a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	695b      	ldr	r3, [r3, #20]
 800e360:	687a      	ldr	r2, [r7, #4]
 800e362:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e364:	9202      	str	r2, [sp, #8]
 800e366:	9301      	str	r3, [sp, #4]
 800e368:	9100      	str	r1, [sp, #0]
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	4632      	mov	r2, r6
 800e36e:	4629      	mov	r1, r5
 800e370:	4620      	mov	r0, r4
 800e372:	f001 fad7 	bl	800f924 <xTaskCreateStatic>
 800e376:	4603      	mov	r3, r0
 800e378:	60fb      	str	r3, [r7, #12]
 800e37a:	e01c      	b.n	800e3b6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	685c      	ldr	r4, [r3, #4]
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e388:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e390:	4618      	mov	r0, r3
 800e392:	f7ff ff7c 	bl	800e28e <makeFreeRtosPriority>
 800e396:	4602      	mov	r2, r0
 800e398:	f107 030c 	add.w	r3, r7, #12
 800e39c:	9301      	str	r3, [sp, #4]
 800e39e:	9200      	str	r2, [sp, #0]
 800e3a0:	683b      	ldr	r3, [r7, #0]
 800e3a2:	4632      	mov	r2, r6
 800e3a4:	4629      	mov	r1, r5
 800e3a6:	4620      	mov	r0, r4
 800e3a8:	f001 fb1c 	bl	800f9e4 <xTaskCreate>
 800e3ac:	4603      	mov	r3, r0
 800e3ae:	2b01      	cmp	r3, #1
 800e3b0:	d001      	beq.n	800e3b6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	e000      	b.n	800e3b8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800e3b6:	68fb      	ldr	r3, [r7, #12]
}
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	3714      	adds	r7, #20
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e3c0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b084      	sub	sp, #16
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d001      	beq.n	800e3d6 <osDelay+0x16>
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	e000      	b.n	800e3d8 <osDelay+0x18>
 800e3d6:	2301      	movs	r3, #1
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f001 fc3b 	bl	800fc54 <vTaskDelay>
  
  return osOK;
 800e3de:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	3710      	adds	r7, #16
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bd80      	pop	{r7, pc}

0800e3e8 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b082      	sub	sp, #8
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	685b      	ldr	r3, [r3, #4]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d007      	beq.n	800e408 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	685b      	ldr	r3, [r3, #4]
 800e3fc:	4619      	mov	r1, r3
 800e3fe:	2001      	movs	r0, #1
 800e400:	f000 fc5b 	bl	800ecba <xQueueCreateMutexStatic>
 800e404:	4603      	mov	r3, r0
 800e406:	e003      	b.n	800e410 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800e408:	2001      	movs	r0, #1
 800e40a:	f000 fc3e 	bl	800ec8a <xQueueCreateMutex>
 800e40e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800e410:	4618      	mov	r0, r3
 800e412:	3708      	adds	r7, #8
 800e414:	46bd      	mov	sp, r7
 800e416:	bd80      	pop	{r7, pc}

0800e418 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b084      	sub	sp, #16
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
 800e420:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800e422:	2300      	movs	r3, #0
 800e424:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d101      	bne.n	800e430 <osMutexWait+0x18>
    return osErrorParameter;
 800e42c:	2380      	movs	r3, #128	@ 0x80
 800e42e:	e03a      	b.n	800e4a6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800e430:	2300      	movs	r3, #0
 800e432:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800e434:	683b      	ldr	r3, [r7, #0]
 800e436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e43a:	d103      	bne.n	800e444 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800e43c:	f04f 33ff 	mov.w	r3, #4294967295
 800e440:	60fb      	str	r3, [r7, #12]
 800e442:	e009      	b.n	800e458 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800e444:	683b      	ldr	r3, [r7, #0]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d006      	beq.n	800e458 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800e44a:	683b      	ldr	r3, [r7, #0]
 800e44c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d101      	bne.n	800e458 <osMutexWait+0x40>
      ticks = 1;
 800e454:	2301      	movs	r3, #1
 800e456:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800e458:	f7ff ff31 	bl	800e2be <inHandlerMode>
 800e45c:	4603      	mov	r3, r0
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d017      	beq.n	800e492 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800e462:	f107 0308 	add.w	r3, r7, #8
 800e466:	461a      	mov	r2, r3
 800e468:	2100      	movs	r1, #0
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f001 f862 	bl	800f534 <xQueueReceiveFromISR>
 800e470:	4603      	mov	r3, r0
 800e472:	2b01      	cmp	r3, #1
 800e474:	d001      	beq.n	800e47a <osMutexWait+0x62>
      return osErrorOS;
 800e476:	23ff      	movs	r3, #255	@ 0xff
 800e478:	e015      	b.n	800e4a6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800e47a:	68bb      	ldr	r3, [r7, #8]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d011      	beq.n	800e4a4 <osMutexWait+0x8c>
 800e480:	4b0b      	ldr	r3, [pc, #44]	@ (800e4b0 <osMutexWait+0x98>)
 800e482:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e486:	601a      	str	r2, [r3, #0]
 800e488:	f3bf 8f4f 	dsb	sy
 800e48c:	f3bf 8f6f 	isb	sy
 800e490:	e008      	b.n	800e4a4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800e492:	68f9      	ldr	r1, [r7, #12]
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f000 ff3d 	bl	800f314 <xQueueSemaphoreTake>
 800e49a:	4603      	mov	r3, r0
 800e49c:	2b01      	cmp	r3, #1
 800e49e:	d001      	beq.n	800e4a4 <osMutexWait+0x8c>
    return osErrorOS;
 800e4a0:	23ff      	movs	r3, #255	@ 0xff
 800e4a2:	e000      	b.n	800e4a6 <osMutexWait+0x8e>
  }
  
  return osOK;
 800e4a4:	2300      	movs	r3, #0
}
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	3710      	adds	r7, #16
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}
 800e4ae:	bf00      	nop
 800e4b0:	e000ed04 	.word	0xe000ed04

0800e4b4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b084      	sub	sp, #16
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800e4bc:	2300      	movs	r3, #0
 800e4be:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800e4c0:	2300      	movs	r3, #0
 800e4c2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800e4c4:	f7ff fefb 	bl	800e2be <inHandlerMode>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d016      	beq.n	800e4fc <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800e4ce:	f107 0308 	add.w	r3, r7, #8
 800e4d2:	4619      	mov	r1, r3
 800e4d4:	6878      	ldr	r0, [r7, #4]
 800e4d6:	f000 fdab 	bl	800f030 <xQueueGiveFromISR>
 800e4da:	4603      	mov	r3, r0
 800e4dc:	2b01      	cmp	r3, #1
 800e4de:	d001      	beq.n	800e4e4 <osMutexRelease+0x30>
      return osErrorOS;
 800e4e0:	23ff      	movs	r3, #255	@ 0xff
 800e4e2:	e017      	b.n	800e514 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d013      	beq.n	800e512 <osMutexRelease+0x5e>
 800e4ea:	4b0c      	ldr	r3, [pc, #48]	@ (800e51c <osMutexRelease+0x68>)
 800e4ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e4f0:	601a      	str	r2, [r3, #0]
 800e4f2:	f3bf 8f4f 	dsb	sy
 800e4f6:	f3bf 8f6f 	isb	sy
 800e4fa:	e00a      	b.n	800e512 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	2200      	movs	r2, #0
 800e500:	2100      	movs	r1, #0
 800e502:	6878      	ldr	r0, [r7, #4]
 800e504:	f000 fbf4 	bl	800ecf0 <xQueueGenericSend>
 800e508:	4603      	mov	r3, r0
 800e50a:	2b01      	cmp	r3, #1
 800e50c:	d001      	beq.n	800e512 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800e50e:	23ff      	movs	r3, #255	@ 0xff
 800e510:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800e512:	68fb      	ldr	r3, [r7, #12]
}
 800e514:	4618      	mov	r0, r3
 800e516:	3710      	adds	r7, #16
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}
 800e51c:	e000ed04 	.word	0xe000ed04

0800e520 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800e520:	b580      	push	{r7, lr}
 800e522:	b086      	sub	sp, #24
 800e524:	af02      	add	r7, sp, #8
 800e526:	6078      	str	r0, [r7, #4]
 800e528:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	685b      	ldr	r3, [r3, #4]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d00f      	beq.n	800e552 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800e532:	683b      	ldr	r3, [r7, #0]
 800e534:	2b01      	cmp	r3, #1
 800e536:	d10a      	bne.n	800e54e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	685b      	ldr	r3, [r3, #4]
 800e53c:	2203      	movs	r2, #3
 800e53e:	9200      	str	r2, [sp, #0]
 800e540:	2200      	movs	r2, #0
 800e542:	2100      	movs	r1, #0
 800e544:	2001      	movs	r0, #1
 800e546:	f000 faaf 	bl	800eaa8 <xQueueGenericCreateStatic>
 800e54a:	4603      	mov	r3, r0
 800e54c:	e016      	b.n	800e57c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800e54e:	2300      	movs	r3, #0
 800e550:	e014      	b.n	800e57c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	2b01      	cmp	r3, #1
 800e556:	d110      	bne.n	800e57a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800e558:	2203      	movs	r2, #3
 800e55a:	2100      	movs	r1, #0
 800e55c:	2001      	movs	r0, #1
 800e55e:	f000 fb20 	bl	800eba2 <xQueueGenericCreate>
 800e562:	60f8      	str	r0, [r7, #12]
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d005      	beq.n	800e576 <osSemaphoreCreate+0x56>
 800e56a:	2300      	movs	r3, #0
 800e56c:	2200      	movs	r2, #0
 800e56e:	2100      	movs	r1, #0
 800e570:	68f8      	ldr	r0, [r7, #12]
 800e572:	f000 fbbd 	bl	800ecf0 <xQueueGenericSend>
      return sema;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	e000      	b.n	800e57c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800e57a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800e57c:	4618      	mov	r0, r3
 800e57e:	3710      	adds	r7, #16
 800e580:	46bd      	mov	sp, r7
 800e582:	bd80      	pop	{r7, pc}

0800e584 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800e584:	b580      	push	{r7, lr}
 800e586:	b084      	sub	sp, #16
 800e588:	af00      	add	r7, sp, #0
 800e58a:	6078      	str	r0, [r7, #4]
 800e58c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800e58e:	2300      	movs	r3, #0
 800e590:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d101      	bne.n	800e59c <osSemaphoreWait+0x18>
    return osErrorParameter;
 800e598:	2380      	movs	r3, #128	@ 0x80
 800e59a:	e03a      	b.n	800e612 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800e59c:	2300      	movs	r3, #0
 800e59e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5a6:	d103      	bne.n	800e5b0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800e5a8:	f04f 33ff 	mov.w	r3, #4294967295
 800e5ac:	60fb      	str	r3, [r7, #12]
 800e5ae:	e009      	b.n	800e5c4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d006      	beq.n	800e5c4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d101      	bne.n	800e5c4 <osSemaphoreWait+0x40>
      ticks = 1;
 800e5c0:	2301      	movs	r3, #1
 800e5c2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800e5c4:	f7ff fe7b 	bl	800e2be <inHandlerMode>
 800e5c8:	4603      	mov	r3, r0
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d017      	beq.n	800e5fe <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e5ce:	f107 0308 	add.w	r3, r7, #8
 800e5d2:	461a      	mov	r2, r3
 800e5d4:	2100      	movs	r1, #0
 800e5d6:	6878      	ldr	r0, [r7, #4]
 800e5d8:	f000 ffac 	bl	800f534 <xQueueReceiveFromISR>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	2b01      	cmp	r3, #1
 800e5e0:	d001      	beq.n	800e5e6 <osSemaphoreWait+0x62>
      return osErrorOS;
 800e5e2:	23ff      	movs	r3, #255	@ 0xff
 800e5e4:	e015      	b.n	800e612 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d011      	beq.n	800e610 <osSemaphoreWait+0x8c>
 800e5ec:	4b0b      	ldr	r3, [pc, #44]	@ (800e61c <osSemaphoreWait+0x98>)
 800e5ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e5f2:	601a      	str	r2, [r3, #0]
 800e5f4:	f3bf 8f4f 	dsb	sy
 800e5f8:	f3bf 8f6f 	isb	sy
 800e5fc:	e008      	b.n	800e610 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800e5fe:	68f9      	ldr	r1, [r7, #12]
 800e600:	6878      	ldr	r0, [r7, #4]
 800e602:	f000 fe87 	bl	800f314 <xQueueSemaphoreTake>
 800e606:	4603      	mov	r3, r0
 800e608:	2b01      	cmp	r3, #1
 800e60a:	d001      	beq.n	800e610 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800e60c:	23ff      	movs	r3, #255	@ 0xff
 800e60e:	e000      	b.n	800e612 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800e610:	2300      	movs	r3, #0
}
 800e612:	4618      	mov	r0, r3
 800e614:	3710      	adds	r7, #16
 800e616:	46bd      	mov	sp, r7
 800e618:	bd80      	pop	{r7, pc}
 800e61a:	bf00      	nop
 800e61c:	e000ed04 	.word	0xe000ed04

0800e620 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800e620:	b580      	push	{r7, lr}
 800e622:	b084      	sub	sp, #16
 800e624:	af00      	add	r7, sp, #0
 800e626:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800e628:	2300      	movs	r3, #0
 800e62a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800e62c:	2300      	movs	r3, #0
 800e62e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800e630:	f7ff fe45 	bl	800e2be <inHandlerMode>
 800e634:	4603      	mov	r3, r0
 800e636:	2b00      	cmp	r3, #0
 800e638:	d016      	beq.n	800e668 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e63a:	f107 0308 	add.w	r3, r7, #8
 800e63e:	4619      	mov	r1, r3
 800e640:	6878      	ldr	r0, [r7, #4]
 800e642:	f000 fcf5 	bl	800f030 <xQueueGiveFromISR>
 800e646:	4603      	mov	r3, r0
 800e648:	2b01      	cmp	r3, #1
 800e64a:	d001      	beq.n	800e650 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800e64c:	23ff      	movs	r3, #255	@ 0xff
 800e64e:	e017      	b.n	800e680 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e650:	68bb      	ldr	r3, [r7, #8]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d013      	beq.n	800e67e <osSemaphoreRelease+0x5e>
 800e656:	4b0c      	ldr	r3, [pc, #48]	@ (800e688 <osSemaphoreRelease+0x68>)
 800e658:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e65c:	601a      	str	r2, [r3, #0]
 800e65e:	f3bf 8f4f 	dsb	sy
 800e662:	f3bf 8f6f 	isb	sy
 800e666:	e00a      	b.n	800e67e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800e668:	2300      	movs	r3, #0
 800e66a:	2200      	movs	r2, #0
 800e66c:	2100      	movs	r1, #0
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f000 fb3e 	bl	800ecf0 <xQueueGenericSend>
 800e674:	4603      	mov	r3, r0
 800e676:	2b01      	cmp	r3, #1
 800e678:	d001      	beq.n	800e67e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800e67a:	23ff      	movs	r3, #255	@ 0xff
 800e67c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800e67e:	68fb      	ldr	r3, [r7, #12]
}
 800e680:	4618      	mov	r0, r3
 800e682:	3710      	adds	r7, #16
 800e684:	46bd      	mov	sp, r7
 800e686:	bd80      	pop	{r7, pc}
 800e688:	e000ed04 	.word	0xe000ed04

0800e68c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b082      	sub	sp, #8
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800e694:	f7ff fe13 	bl	800e2be <inHandlerMode>
 800e698:	4603      	mov	r3, r0
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d001      	beq.n	800e6a2 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800e69e:	2382      	movs	r3, #130	@ 0x82
 800e6a0:	e003      	b.n	800e6aa <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800e6a2:	6878      	ldr	r0, [r7, #4]
 800e6a4:	f000 ffc8 	bl	800f638 <vQueueDelete>

  return osOK; 
 800e6a8:	2300      	movs	r3, #0
}
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	3708      	adds	r7, #8
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}

0800e6b2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800e6b2:	b590      	push	{r4, r7, lr}
 800e6b4:	b085      	sub	sp, #20
 800e6b6:	af02      	add	r7, sp, #8
 800e6b8:	6078      	str	r0, [r7, #4]
 800e6ba:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	689b      	ldr	r3, [r3, #8]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d011      	beq.n	800e6e8 <osMessageCreate+0x36>
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	68db      	ldr	r3, [r3, #12]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d00d      	beq.n	800e6e8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	6818      	ldr	r0, [r3, #0]
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	6859      	ldr	r1, [r3, #4]
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	689a      	ldr	r2, [r3, #8]
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	68db      	ldr	r3, [r3, #12]
 800e6dc:	2400      	movs	r4, #0
 800e6de:	9400      	str	r4, [sp, #0]
 800e6e0:	f000 f9e2 	bl	800eaa8 <xQueueGenericCreateStatic>
 800e6e4:	4603      	mov	r3, r0
 800e6e6:	e008      	b.n	800e6fa <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	6818      	ldr	r0, [r3, #0]
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	685b      	ldr	r3, [r3, #4]
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	f000 fa55 	bl	800eba2 <xQueueGenericCreate>
 800e6f8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800e6fa:	4618      	mov	r0, r3
 800e6fc:	370c      	adds	r7, #12
 800e6fe:	46bd      	mov	sp, r7
 800e700:	bd90      	pop	{r4, r7, pc}
	...

0800e704 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800e704:	b580      	push	{r7, lr}
 800e706:	b086      	sub	sp, #24
 800e708:	af00      	add	r7, sp, #0
 800e70a:	60f8      	str	r0, [r7, #12]
 800e70c:	60b9      	str	r1, [r7, #8]
 800e70e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800e710:	2300      	movs	r3, #0
 800e712:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800e718:	697b      	ldr	r3, [r7, #20]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d101      	bne.n	800e722 <osMessagePut+0x1e>
    ticks = 1;
 800e71e:	2301      	movs	r3, #1
 800e720:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800e722:	f7ff fdcc 	bl	800e2be <inHandlerMode>
 800e726:	4603      	mov	r3, r0
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d018      	beq.n	800e75e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800e72c:	f107 0210 	add.w	r2, r7, #16
 800e730:	f107 0108 	add.w	r1, r7, #8
 800e734:	2300      	movs	r3, #0
 800e736:	68f8      	ldr	r0, [r7, #12]
 800e738:	f000 fbdc 	bl	800eef4 <xQueueGenericSendFromISR>
 800e73c:	4603      	mov	r3, r0
 800e73e:	2b01      	cmp	r3, #1
 800e740:	d001      	beq.n	800e746 <osMessagePut+0x42>
      return osErrorOS;
 800e742:	23ff      	movs	r3, #255	@ 0xff
 800e744:	e018      	b.n	800e778 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e746:	693b      	ldr	r3, [r7, #16]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d014      	beq.n	800e776 <osMessagePut+0x72>
 800e74c:	4b0c      	ldr	r3, [pc, #48]	@ (800e780 <osMessagePut+0x7c>)
 800e74e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e752:	601a      	str	r2, [r3, #0]
 800e754:	f3bf 8f4f 	dsb	sy
 800e758:	f3bf 8f6f 	isb	sy
 800e75c:	e00b      	b.n	800e776 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800e75e:	f107 0108 	add.w	r1, r7, #8
 800e762:	2300      	movs	r3, #0
 800e764:	697a      	ldr	r2, [r7, #20]
 800e766:	68f8      	ldr	r0, [r7, #12]
 800e768:	f000 fac2 	bl	800ecf0 <xQueueGenericSend>
 800e76c:	4603      	mov	r3, r0
 800e76e:	2b01      	cmp	r3, #1
 800e770:	d001      	beq.n	800e776 <osMessagePut+0x72>
      return osErrorOS;
 800e772:	23ff      	movs	r3, #255	@ 0xff
 800e774:	e000      	b.n	800e778 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800e776:	2300      	movs	r3, #0
}
 800e778:	4618      	mov	r0, r3
 800e77a:	3718      	adds	r7, #24
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}
 800e780:	e000ed04 	.word	0xe000ed04

0800e784 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800e784:	b590      	push	{r4, r7, lr}
 800e786:	b08b      	sub	sp, #44	@ 0x2c
 800e788:	af00      	add	r7, sp, #0
 800e78a:	60f8      	str	r0, [r7, #12]
 800e78c:	60b9      	str	r1, [r7, #8]
 800e78e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800e790:	68bb      	ldr	r3, [r7, #8]
 800e792:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800e794:	2300      	movs	r3, #0
 800e796:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d10a      	bne.n	800e7b4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800e79e:	2380      	movs	r3, #128	@ 0x80
 800e7a0:	617b      	str	r3, [r7, #20]
    return event;
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	461c      	mov	r4, r3
 800e7a6:	f107 0314 	add.w	r3, r7, #20
 800e7aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e7ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e7b2:	e054      	b.n	800e85e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7c2:	d103      	bne.n	800e7cc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800e7c4:	f04f 33ff 	mov.w	r3, #4294967295
 800e7c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800e7ca:	e009      	b.n	800e7e0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d006      	beq.n	800e7e0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800e7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d101      	bne.n	800e7e0 <osMessageGet+0x5c>
      ticks = 1;
 800e7dc:	2301      	movs	r3, #1
 800e7de:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800e7e0:	f7ff fd6d 	bl	800e2be <inHandlerMode>
 800e7e4:	4603      	mov	r3, r0
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d01c      	beq.n	800e824 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800e7ea:	f107 0220 	add.w	r2, r7, #32
 800e7ee:	f107 0314 	add.w	r3, r7, #20
 800e7f2:	3304      	adds	r3, #4
 800e7f4:	4619      	mov	r1, r3
 800e7f6:	68b8      	ldr	r0, [r7, #8]
 800e7f8:	f000 fe9c 	bl	800f534 <xQueueReceiveFromISR>
 800e7fc:	4603      	mov	r3, r0
 800e7fe:	2b01      	cmp	r3, #1
 800e800:	d102      	bne.n	800e808 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800e802:	2310      	movs	r3, #16
 800e804:	617b      	str	r3, [r7, #20]
 800e806:	e001      	b.n	800e80c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800e808:	2300      	movs	r3, #0
 800e80a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e80c:	6a3b      	ldr	r3, [r7, #32]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d01d      	beq.n	800e84e <osMessageGet+0xca>
 800e812:	4b15      	ldr	r3, [pc, #84]	@ (800e868 <osMessageGet+0xe4>)
 800e814:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e818:	601a      	str	r2, [r3, #0]
 800e81a:	f3bf 8f4f 	dsb	sy
 800e81e:	f3bf 8f6f 	isb	sy
 800e822:	e014      	b.n	800e84e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800e824:	f107 0314 	add.w	r3, r7, #20
 800e828:	3304      	adds	r3, #4
 800e82a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e82c:	4619      	mov	r1, r3
 800e82e:	68b8      	ldr	r0, [r7, #8]
 800e830:	f000 fc8e 	bl	800f150 <xQueueReceive>
 800e834:	4603      	mov	r3, r0
 800e836:	2b01      	cmp	r3, #1
 800e838:	d102      	bne.n	800e840 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800e83a:	2310      	movs	r3, #16
 800e83c:	617b      	str	r3, [r7, #20]
 800e83e:	e006      	b.n	800e84e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800e840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e842:	2b00      	cmp	r3, #0
 800e844:	d101      	bne.n	800e84a <osMessageGet+0xc6>
 800e846:	2300      	movs	r3, #0
 800e848:	e000      	b.n	800e84c <osMessageGet+0xc8>
 800e84a:	2340      	movs	r3, #64	@ 0x40
 800e84c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	461c      	mov	r4, r3
 800e852:	f107 0314 	add.w	r3, r7, #20
 800e856:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e85a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800e85e:	68f8      	ldr	r0, [r7, #12]
 800e860:	372c      	adds	r7, #44	@ 0x2c
 800e862:	46bd      	mov	sp, r7
 800e864:	bd90      	pop	{r4, r7, pc}
 800e866:	bf00      	nop
 800e868:	e000ed04 	.word	0xe000ed04

0800e86c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e86c:	b480      	push	{r7}
 800e86e:	b083      	sub	sp, #12
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	f103 0208 	add.w	r2, r3, #8
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	f04f 32ff 	mov.w	r2, #4294967295
 800e884:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	f103 0208 	add.w	r2, r3, #8
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	f103 0208 	add.w	r2, r3, #8
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	2200      	movs	r2, #0
 800e89e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e8a0:	bf00      	nop
 800e8a2:	370c      	adds	r7, #12
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8aa:	4770      	bx	lr

0800e8ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e8ac:	b480      	push	{r7}
 800e8ae:	b083      	sub	sp, #12
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2200      	movs	r2, #0
 800e8b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e8ba:	bf00      	nop
 800e8bc:	370c      	adds	r7, #12
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c4:	4770      	bx	lr

0800e8c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e8c6:	b480      	push	{r7}
 800e8c8:	b085      	sub	sp, #20
 800e8ca:	af00      	add	r7, sp, #0
 800e8cc:	6078      	str	r0, [r7, #4]
 800e8ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	685b      	ldr	r3, [r3, #4]
 800e8d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e8d6:	683b      	ldr	r3, [r7, #0]
 800e8d8:	68fa      	ldr	r2, [r7, #12]
 800e8da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	689a      	ldr	r2, [r3, #8]
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	689b      	ldr	r3, [r3, #8]
 800e8e8:	683a      	ldr	r2, [r7, #0]
 800e8ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	683a      	ldr	r2, [r7, #0]
 800e8f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e8f2:	683b      	ldr	r3, [r7, #0]
 800e8f4:	687a      	ldr	r2, [r7, #4]
 800e8f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	1c5a      	adds	r2, r3, #1
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	601a      	str	r2, [r3, #0]
}
 800e902:	bf00      	nop
 800e904:	3714      	adds	r7, #20
 800e906:	46bd      	mov	sp, r7
 800e908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e90c:	4770      	bx	lr

0800e90e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e90e:	b480      	push	{r7}
 800e910:	b085      	sub	sp, #20
 800e912:	af00      	add	r7, sp, #0
 800e914:	6078      	str	r0, [r7, #4]
 800e916:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e91e:	68bb      	ldr	r3, [r7, #8]
 800e920:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e924:	d103      	bne.n	800e92e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	691b      	ldr	r3, [r3, #16]
 800e92a:	60fb      	str	r3, [r7, #12]
 800e92c:	e00c      	b.n	800e948 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	3308      	adds	r3, #8
 800e932:	60fb      	str	r3, [r7, #12]
 800e934:	e002      	b.n	800e93c <vListInsert+0x2e>
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	685b      	ldr	r3, [r3, #4]
 800e93a:	60fb      	str	r3, [r7, #12]
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	685b      	ldr	r3, [r3, #4]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	68ba      	ldr	r2, [r7, #8]
 800e944:	429a      	cmp	r2, r3
 800e946:	d2f6      	bcs.n	800e936 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	685a      	ldr	r2, [r3, #4]
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	685b      	ldr	r3, [r3, #4]
 800e954:	683a      	ldr	r2, [r7, #0]
 800e956:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e958:	683b      	ldr	r3, [r7, #0]
 800e95a:	68fa      	ldr	r2, [r7, #12]
 800e95c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	683a      	ldr	r2, [r7, #0]
 800e962:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e964:	683b      	ldr	r3, [r7, #0]
 800e966:	687a      	ldr	r2, [r7, #4]
 800e968:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	1c5a      	adds	r2, r3, #1
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	601a      	str	r2, [r3, #0]
}
 800e974:	bf00      	nop
 800e976:	3714      	adds	r7, #20
 800e978:	46bd      	mov	sp, r7
 800e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97e:	4770      	bx	lr

0800e980 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e980:	b480      	push	{r7}
 800e982:	b085      	sub	sp, #20
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	691b      	ldr	r3, [r3, #16]
 800e98c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	685b      	ldr	r3, [r3, #4]
 800e992:	687a      	ldr	r2, [r7, #4]
 800e994:	6892      	ldr	r2, [r2, #8]
 800e996:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	689b      	ldr	r3, [r3, #8]
 800e99c:	687a      	ldr	r2, [r7, #4]
 800e99e:	6852      	ldr	r2, [r2, #4]
 800e9a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	685b      	ldr	r3, [r3, #4]
 800e9a6:	687a      	ldr	r2, [r7, #4]
 800e9a8:	429a      	cmp	r2, r3
 800e9aa:	d103      	bne.n	800e9b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	689a      	ldr	r2, [r3, #8]
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	2200      	movs	r2, #0
 800e9b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	1e5a      	subs	r2, r3, #1
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	681b      	ldr	r3, [r3, #0]
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3714      	adds	r7, #20
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr

0800e9d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b084      	sub	sp, #16
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
 800e9dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d10b      	bne.n	800ea00 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e9e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9ec:	f383 8811 	msr	BASEPRI, r3
 800e9f0:	f3bf 8f6f 	isb	sy
 800e9f4:	f3bf 8f4f 	dsb	sy
 800e9f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e9fa:	bf00      	nop
 800e9fc:	bf00      	nop
 800e9fe:	e7fd      	b.n	800e9fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ea00:	f002 f8e2 	bl	8010bc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	681a      	ldr	r2, [r3, #0]
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea0c:	68f9      	ldr	r1, [r7, #12]
 800ea0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ea10:	fb01 f303 	mul.w	r3, r1, r3
 800ea14:	441a      	add	r2, r3
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	681a      	ldr	r2, [r3, #0]
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	681a      	ldr	r2, [r3, #0]
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea30:	3b01      	subs	r3, #1
 800ea32:	68f9      	ldr	r1, [r7, #12]
 800ea34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ea36:	fb01 f303 	mul.w	r3, r1, r3
 800ea3a:	441a      	add	r2, r3
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	22ff      	movs	r2, #255	@ 0xff
 800ea44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	22ff      	movs	r2, #255	@ 0xff
 800ea4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ea50:	683b      	ldr	r3, [r7, #0]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d114      	bne.n	800ea80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	691b      	ldr	r3, [r3, #16]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d01a      	beq.n	800ea94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	3310      	adds	r3, #16
 800ea62:	4618      	mov	r0, r3
 800ea64:	f001 fb98 	bl	8010198 <xTaskRemoveFromEventList>
 800ea68:	4603      	mov	r3, r0
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d012      	beq.n	800ea94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ea6e:	4b0d      	ldr	r3, [pc, #52]	@ (800eaa4 <xQueueGenericReset+0xd0>)
 800ea70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea74:	601a      	str	r2, [r3, #0]
 800ea76:	f3bf 8f4f 	dsb	sy
 800ea7a:	f3bf 8f6f 	isb	sy
 800ea7e:	e009      	b.n	800ea94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	3310      	adds	r3, #16
 800ea84:	4618      	mov	r0, r3
 800ea86:	f7ff fef1 	bl	800e86c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	3324      	adds	r3, #36	@ 0x24
 800ea8e:	4618      	mov	r0, r3
 800ea90:	f7ff feec 	bl	800e86c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ea94:	f002 f8ca 	bl	8010c2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ea98:	2301      	movs	r3, #1
}
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	3710      	adds	r7, #16
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	bd80      	pop	{r7, pc}
 800eaa2:	bf00      	nop
 800eaa4:	e000ed04 	.word	0xe000ed04

0800eaa8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b08e      	sub	sp, #56	@ 0x38
 800eaac:	af02      	add	r7, sp, #8
 800eaae:	60f8      	str	r0, [r7, #12]
 800eab0:	60b9      	str	r1, [r7, #8]
 800eab2:	607a      	str	r2, [r7, #4]
 800eab4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d10b      	bne.n	800ead4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800eabc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eac0:	f383 8811 	msr	BASEPRI, r3
 800eac4:	f3bf 8f6f 	isb	sy
 800eac8:	f3bf 8f4f 	dsb	sy
 800eacc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800eace:	bf00      	nop
 800ead0:	bf00      	nop
 800ead2:	e7fd      	b.n	800ead0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d10b      	bne.n	800eaf2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800eada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eade:	f383 8811 	msr	BASEPRI, r3
 800eae2:	f3bf 8f6f 	isb	sy
 800eae6:	f3bf 8f4f 	dsb	sy
 800eaea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800eaec:	bf00      	nop
 800eaee:	bf00      	nop
 800eaf0:	e7fd      	b.n	800eaee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d002      	beq.n	800eafe <xQueueGenericCreateStatic+0x56>
 800eaf8:	68bb      	ldr	r3, [r7, #8]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d001      	beq.n	800eb02 <xQueueGenericCreateStatic+0x5a>
 800eafe:	2301      	movs	r3, #1
 800eb00:	e000      	b.n	800eb04 <xQueueGenericCreateStatic+0x5c>
 800eb02:	2300      	movs	r3, #0
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d10b      	bne.n	800eb20 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800eb08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb0c:	f383 8811 	msr	BASEPRI, r3
 800eb10:	f3bf 8f6f 	isb	sy
 800eb14:	f3bf 8f4f 	dsb	sy
 800eb18:	623b      	str	r3, [r7, #32]
}
 800eb1a:	bf00      	nop
 800eb1c:	bf00      	nop
 800eb1e:	e7fd      	b.n	800eb1c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d102      	bne.n	800eb2c <xQueueGenericCreateStatic+0x84>
 800eb26:	68bb      	ldr	r3, [r7, #8]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d101      	bne.n	800eb30 <xQueueGenericCreateStatic+0x88>
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	e000      	b.n	800eb32 <xQueueGenericCreateStatic+0x8a>
 800eb30:	2300      	movs	r3, #0
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d10b      	bne.n	800eb4e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800eb36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb3a:	f383 8811 	msr	BASEPRI, r3
 800eb3e:	f3bf 8f6f 	isb	sy
 800eb42:	f3bf 8f4f 	dsb	sy
 800eb46:	61fb      	str	r3, [r7, #28]
}
 800eb48:	bf00      	nop
 800eb4a:	bf00      	nop
 800eb4c:	e7fd      	b.n	800eb4a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800eb4e:	2348      	movs	r3, #72	@ 0x48
 800eb50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800eb52:	697b      	ldr	r3, [r7, #20]
 800eb54:	2b48      	cmp	r3, #72	@ 0x48
 800eb56:	d00b      	beq.n	800eb70 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800eb58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb5c:	f383 8811 	msr	BASEPRI, r3
 800eb60:	f3bf 8f6f 	isb	sy
 800eb64:	f3bf 8f4f 	dsb	sy
 800eb68:	61bb      	str	r3, [r7, #24]
}
 800eb6a:	bf00      	nop
 800eb6c:	bf00      	nop
 800eb6e:	e7fd      	b.n	800eb6c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800eb70:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800eb76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d00d      	beq.n	800eb98 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800eb7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb7e:	2201      	movs	r2, #1
 800eb80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eb84:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800eb88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb8a:	9300      	str	r3, [sp, #0]
 800eb8c:	4613      	mov	r3, r2
 800eb8e:	687a      	ldr	r2, [r7, #4]
 800eb90:	68b9      	ldr	r1, [r7, #8]
 800eb92:	68f8      	ldr	r0, [r7, #12]
 800eb94:	f000 f840 	bl	800ec18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800eb98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	3730      	adds	r7, #48	@ 0x30
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	bd80      	pop	{r7, pc}

0800eba2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800eba2:	b580      	push	{r7, lr}
 800eba4:	b08a      	sub	sp, #40	@ 0x28
 800eba6:	af02      	add	r7, sp, #8
 800eba8:	60f8      	str	r0, [r7, #12]
 800ebaa:	60b9      	str	r1, [r7, #8]
 800ebac:	4613      	mov	r3, r2
 800ebae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d10b      	bne.n	800ebce <xQueueGenericCreate+0x2c>
	__asm volatile
 800ebb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebba:	f383 8811 	msr	BASEPRI, r3
 800ebbe:	f3bf 8f6f 	isb	sy
 800ebc2:	f3bf 8f4f 	dsb	sy
 800ebc6:	613b      	str	r3, [r7, #16]
}
 800ebc8:	bf00      	nop
 800ebca:	bf00      	nop
 800ebcc:	e7fd      	b.n	800ebca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	68ba      	ldr	r2, [r7, #8]
 800ebd2:	fb02 f303 	mul.w	r3, r2, r3
 800ebd6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ebd8:	69fb      	ldr	r3, [r7, #28]
 800ebda:	3348      	adds	r3, #72	@ 0x48
 800ebdc:	4618      	mov	r0, r3
 800ebde:	f002 f915 	bl	8010e0c <pvPortMalloc>
 800ebe2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ebe4:	69bb      	ldr	r3, [r7, #24]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d011      	beq.n	800ec0e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ebea:	69bb      	ldr	r3, [r7, #24]
 800ebec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ebee:	697b      	ldr	r3, [r7, #20]
 800ebf0:	3348      	adds	r3, #72	@ 0x48
 800ebf2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ebf4:	69bb      	ldr	r3, [r7, #24]
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ebfc:	79fa      	ldrb	r2, [r7, #7]
 800ebfe:	69bb      	ldr	r3, [r7, #24]
 800ec00:	9300      	str	r3, [sp, #0]
 800ec02:	4613      	mov	r3, r2
 800ec04:	697a      	ldr	r2, [r7, #20]
 800ec06:	68b9      	ldr	r1, [r7, #8]
 800ec08:	68f8      	ldr	r0, [r7, #12]
 800ec0a:	f000 f805 	bl	800ec18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ec0e:	69bb      	ldr	r3, [r7, #24]
	}
 800ec10:	4618      	mov	r0, r3
 800ec12:	3720      	adds	r7, #32
 800ec14:	46bd      	mov	sp, r7
 800ec16:	bd80      	pop	{r7, pc}

0800ec18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b084      	sub	sp, #16
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	60f8      	str	r0, [r7, #12]
 800ec20:	60b9      	str	r1, [r7, #8]
 800ec22:	607a      	str	r2, [r7, #4]
 800ec24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ec26:	68bb      	ldr	r3, [r7, #8]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d103      	bne.n	800ec34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ec2c:	69bb      	ldr	r3, [r7, #24]
 800ec2e:	69ba      	ldr	r2, [r7, #24]
 800ec30:	601a      	str	r2, [r3, #0]
 800ec32:	e002      	b.n	800ec3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ec34:	69bb      	ldr	r3, [r7, #24]
 800ec36:	687a      	ldr	r2, [r7, #4]
 800ec38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ec3a:	69bb      	ldr	r3, [r7, #24]
 800ec3c:	68fa      	ldr	r2, [r7, #12]
 800ec3e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ec40:	69bb      	ldr	r3, [r7, #24]
 800ec42:	68ba      	ldr	r2, [r7, #8]
 800ec44:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ec46:	2101      	movs	r1, #1
 800ec48:	69b8      	ldr	r0, [r7, #24]
 800ec4a:	f7ff fec3 	bl	800e9d4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ec4e:	bf00      	nop
 800ec50:	3710      	adds	r7, #16
 800ec52:	46bd      	mov	sp, r7
 800ec54:	bd80      	pop	{r7, pc}

0800ec56 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ec56:	b580      	push	{r7, lr}
 800ec58:	b082      	sub	sp, #8
 800ec5a:	af00      	add	r7, sp, #0
 800ec5c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d00e      	beq.n	800ec82 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2200      	movs	r2, #0
 800ec68:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	2200      	movs	r2, #0
 800ec74:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ec76:	2300      	movs	r3, #0
 800ec78:	2200      	movs	r2, #0
 800ec7a:	2100      	movs	r1, #0
 800ec7c:	6878      	ldr	r0, [r7, #4]
 800ec7e:	f000 f837 	bl	800ecf0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ec82:	bf00      	nop
 800ec84:	3708      	adds	r7, #8
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}

0800ec8a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ec8a:	b580      	push	{r7, lr}
 800ec8c:	b086      	sub	sp, #24
 800ec8e:	af00      	add	r7, sp, #0
 800ec90:	4603      	mov	r3, r0
 800ec92:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ec94:	2301      	movs	r3, #1
 800ec96:	617b      	str	r3, [r7, #20]
 800ec98:	2300      	movs	r3, #0
 800ec9a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ec9c:	79fb      	ldrb	r3, [r7, #7]
 800ec9e:	461a      	mov	r2, r3
 800eca0:	6939      	ldr	r1, [r7, #16]
 800eca2:	6978      	ldr	r0, [r7, #20]
 800eca4:	f7ff ff7d 	bl	800eba2 <xQueueGenericCreate>
 800eca8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ecaa:	68f8      	ldr	r0, [r7, #12]
 800ecac:	f7ff ffd3 	bl	800ec56 <prvInitialiseMutex>

		return xNewQueue;
 800ecb0:	68fb      	ldr	r3, [r7, #12]
	}
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	3718      	adds	r7, #24
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	bd80      	pop	{r7, pc}

0800ecba <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ecba:	b580      	push	{r7, lr}
 800ecbc:	b088      	sub	sp, #32
 800ecbe:	af02      	add	r7, sp, #8
 800ecc0:	4603      	mov	r3, r0
 800ecc2:	6039      	str	r1, [r7, #0]
 800ecc4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ecc6:	2301      	movs	r3, #1
 800ecc8:	617b      	str	r3, [r7, #20]
 800ecca:	2300      	movs	r3, #0
 800eccc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800ecce:	79fb      	ldrb	r3, [r7, #7]
 800ecd0:	9300      	str	r3, [sp, #0]
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	6939      	ldr	r1, [r7, #16]
 800ecd8:	6978      	ldr	r0, [r7, #20]
 800ecda:	f7ff fee5 	bl	800eaa8 <xQueueGenericCreateStatic>
 800ecde:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ece0:	68f8      	ldr	r0, [r7, #12]
 800ece2:	f7ff ffb8 	bl	800ec56 <prvInitialiseMutex>

		return xNewQueue;
 800ece6:	68fb      	ldr	r3, [r7, #12]
	}
 800ece8:	4618      	mov	r0, r3
 800ecea:	3718      	adds	r7, #24
 800ecec:	46bd      	mov	sp, r7
 800ecee:	bd80      	pop	{r7, pc}

0800ecf0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b08e      	sub	sp, #56	@ 0x38
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	60f8      	str	r0, [r7, #12]
 800ecf8:	60b9      	str	r1, [r7, #8]
 800ecfa:	607a      	str	r2, [r7, #4]
 800ecfc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ed06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d10b      	bne.n	800ed24 <xQueueGenericSend+0x34>
	__asm volatile
 800ed0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed10:	f383 8811 	msr	BASEPRI, r3
 800ed14:	f3bf 8f6f 	isb	sy
 800ed18:	f3bf 8f4f 	dsb	sy
 800ed1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ed1e:	bf00      	nop
 800ed20:	bf00      	nop
 800ed22:	e7fd      	b.n	800ed20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d103      	bne.n	800ed32 <xQueueGenericSend+0x42>
 800ed2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d101      	bne.n	800ed36 <xQueueGenericSend+0x46>
 800ed32:	2301      	movs	r3, #1
 800ed34:	e000      	b.n	800ed38 <xQueueGenericSend+0x48>
 800ed36:	2300      	movs	r3, #0
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d10b      	bne.n	800ed54 <xQueueGenericSend+0x64>
	__asm volatile
 800ed3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed40:	f383 8811 	msr	BASEPRI, r3
 800ed44:	f3bf 8f6f 	isb	sy
 800ed48:	f3bf 8f4f 	dsb	sy
 800ed4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ed4e:	bf00      	nop
 800ed50:	bf00      	nop
 800ed52:	e7fd      	b.n	800ed50 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	2b02      	cmp	r3, #2
 800ed58:	d103      	bne.n	800ed62 <xQueueGenericSend+0x72>
 800ed5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed5e:	2b01      	cmp	r3, #1
 800ed60:	d101      	bne.n	800ed66 <xQueueGenericSend+0x76>
 800ed62:	2301      	movs	r3, #1
 800ed64:	e000      	b.n	800ed68 <xQueueGenericSend+0x78>
 800ed66:	2300      	movs	r3, #0
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d10b      	bne.n	800ed84 <xQueueGenericSend+0x94>
	__asm volatile
 800ed6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed70:	f383 8811 	msr	BASEPRI, r3
 800ed74:	f3bf 8f6f 	isb	sy
 800ed78:	f3bf 8f4f 	dsb	sy
 800ed7c:	623b      	str	r3, [r7, #32]
}
 800ed7e:	bf00      	nop
 800ed80:	bf00      	nop
 800ed82:	e7fd      	b.n	800ed80 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ed84:	f001 fbc8 	bl	8010518 <xTaskGetSchedulerState>
 800ed88:	4603      	mov	r3, r0
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d102      	bne.n	800ed94 <xQueueGenericSend+0xa4>
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d101      	bne.n	800ed98 <xQueueGenericSend+0xa8>
 800ed94:	2301      	movs	r3, #1
 800ed96:	e000      	b.n	800ed9a <xQueueGenericSend+0xaa>
 800ed98:	2300      	movs	r3, #0
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d10b      	bne.n	800edb6 <xQueueGenericSend+0xc6>
	__asm volatile
 800ed9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eda2:	f383 8811 	msr	BASEPRI, r3
 800eda6:	f3bf 8f6f 	isb	sy
 800edaa:	f3bf 8f4f 	dsb	sy
 800edae:	61fb      	str	r3, [r7, #28]
}
 800edb0:	bf00      	nop
 800edb2:	bf00      	nop
 800edb4:	e7fd      	b.n	800edb2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800edb6:	f001 ff07 	bl	8010bc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800edba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800edbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edc2:	429a      	cmp	r2, r3
 800edc4:	d302      	bcc.n	800edcc <xQueueGenericSend+0xdc>
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	2b02      	cmp	r3, #2
 800edca:	d129      	bne.n	800ee20 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800edcc:	683a      	ldr	r2, [r7, #0]
 800edce:	68b9      	ldr	r1, [r7, #8]
 800edd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800edd2:	f000 fc6d 	bl	800f6b0 <prvCopyDataToQueue>
 800edd6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800edd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d010      	beq.n	800ee02 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ede0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ede2:	3324      	adds	r3, #36	@ 0x24
 800ede4:	4618      	mov	r0, r3
 800ede6:	f001 f9d7 	bl	8010198 <xTaskRemoveFromEventList>
 800edea:	4603      	mov	r3, r0
 800edec:	2b00      	cmp	r3, #0
 800edee:	d013      	beq.n	800ee18 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800edf0:	4b3f      	ldr	r3, [pc, #252]	@ (800eef0 <xQueueGenericSend+0x200>)
 800edf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800edf6:	601a      	str	r2, [r3, #0]
 800edf8:	f3bf 8f4f 	dsb	sy
 800edfc:	f3bf 8f6f 	isb	sy
 800ee00:	e00a      	b.n	800ee18 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ee02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d007      	beq.n	800ee18 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ee08:	4b39      	ldr	r3, [pc, #228]	@ (800eef0 <xQueueGenericSend+0x200>)
 800ee0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee0e:	601a      	str	r2, [r3, #0]
 800ee10:	f3bf 8f4f 	dsb	sy
 800ee14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ee18:	f001 ff08 	bl	8010c2c <vPortExitCritical>
				return pdPASS;
 800ee1c:	2301      	movs	r3, #1
 800ee1e:	e063      	b.n	800eee8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d103      	bne.n	800ee2e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ee26:	f001 ff01 	bl	8010c2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	e05c      	b.n	800eee8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ee2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d106      	bne.n	800ee42 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ee34:	f107 0314 	add.w	r3, r7, #20
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f001 fa11 	bl	8010260 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ee3e:	2301      	movs	r3, #1
 800ee40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ee42:	f001 fef3 	bl	8010c2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ee46:	f000 ff9d 	bl	800fd84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ee4a:	f001 febd 	bl	8010bc8 <vPortEnterCritical>
 800ee4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ee54:	b25b      	sxtb	r3, r3
 800ee56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee5a:	d103      	bne.n	800ee64 <xQueueGenericSend+0x174>
 800ee5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee5e:	2200      	movs	r2, #0
 800ee60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ee6a:	b25b      	sxtb	r3, r3
 800ee6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee70:	d103      	bne.n	800ee7a <xQueueGenericSend+0x18a>
 800ee72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee74:	2200      	movs	r2, #0
 800ee76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ee7a:	f001 fed7 	bl	8010c2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ee7e:	1d3a      	adds	r2, r7, #4
 800ee80:	f107 0314 	add.w	r3, r7, #20
 800ee84:	4611      	mov	r1, r2
 800ee86:	4618      	mov	r0, r3
 800ee88:	f001 fa00 	bl	801028c <xTaskCheckForTimeOut>
 800ee8c:	4603      	mov	r3, r0
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d124      	bne.n	800eedc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ee92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ee94:	f000 fd04 	bl	800f8a0 <prvIsQueueFull>
 800ee98:	4603      	mov	r3, r0
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d018      	beq.n	800eed0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ee9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eea0:	3310      	adds	r3, #16
 800eea2:	687a      	ldr	r2, [r7, #4]
 800eea4:	4611      	mov	r1, r2
 800eea6:	4618      	mov	r0, r3
 800eea8:	f001 f950 	bl	801014c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800eeac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eeae:	f000 fc8f 	bl	800f7d0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800eeb2:	f000 ff75 	bl	800fda0 <xTaskResumeAll>
 800eeb6:	4603      	mov	r3, r0
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	f47f af7c 	bne.w	800edb6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800eebe:	4b0c      	ldr	r3, [pc, #48]	@ (800eef0 <xQueueGenericSend+0x200>)
 800eec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eec4:	601a      	str	r2, [r3, #0]
 800eec6:	f3bf 8f4f 	dsb	sy
 800eeca:	f3bf 8f6f 	isb	sy
 800eece:	e772      	b.n	800edb6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800eed0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eed2:	f000 fc7d 	bl	800f7d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800eed6:	f000 ff63 	bl	800fda0 <xTaskResumeAll>
 800eeda:	e76c      	b.n	800edb6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800eedc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eede:	f000 fc77 	bl	800f7d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800eee2:	f000 ff5d 	bl	800fda0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800eee6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800eee8:	4618      	mov	r0, r3
 800eeea:	3738      	adds	r7, #56	@ 0x38
 800eeec:	46bd      	mov	sp, r7
 800eeee:	bd80      	pop	{r7, pc}
 800eef0:	e000ed04 	.word	0xe000ed04

0800eef4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b090      	sub	sp, #64	@ 0x40
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	60f8      	str	r0, [r7, #12]
 800eefc:	60b9      	str	r1, [r7, #8]
 800eefe:	607a      	str	r2, [r7, #4]
 800ef00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ef06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d10b      	bne.n	800ef24 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ef0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef10:	f383 8811 	msr	BASEPRI, r3
 800ef14:	f3bf 8f6f 	isb	sy
 800ef18:	f3bf 8f4f 	dsb	sy
 800ef1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ef1e:	bf00      	nop
 800ef20:	bf00      	nop
 800ef22:	e7fd      	b.n	800ef20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ef24:	68bb      	ldr	r3, [r7, #8]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d103      	bne.n	800ef32 <xQueueGenericSendFromISR+0x3e>
 800ef2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d101      	bne.n	800ef36 <xQueueGenericSendFromISR+0x42>
 800ef32:	2301      	movs	r3, #1
 800ef34:	e000      	b.n	800ef38 <xQueueGenericSendFromISR+0x44>
 800ef36:	2300      	movs	r3, #0
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d10b      	bne.n	800ef54 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ef3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef40:	f383 8811 	msr	BASEPRI, r3
 800ef44:	f3bf 8f6f 	isb	sy
 800ef48:	f3bf 8f4f 	dsb	sy
 800ef4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ef4e:	bf00      	nop
 800ef50:	bf00      	nop
 800ef52:	e7fd      	b.n	800ef50 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ef54:	683b      	ldr	r3, [r7, #0]
 800ef56:	2b02      	cmp	r3, #2
 800ef58:	d103      	bne.n	800ef62 <xQueueGenericSendFromISR+0x6e>
 800ef5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ef5e:	2b01      	cmp	r3, #1
 800ef60:	d101      	bne.n	800ef66 <xQueueGenericSendFromISR+0x72>
 800ef62:	2301      	movs	r3, #1
 800ef64:	e000      	b.n	800ef68 <xQueueGenericSendFromISR+0x74>
 800ef66:	2300      	movs	r3, #0
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d10b      	bne.n	800ef84 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ef6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef70:	f383 8811 	msr	BASEPRI, r3
 800ef74:	f3bf 8f6f 	isb	sy
 800ef78:	f3bf 8f4f 	dsb	sy
 800ef7c:	623b      	str	r3, [r7, #32]
}
 800ef7e:	bf00      	nop
 800ef80:	bf00      	nop
 800ef82:	e7fd      	b.n	800ef80 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ef84:	f001 ff00 	bl	8010d88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ef88:	f3ef 8211 	mrs	r2, BASEPRI
 800ef8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef90:	f383 8811 	msr	BASEPRI, r3
 800ef94:	f3bf 8f6f 	isb	sy
 800ef98:	f3bf 8f4f 	dsb	sy
 800ef9c:	61fa      	str	r2, [r7, #28]
 800ef9e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800efa0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800efa2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800efa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efa6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800efa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800efac:	429a      	cmp	r2, r3
 800efae:	d302      	bcc.n	800efb6 <xQueueGenericSendFromISR+0xc2>
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	2b02      	cmp	r3, #2
 800efb4:	d12f      	bne.n	800f016 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800efb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800efbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800efc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800efc6:	683a      	ldr	r2, [r7, #0]
 800efc8:	68b9      	ldr	r1, [r7, #8]
 800efca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800efcc:	f000 fb70 	bl	800f6b0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800efd0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800efd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efd8:	d112      	bne.n	800f000 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800efda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d016      	beq.n	800f010 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800efe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efe4:	3324      	adds	r3, #36	@ 0x24
 800efe6:	4618      	mov	r0, r3
 800efe8:	f001 f8d6 	bl	8010198 <xTaskRemoveFromEventList>
 800efec:	4603      	mov	r3, r0
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d00e      	beq.n	800f010 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d00b      	beq.n	800f010 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2201      	movs	r2, #1
 800effc:	601a      	str	r2, [r3, #0]
 800effe:	e007      	b.n	800f010 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f000:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f004:	3301      	adds	r3, #1
 800f006:	b2db      	uxtb	r3, r3
 800f008:	b25a      	sxtb	r2, r3
 800f00a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f00c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f010:	2301      	movs	r3, #1
 800f012:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f014:	e001      	b.n	800f01a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f016:	2300      	movs	r3, #0
 800f018:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f01a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f01c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f024:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f028:	4618      	mov	r0, r3
 800f02a:	3740      	adds	r7, #64	@ 0x40
 800f02c:	46bd      	mov	sp, r7
 800f02e:	bd80      	pop	{r7, pc}

0800f030 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f030:	b580      	push	{r7, lr}
 800f032:	b08e      	sub	sp, #56	@ 0x38
 800f034:	af00      	add	r7, sp, #0
 800f036:	6078      	str	r0, [r7, #4]
 800f038:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800f03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f040:	2b00      	cmp	r3, #0
 800f042:	d10b      	bne.n	800f05c <xQueueGiveFromISR+0x2c>
	__asm volatile
 800f044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f048:	f383 8811 	msr	BASEPRI, r3
 800f04c:	f3bf 8f6f 	isb	sy
 800f050:	f3bf 8f4f 	dsb	sy
 800f054:	623b      	str	r3, [r7, #32]
}
 800f056:	bf00      	nop
 800f058:	bf00      	nop
 800f05a:	e7fd      	b.n	800f058 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f05e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f060:	2b00      	cmp	r3, #0
 800f062:	d00b      	beq.n	800f07c <xQueueGiveFromISR+0x4c>
	__asm volatile
 800f064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f068:	f383 8811 	msr	BASEPRI, r3
 800f06c:	f3bf 8f6f 	isb	sy
 800f070:	f3bf 8f4f 	dsb	sy
 800f074:	61fb      	str	r3, [r7, #28]
}
 800f076:	bf00      	nop
 800f078:	bf00      	nop
 800f07a:	e7fd      	b.n	800f078 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800f07c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	2b00      	cmp	r3, #0
 800f082:	d103      	bne.n	800f08c <xQueueGiveFromISR+0x5c>
 800f084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f086:	689b      	ldr	r3, [r3, #8]
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d101      	bne.n	800f090 <xQueueGiveFromISR+0x60>
 800f08c:	2301      	movs	r3, #1
 800f08e:	e000      	b.n	800f092 <xQueueGiveFromISR+0x62>
 800f090:	2300      	movs	r3, #0
 800f092:	2b00      	cmp	r3, #0
 800f094:	d10b      	bne.n	800f0ae <xQueueGiveFromISR+0x7e>
	__asm volatile
 800f096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f09a:	f383 8811 	msr	BASEPRI, r3
 800f09e:	f3bf 8f6f 	isb	sy
 800f0a2:	f3bf 8f4f 	dsb	sy
 800f0a6:	61bb      	str	r3, [r7, #24]
}
 800f0a8:	bf00      	nop
 800f0aa:	bf00      	nop
 800f0ac:	e7fd      	b.n	800f0aa <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f0ae:	f001 fe6b 	bl	8010d88 <vPortValidateInterruptPriority>
	__asm volatile
 800f0b2:	f3ef 8211 	mrs	r2, BASEPRI
 800f0b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0ba:	f383 8811 	msr	BASEPRI, r3
 800f0be:	f3bf 8f6f 	isb	sy
 800f0c2:	f3bf 8f4f 	dsb	sy
 800f0c6:	617a      	str	r2, [r7, #20]
 800f0c8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800f0ca:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f0cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0d2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800f0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f0d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f0da:	429a      	cmp	r2, r3
 800f0dc:	d22b      	bcs.n	800f136 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f0e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f0e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0ea:	1c5a      	adds	r2, r3, #1
 800f0ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0ee:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f0f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f0f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0f8:	d112      	bne.n	800f120 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d016      	beq.n	800f130 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f104:	3324      	adds	r3, #36	@ 0x24
 800f106:	4618      	mov	r0, r3
 800f108:	f001 f846 	bl	8010198 <xTaskRemoveFromEventList>
 800f10c:	4603      	mov	r3, r0
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d00e      	beq.n	800f130 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f112:	683b      	ldr	r3, [r7, #0]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d00b      	beq.n	800f130 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f118:	683b      	ldr	r3, [r7, #0]
 800f11a:	2201      	movs	r2, #1
 800f11c:	601a      	str	r2, [r3, #0]
 800f11e:	e007      	b.n	800f130 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f120:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f124:	3301      	adds	r3, #1
 800f126:	b2db      	uxtb	r3, r3
 800f128:	b25a      	sxtb	r2, r3
 800f12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f12c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f130:	2301      	movs	r3, #1
 800f132:	637b      	str	r3, [r7, #52]	@ 0x34
 800f134:	e001      	b.n	800f13a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f136:	2300      	movs	r3, #0
 800f138:	637b      	str	r3, [r7, #52]	@ 0x34
 800f13a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f13c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	f383 8811 	msr	BASEPRI, r3
}
 800f144:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f148:	4618      	mov	r0, r3
 800f14a:	3738      	adds	r7, #56	@ 0x38
 800f14c:	46bd      	mov	sp, r7
 800f14e:	bd80      	pop	{r7, pc}

0800f150 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f150:	b580      	push	{r7, lr}
 800f152:	b08c      	sub	sp, #48	@ 0x30
 800f154:	af00      	add	r7, sp, #0
 800f156:	60f8      	str	r0, [r7, #12]
 800f158:	60b9      	str	r1, [r7, #8]
 800f15a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f15c:	2300      	movs	r3, #0
 800f15e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f166:	2b00      	cmp	r3, #0
 800f168:	d10b      	bne.n	800f182 <xQueueReceive+0x32>
	__asm volatile
 800f16a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f16e:	f383 8811 	msr	BASEPRI, r3
 800f172:	f3bf 8f6f 	isb	sy
 800f176:	f3bf 8f4f 	dsb	sy
 800f17a:	623b      	str	r3, [r7, #32]
}
 800f17c:	bf00      	nop
 800f17e:	bf00      	nop
 800f180:	e7fd      	b.n	800f17e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f182:	68bb      	ldr	r3, [r7, #8]
 800f184:	2b00      	cmp	r3, #0
 800f186:	d103      	bne.n	800f190 <xQueueReceive+0x40>
 800f188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f18a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d101      	bne.n	800f194 <xQueueReceive+0x44>
 800f190:	2301      	movs	r3, #1
 800f192:	e000      	b.n	800f196 <xQueueReceive+0x46>
 800f194:	2300      	movs	r3, #0
 800f196:	2b00      	cmp	r3, #0
 800f198:	d10b      	bne.n	800f1b2 <xQueueReceive+0x62>
	__asm volatile
 800f19a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f19e:	f383 8811 	msr	BASEPRI, r3
 800f1a2:	f3bf 8f6f 	isb	sy
 800f1a6:	f3bf 8f4f 	dsb	sy
 800f1aa:	61fb      	str	r3, [r7, #28]
}
 800f1ac:	bf00      	nop
 800f1ae:	bf00      	nop
 800f1b0:	e7fd      	b.n	800f1ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f1b2:	f001 f9b1 	bl	8010518 <xTaskGetSchedulerState>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d102      	bne.n	800f1c2 <xQueueReceive+0x72>
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d101      	bne.n	800f1c6 <xQueueReceive+0x76>
 800f1c2:	2301      	movs	r3, #1
 800f1c4:	e000      	b.n	800f1c8 <xQueueReceive+0x78>
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d10b      	bne.n	800f1e4 <xQueueReceive+0x94>
	__asm volatile
 800f1cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1d0:	f383 8811 	msr	BASEPRI, r3
 800f1d4:	f3bf 8f6f 	isb	sy
 800f1d8:	f3bf 8f4f 	dsb	sy
 800f1dc:	61bb      	str	r3, [r7, #24]
}
 800f1de:	bf00      	nop
 800f1e0:	bf00      	nop
 800f1e2:	e7fd      	b.n	800f1e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f1e4:	f001 fcf0 	bl	8010bc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f1e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d01f      	beq.n	800f234 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f1f4:	68b9      	ldr	r1, [r7, #8]
 800f1f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f1f8:	f000 fac4 	bl	800f784 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1fe:	1e5a      	subs	r2, r3, #1
 800f200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f202:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f206:	691b      	ldr	r3, [r3, #16]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d00f      	beq.n	800f22c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f20c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f20e:	3310      	adds	r3, #16
 800f210:	4618      	mov	r0, r3
 800f212:	f000 ffc1 	bl	8010198 <xTaskRemoveFromEventList>
 800f216:	4603      	mov	r3, r0
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d007      	beq.n	800f22c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f21c:	4b3c      	ldr	r3, [pc, #240]	@ (800f310 <xQueueReceive+0x1c0>)
 800f21e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f222:	601a      	str	r2, [r3, #0]
 800f224:	f3bf 8f4f 	dsb	sy
 800f228:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f22c:	f001 fcfe 	bl	8010c2c <vPortExitCritical>
				return pdPASS;
 800f230:	2301      	movs	r3, #1
 800f232:	e069      	b.n	800f308 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d103      	bne.n	800f242 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f23a:	f001 fcf7 	bl	8010c2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f23e:	2300      	movs	r3, #0
 800f240:	e062      	b.n	800f308 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f244:	2b00      	cmp	r3, #0
 800f246:	d106      	bne.n	800f256 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f248:	f107 0310 	add.w	r3, r7, #16
 800f24c:	4618      	mov	r0, r3
 800f24e:	f001 f807 	bl	8010260 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f252:	2301      	movs	r3, #1
 800f254:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f256:	f001 fce9 	bl	8010c2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f25a:	f000 fd93 	bl	800fd84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f25e:	f001 fcb3 	bl	8010bc8 <vPortEnterCritical>
 800f262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f264:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f268:	b25b      	sxtb	r3, r3
 800f26a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f26e:	d103      	bne.n	800f278 <xQueueReceive+0x128>
 800f270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f272:	2200      	movs	r2, #0
 800f274:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f27a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f27e:	b25b      	sxtb	r3, r3
 800f280:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f284:	d103      	bne.n	800f28e <xQueueReceive+0x13e>
 800f286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f288:	2200      	movs	r2, #0
 800f28a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f28e:	f001 fccd 	bl	8010c2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f292:	1d3a      	adds	r2, r7, #4
 800f294:	f107 0310 	add.w	r3, r7, #16
 800f298:	4611      	mov	r1, r2
 800f29a:	4618      	mov	r0, r3
 800f29c:	f000 fff6 	bl	801028c <xTaskCheckForTimeOut>
 800f2a0:	4603      	mov	r3, r0
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d123      	bne.n	800f2ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f2a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2a8:	f000 fae4 	bl	800f874 <prvIsQueueEmpty>
 800f2ac:	4603      	mov	r3, r0
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d017      	beq.n	800f2e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f2b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2b4:	3324      	adds	r3, #36	@ 0x24
 800f2b6:	687a      	ldr	r2, [r7, #4]
 800f2b8:	4611      	mov	r1, r2
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	f000 ff46 	bl	801014c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f2c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2c2:	f000 fa85 	bl	800f7d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f2c6:	f000 fd6b 	bl	800fda0 <xTaskResumeAll>
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d189      	bne.n	800f1e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f2d0:	4b0f      	ldr	r3, [pc, #60]	@ (800f310 <xQueueReceive+0x1c0>)
 800f2d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f2d6:	601a      	str	r2, [r3, #0]
 800f2d8:	f3bf 8f4f 	dsb	sy
 800f2dc:	f3bf 8f6f 	isb	sy
 800f2e0:	e780      	b.n	800f1e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f2e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2e4:	f000 fa74 	bl	800f7d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f2e8:	f000 fd5a 	bl	800fda0 <xTaskResumeAll>
 800f2ec:	e77a      	b.n	800f1e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f2ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2f0:	f000 fa6e 	bl	800f7d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f2f4:	f000 fd54 	bl	800fda0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f2f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2fa:	f000 fabb 	bl	800f874 <prvIsQueueEmpty>
 800f2fe:	4603      	mov	r3, r0
 800f300:	2b00      	cmp	r3, #0
 800f302:	f43f af6f 	beq.w	800f1e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f306:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f308:	4618      	mov	r0, r3
 800f30a:	3730      	adds	r7, #48	@ 0x30
 800f30c:	46bd      	mov	sp, r7
 800f30e:	bd80      	pop	{r7, pc}
 800f310:	e000ed04 	.word	0xe000ed04

0800f314 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b08e      	sub	sp, #56	@ 0x38
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
 800f31c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f31e:	2300      	movs	r3, #0
 800f320:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f326:	2300      	movs	r3, #0
 800f328:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d10b      	bne.n	800f348 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800f330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f334:	f383 8811 	msr	BASEPRI, r3
 800f338:	f3bf 8f6f 	isb	sy
 800f33c:	f3bf 8f4f 	dsb	sy
 800f340:	623b      	str	r3, [r7, #32]
}
 800f342:	bf00      	nop
 800f344:	bf00      	nop
 800f346:	e7fd      	b.n	800f344 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f34a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d00b      	beq.n	800f368 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800f350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f354:	f383 8811 	msr	BASEPRI, r3
 800f358:	f3bf 8f6f 	isb	sy
 800f35c:	f3bf 8f4f 	dsb	sy
 800f360:	61fb      	str	r3, [r7, #28]
}
 800f362:	bf00      	nop
 800f364:	bf00      	nop
 800f366:	e7fd      	b.n	800f364 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f368:	f001 f8d6 	bl	8010518 <xTaskGetSchedulerState>
 800f36c:	4603      	mov	r3, r0
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d102      	bne.n	800f378 <xQueueSemaphoreTake+0x64>
 800f372:	683b      	ldr	r3, [r7, #0]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d101      	bne.n	800f37c <xQueueSemaphoreTake+0x68>
 800f378:	2301      	movs	r3, #1
 800f37a:	e000      	b.n	800f37e <xQueueSemaphoreTake+0x6a>
 800f37c:	2300      	movs	r3, #0
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d10b      	bne.n	800f39a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800f382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f386:	f383 8811 	msr	BASEPRI, r3
 800f38a:	f3bf 8f6f 	isb	sy
 800f38e:	f3bf 8f4f 	dsb	sy
 800f392:	61bb      	str	r3, [r7, #24]
}
 800f394:	bf00      	nop
 800f396:	bf00      	nop
 800f398:	e7fd      	b.n	800f396 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f39a:	f001 fc15 	bl	8010bc8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f39e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3a2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d024      	beq.n	800f3f4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f3aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3ac:	1e5a      	subs	r2, r3, #1
 800f3ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3b0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f3b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d104      	bne.n	800f3c4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f3ba:	f001 fa59 	bl	8010870 <pvTaskIncrementMutexHeldCount>
 800f3be:	4602      	mov	r2, r0
 800f3c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3c2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f3c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3c6:	691b      	ldr	r3, [r3, #16]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d00f      	beq.n	800f3ec <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f3cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3ce:	3310      	adds	r3, #16
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	f000 fee1 	bl	8010198 <xTaskRemoveFromEventList>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d007      	beq.n	800f3ec <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f3dc:	4b54      	ldr	r3, [pc, #336]	@ (800f530 <xQueueSemaphoreTake+0x21c>)
 800f3de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3e2:	601a      	str	r2, [r3, #0]
 800f3e4:	f3bf 8f4f 	dsb	sy
 800f3e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f3ec:	f001 fc1e 	bl	8010c2c <vPortExitCritical>
				return pdPASS;
 800f3f0:	2301      	movs	r3, #1
 800f3f2:	e098      	b.n	800f526 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f3f4:	683b      	ldr	r3, [r7, #0]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d112      	bne.n	800f420 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f3fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d00b      	beq.n	800f418 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800f400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f404:	f383 8811 	msr	BASEPRI, r3
 800f408:	f3bf 8f6f 	isb	sy
 800f40c:	f3bf 8f4f 	dsb	sy
 800f410:	617b      	str	r3, [r7, #20]
}
 800f412:	bf00      	nop
 800f414:	bf00      	nop
 800f416:	e7fd      	b.n	800f414 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f418:	f001 fc08 	bl	8010c2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f41c:	2300      	movs	r3, #0
 800f41e:	e082      	b.n	800f526 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f422:	2b00      	cmp	r3, #0
 800f424:	d106      	bne.n	800f434 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f426:	f107 030c 	add.w	r3, r7, #12
 800f42a:	4618      	mov	r0, r3
 800f42c:	f000 ff18 	bl	8010260 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f430:	2301      	movs	r3, #1
 800f432:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f434:	f001 fbfa 	bl	8010c2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f438:	f000 fca4 	bl	800fd84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f43c:	f001 fbc4 	bl	8010bc8 <vPortEnterCritical>
 800f440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f442:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f446:	b25b      	sxtb	r3, r3
 800f448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f44c:	d103      	bne.n	800f456 <xQueueSemaphoreTake+0x142>
 800f44e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f450:	2200      	movs	r2, #0
 800f452:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f458:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f45c:	b25b      	sxtb	r3, r3
 800f45e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f462:	d103      	bne.n	800f46c <xQueueSemaphoreTake+0x158>
 800f464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f466:	2200      	movs	r2, #0
 800f468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f46c:	f001 fbde 	bl	8010c2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f470:	463a      	mov	r2, r7
 800f472:	f107 030c 	add.w	r3, r7, #12
 800f476:	4611      	mov	r1, r2
 800f478:	4618      	mov	r0, r3
 800f47a:	f000 ff07 	bl	801028c <xTaskCheckForTimeOut>
 800f47e:	4603      	mov	r3, r0
 800f480:	2b00      	cmp	r3, #0
 800f482:	d132      	bne.n	800f4ea <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f484:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f486:	f000 f9f5 	bl	800f874 <prvIsQueueEmpty>
 800f48a:	4603      	mov	r3, r0
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d026      	beq.n	800f4de <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d109      	bne.n	800f4ac <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800f498:	f001 fb96 	bl	8010bc8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f49c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f49e:	689b      	ldr	r3, [r3, #8]
 800f4a0:	4618      	mov	r0, r3
 800f4a2:	f001 f857 	bl	8010554 <xTaskPriorityInherit>
 800f4a6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f4a8:	f001 fbc0 	bl	8010c2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f4ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ae:	3324      	adds	r3, #36	@ 0x24
 800f4b0:	683a      	ldr	r2, [r7, #0]
 800f4b2:	4611      	mov	r1, r2
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	f000 fe49 	bl	801014c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f4ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f4bc:	f000 f988 	bl	800f7d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f4c0:	f000 fc6e 	bl	800fda0 <xTaskResumeAll>
 800f4c4:	4603      	mov	r3, r0
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	f47f af67 	bne.w	800f39a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800f4cc:	4b18      	ldr	r3, [pc, #96]	@ (800f530 <xQueueSemaphoreTake+0x21c>)
 800f4ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f4d2:	601a      	str	r2, [r3, #0]
 800f4d4:	f3bf 8f4f 	dsb	sy
 800f4d8:	f3bf 8f6f 	isb	sy
 800f4dc:	e75d      	b.n	800f39a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f4de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f4e0:	f000 f976 	bl	800f7d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f4e4:	f000 fc5c 	bl	800fda0 <xTaskResumeAll>
 800f4e8:	e757      	b.n	800f39a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f4ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f4ec:	f000 f970 	bl	800f7d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f4f0:	f000 fc56 	bl	800fda0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f4f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f4f6:	f000 f9bd 	bl	800f874 <prvIsQueueEmpty>
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	f43f af4c 	beq.w	800f39a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f504:	2b00      	cmp	r3, #0
 800f506:	d00d      	beq.n	800f524 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800f508:	f001 fb5e 	bl	8010bc8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f50c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f50e:	f000 f8b7 	bl	800f680 <prvGetDisinheritPriorityAfterTimeout>
 800f512:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f516:	689b      	ldr	r3, [r3, #8]
 800f518:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f51a:	4618      	mov	r0, r3
 800f51c:	f001 f918 	bl	8010750 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f520:	f001 fb84 	bl	8010c2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f524:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f526:	4618      	mov	r0, r3
 800f528:	3738      	adds	r7, #56	@ 0x38
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bd80      	pop	{r7, pc}
 800f52e:	bf00      	nop
 800f530:	e000ed04 	.word	0xe000ed04

0800f534 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f534:	b580      	push	{r7, lr}
 800f536:	b08e      	sub	sp, #56	@ 0x38
 800f538:	af00      	add	r7, sp, #0
 800f53a:	60f8      	str	r0, [r7, #12]
 800f53c:	60b9      	str	r1, [r7, #8]
 800f53e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f546:	2b00      	cmp	r3, #0
 800f548:	d10b      	bne.n	800f562 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800f54a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f54e:	f383 8811 	msr	BASEPRI, r3
 800f552:	f3bf 8f6f 	isb	sy
 800f556:	f3bf 8f4f 	dsb	sy
 800f55a:	623b      	str	r3, [r7, #32]
}
 800f55c:	bf00      	nop
 800f55e:	bf00      	nop
 800f560:	e7fd      	b.n	800f55e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f562:	68bb      	ldr	r3, [r7, #8]
 800f564:	2b00      	cmp	r3, #0
 800f566:	d103      	bne.n	800f570 <xQueueReceiveFromISR+0x3c>
 800f568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f56a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d101      	bne.n	800f574 <xQueueReceiveFromISR+0x40>
 800f570:	2301      	movs	r3, #1
 800f572:	e000      	b.n	800f576 <xQueueReceiveFromISR+0x42>
 800f574:	2300      	movs	r3, #0
 800f576:	2b00      	cmp	r3, #0
 800f578:	d10b      	bne.n	800f592 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800f57a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f57e:	f383 8811 	msr	BASEPRI, r3
 800f582:	f3bf 8f6f 	isb	sy
 800f586:	f3bf 8f4f 	dsb	sy
 800f58a:	61fb      	str	r3, [r7, #28]
}
 800f58c:	bf00      	nop
 800f58e:	bf00      	nop
 800f590:	e7fd      	b.n	800f58e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f592:	f001 fbf9 	bl	8010d88 <vPortValidateInterruptPriority>
	__asm volatile
 800f596:	f3ef 8211 	mrs	r2, BASEPRI
 800f59a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f59e:	f383 8811 	msr	BASEPRI, r3
 800f5a2:	f3bf 8f6f 	isb	sy
 800f5a6:	f3bf 8f4f 	dsb	sy
 800f5aa:	61ba      	str	r2, [r7, #24]
 800f5ac:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f5ae:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f5b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5b6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f5b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d02f      	beq.n	800f61e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f5be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f5c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f5c8:	68b9      	ldr	r1, [r7, #8]
 800f5ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f5cc:	f000 f8da 	bl	800f784 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5d2:	1e5a      	subs	r2, r3, #1
 800f5d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5d6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f5d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f5dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5e0:	d112      	bne.n	800f608 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f5e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5e4:	691b      	ldr	r3, [r3, #16]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d016      	beq.n	800f618 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ec:	3310      	adds	r3, #16
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	f000 fdd2 	bl	8010198 <xTaskRemoveFromEventList>
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d00e      	beq.n	800f618 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d00b      	beq.n	800f618 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	2201      	movs	r2, #1
 800f604:	601a      	str	r2, [r3, #0]
 800f606:	e007      	b.n	800f618 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f608:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f60c:	3301      	adds	r3, #1
 800f60e:	b2db      	uxtb	r3, r3
 800f610:	b25a      	sxtb	r2, r3
 800f612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800f618:	2301      	movs	r3, #1
 800f61a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f61c:	e001      	b.n	800f622 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800f61e:	2300      	movs	r3, #0
 800f620:	637b      	str	r3, [r7, #52]	@ 0x34
 800f622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f624:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f626:	693b      	ldr	r3, [r7, #16]
 800f628:	f383 8811 	msr	BASEPRI, r3
}
 800f62c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f62e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f630:	4618      	mov	r0, r3
 800f632:	3738      	adds	r7, #56	@ 0x38
 800f634:	46bd      	mov	sp, r7
 800f636:	bd80      	pop	{r7, pc}

0800f638 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b084      	sub	sp, #16
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d10b      	bne.n	800f662 <vQueueDelete+0x2a>
	__asm volatile
 800f64a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f64e:	f383 8811 	msr	BASEPRI, r3
 800f652:	f3bf 8f6f 	isb	sy
 800f656:	f3bf 8f4f 	dsb	sy
 800f65a:	60bb      	str	r3, [r7, #8]
}
 800f65c:	bf00      	nop
 800f65e:	bf00      	nop
 800f660:	e7fd      	b.n	800f65e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800f662:	68f8      	ldr	r0, [r7, #12]
 800f664:	f000 f934 	bl	800f8d0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d102      	bne.n	800f678 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800f672:	68f8      	ldr	r0, [r7, #12]
 800f674:	f001 fc98 	bl	8010fa8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800f678:	bf00      	nop
 800f67a:	3710      	adds	r7, #16
 800f67c:	46bd      	mov	sp, r7
 800f67e:	bd80      	pop	{r7, pc}

0800f680 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f680:	b480      	push	{r7}
 800f682:	b085      	sub	sp, #20
 800f684:	af00      	add	r7, sp, #0
 800f686:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d006      	beq.n	800f69e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	f1c3 0307 	rsb	r3, r3, #7
 800f69a:	60fb      	str	r3, [r7, #12]
 800f69c:	e001      	b.n	800f6a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f69e:	2300      	movs	r3, #0
 800f6a0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
	}
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	3714      	adds	r7, #20
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ae:	4770      	bx	lr

0800f6b0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b086      	sub	sp, #24
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	60f8      	str	r0, [r7, #12]
 800f6b8:	60b9      	str	r1, [r7, #8]
 800f6ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f6bc:	2300      	movs	r3, #0
 800f6be:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6c4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d10d      	bne.n	800f6ea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d14d      	bne.n	800f772 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	689b      	ldr	r3, [r3, #8]
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f000 ffb0 	bl	8010640 <xTaskPriorityDisinherit>
 800f6e0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	609a      	str	r2, [r3, #8]
 800f6e8:	e043      	b.n	800f772 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d119      	bne.n	800f724 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	6858      	ldr	r0, [r3, #4]
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6f8:	461a      	mov	r2, r3
 800f6fa:	68b9      	ldr	r1, [r7, #8]
 800f6fc:	f002 f851 	bl	80117a2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	685a      	ldr	r2, [r3, #4]
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f708:	441a      	add	r2, r3
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	685a      	ldr	r2, [r3, #4]
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	689b      	ldr	r3, [r3, #8]
 800f716:	429a      	cmp	r2, r3
 800f718:	d32b      	bcc.n	800f772 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	681a      	ldr	r2, [r3, #0]
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	605a      	str	r2, [r3, #4]
 800f722:	e026      	b.n	800f772 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	68d8      	ldr	r0, [r3, #12]
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f72c:	461a      	mov	r2, r3
 800f72e:	68b9      	ldr	r1, [r7, #8]
 800f730:	f002 f837 	bl	80117a2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	68da      	ldr	r2, [r3, #12]
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f73c:	425b      	negs	r3, r3
 800f73e:	441a      	add	r2, r3
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	68da      	ldr	r2, [r3, #12]
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	429a      	cmp	r2, r3
 800f74e:	d207      	bcs.n	800f760 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	689a      	ldr	r2, [r3, #8]
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f758:	425b      	negs	r3, r3
 800f75a:	441a      	add	r2, r3
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	2b02      	cmp	r3, #2
 800f764:	d105      	bne.n	800f772 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f766:	693b      	ldr	r3, [r7, #16]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d002      	beq.n	800f772 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f76c:	693b      	ldr	r3, [r7, #16]
 800f76e:	3b01      	subs	r3, #1
 800f770:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f772:	693b      	ldr	r3, [r7, #16]
 800f774:	1c5a      	adds	r2, r3, #1
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f77a:	697b      	ldr	r3, [r7, #20]
}
 800f77c:	4618      	mov	r0, r3
 800f77e:	3718      	adds	r7, #24
 800f780:	46bd      	mov	sp, r7
 800f782:	bd80      	pop	{r7, pc}

0800f784 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b082      	sub	sp, #8
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
 800f78c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f792:	2b00      	cmp	r3, #0
 800f794:	d018      	beq.n	800f7c8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	68da      	ldr	r2, [r3, #12]
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f79e:	441a      	add	r2, r3
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	68da      	ldr	r2, [r3, #12]
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	689b      	ldr	r3, [r3, #8]
 800f7ac:	429a      	cmp	r2, r3
 800f7ae:	d303      	bcc.n	800f7b8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	681a      	ldr	r2, [r3, #0]
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	68d9      	ldr	r1, [r3, #12]
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7c0:	461a      	mov	r2, r3
 800f7c2:	6838      	ldr	r0, [r7, #0]
 800f7c4:	f001 ffed 	bl	80117a2 <memcpy>
	}
}
 800f7c8:	bf00      	nop
 800f7ca:	3708      	adds	r7, #8
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}

0800f7d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b084      	sub	sp, #16
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f7d8:	f001 f9f6 	bl	8010bc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f7e2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f7e4:	e011      	b.n	800f80a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d012      	beq.n	800f814 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	3324      	adds	r3, #36	@ 0x24
 800f7f2:	4618      	mov	r0, r3
 800f7f4:	f000 fcd0 	bl	8010198 <xTaskRemoveFromEventList>
 800f7f8:	4603      	mov	r3, r0
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d001      	beq.n	800f802 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f7fe:	f000 fda9 	bl	8010354 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f802:	7bfb      	ldrb	r3, [r7, #15]
 800f804:	3b01      	subs	r3, #1
 800f806:	b2db      	uxtb	r3, r3
 800f808:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f80a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f80e:	2b00      	cmp	r3, #0
 800f810:	dce9      	bgt.n	800f7e6 <prvUnlockQueue+0x16>
 800f812:	e000      	b.n	800f816 <prvUnlockQueue+0x46>
					break;
 800f814:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	22ff      	movs	r2, #255	@ 0xff
 800f81a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f81e:	f001 fa05 	bl	8010c2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f822:	f001 f9d1 	bl	8010bc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f82c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f82e:	e011      	b.n	800f854 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	691b      	ldr	r3, [r3, #16]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d012      	beq.n	800f85e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	3310      	adds	r3, #16
 800f83c:	4618      	mov	r0, r3
 800f83e:	f000 fcab 	bl	8010198 <xTaskRemoveFromEventList>
 800f842:	4603      	mov	r3, r0
 800f844:	2b00      	cmp	r3, #0
 800f846:	d001      	beq.n	800f84c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f848:	f000 fd84 	bl	8010354 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f84c:	7bbb      	ldrb	r3, [r7, #14]
 800f84e:	3b01      	subs	r3, #1
 800f850:	b2db      	uxtb	r3, r3
 800f852:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f854:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	dce9      	bgt.n	800f830 <prvUnlockQueue+0x60>
 800f85c:	e000      	b.n	800f860 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f85e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	22ff      	movs	r2, #255	@ 0xff
 800f864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f868:	f001 f9e0 	bl	8010c2c <vPortExitCritical>
}
 800f86c:	bf00      	nop
 800f86e:	3710      	adds	r7, #16
 800f870:	46bd      	mov	sp, r7
 800f872:	bd80      	pop	{r7, pc}

0800f874 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b084      	sub	sp, #16
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f87c:	f001 f9a4 	bl	8010bc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f884:	2b00      	cmp	r3, #0
 800f886:	d102      	bne.n	800f88e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f888:	2301      	movs	r3, #1
 800f88a:	60fb      	str	r3, [r7, #12]
 800f88c:	e001      	b.n	800f892 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f88e:	2300      	movs	r3, #0
 800f890:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f892:	f001 f9cb 	bl	8010c2c <vPortExitCritical>

	return xReturn;
 800f896:	68fb      	ldr	r3, [r7, #12]
}
 800f898:	4618      	mov	r0, r3
 800f89a:	3710      	adds	r7, #16
 800f89c:	46bd      	mov	sp, r7
 800f89e:	bd80      	pop	{r7, pc}

0800f8a0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f8a0:	b580      	push	{r7, lr}
 800f8a2:	b084      	sub	sp, #16
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f8a8:	f001 f98e 	bl	8010bc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8b4:	429a      	cmp	r2, r3
 800f8b6:	d102      	bne.n	800f8be <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f8b8:	2301      	movs	r3, #1
 800f8ba:	60fb      	str	r3, [r7, #12]
 800f8bc:	e001      	b.n	800f8c2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f8be:	2300      	movs	r3, #0
 800f8c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f8c2:	f001 f9b3 	bl	8010c2c <vPortExitCritical>

	return xReturn;
 800f8c6:	68fb      	ldr	r3, [r7, #12]
}
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	3710      	adds	r7, #16
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	bd80      	pop	{r7, pc}

0800f8d0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800f8d0:	b480      	push	{r7}
 800f8d2:	b085      	sub	sp, #20
 800f8d4:	af00      	add	r7, sp, #0
 800f8d6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f8d8:	2300      	movs	r3, #0
 800f8da:	60fb      	str	r3, [r7, #12]
 800f8dc:	e016      	b.n	800f90c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800f8de:	4a10      	ldr	r2, [pc, #64]	@ (800f920 <vQueueUnregisterQueue+0x50>)
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	00db      	lsls	r3, r3, #3
 800f8e4:	4413      	add	r3, r2
 800f8e6:	685b      	ldr	r3, [r3, #4]
 800f8e8:	687a      	ldr	r2, [r7, #4]
 800f8ea:	429a      	cmp	r2, r3
 800f8ec:	d10b      	bne.n	800f906 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800f8ee:	4a0c      	ldr	r2, [pc, #48]	@ (800f920 <vQueueUnregisterQueue+0x50>)
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	2100      	movs	r1, #0
 800f8f4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800f8f8:	4a09      	ldr	r2, [pc, #36]	@ (800f920 <vQueueUnregisterQueue+0x50>)
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	00db      	lsls	r3, r3, #3
 800f8fe:	4413      	add	r3, r2
 800f900:	2200      	movs	r2, #0
 800f902:	605a      	str	r2, [r3, #4]
				break;
 800f904:	e006      	b.n	800f914 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	3301      	adds	r3, #1
 800f90a:	60fb      	str	r3, [r7, #12]
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	2b07      	cmp	r3, #7
 800f910:	d9e5      	bls.n	800f8de <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f912:	bf00      	nop
 800f914:	bf00      	nop
 800f916:	3714      	adds	r7, #20
 800f918:	46bd      	mov	sp, r7
 800f91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f91e:	4770      	bx	lr
 800f920:	200008b8 	.word	0x200008b8

0800f924 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f924:	b580      	push	{r7, lr}
 800f926:	b08e      	sub	sp, #56	@ 0x38
 800f928:	af04      	add	r7, sp, #16
 800f92a:	60f8      	str	r0, [r7, #12]
 800f92c:	60b9      	str	r1, [r7, #8]
 800f92e:	607a      	str	r2, [r7, #4]
 800f930:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f934:	2b00      	cmp	r3, #0
 800f936:	d10b      	bne.n	800f950 <xTaskCreateStatic+0x2c>
	__asm volatile
 800f938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f93c:	f383 8811 	msr	BASEPRI, r3
 800f940:	f3bf 8f6f 	isb	sy
 800f944:	f3bf 8f4f 	dsb	sy
 800f948:	623b      	str	r3, [r7, #32]
}
 800f94a:	bf00      	nop
 800f94c:	bf00      	nop
 800f94e:	e7fd      	b.n	800f94c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f952:	2b00      	cmp	r3, #0
 800f954:	d10b      	bne.n	800f96e <xTaskCreateStatic+0x4a>
	__asm volatile
 800f956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f95a:	f383 8811 	msr	BASEPRI, r3
 800f95e:	f3bf 8f6f 	isb	sy
 800f962:	f3bf 8f4f 	dsb	sy
 800f966:	61fb      	str	r3, [r7, #28]
}
 800f968:	bf00      	nop
 800f96a:	bf00      	nop
 800f96c:	e7fd      	b.n	800f96a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f96e:	2354      	movs	r3, #84	@ 0x54
 800f970:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f972:	693b      	ldr	r3, [r7, #16]
 800f974:	2b54      	cmp	r3, #84	@ 0x54
 800f976:	d00b      	beq.n	800f990 <xTaskCreateStatic+0x6c>
	__asm volatile
 800f978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f97c:	f383 8811 	msr	BASEPRI, r3
 800f980:	f3bf 8f6f 	isb	sy
 800f984:	f3bf 8f4f 	dsb	sy
 800f988:	61bb      	str	r3, [r7, #24]
}
 800f98a:	bf00      	nop
 800f98c:	bf00      	nop
 800f98e:	e7fd      	b.n	800f98c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f990:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f994:	2b00      	cmp	r3, #0
 800f996:	d01e      	beq.n	800f9d6 <xTaskCreateStatic+0xb2>
 800f998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d01b      	beq.n	800f9d6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f99e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f9a6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9aa:	2202      	movs	r2, #2
 800f9ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	9303      	str	r3, [sp, #12]
 800f9b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9b6:	9302      	str	r3, [sp, #8]
 800f9b8:	f107 0314 	add.w	r3, r7, #20
 800f9bc:	9301      	str	r3, [sp, #4]
 800f9be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9c0:	9300      	str	r3, [sp, #0]
 800f9c2:	683b      	ldr	r3, [r7, #0]
 800f9c4:	687a      	ldr	r2, [r7, #4]
 800f9c6:	68b9      	ldr	r1, [r7, #8]
 800f9c8:	68f8      	ldr	r0, [r7, #12]
 800f9ca:	f000 f850 	bl	800fa6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f9ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f9d0:	f000 f8d6 	bl	800fb80 <prvAddNewTaskToReadyList>
 800f9d4:	e001      	b.n	800f9da <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f9da:	697b      	ldr	r3, [r7, #20]
	}
 800f9dc:	4618      	mov	r0, r3
 800f9de:	3728      	adds	r7, #40	@ 0x28
 800f9e0:	46bd      	mov	sp, r7
 800f9e2:	bd80      	pop	{r7, pc}

0800f9e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b08c      	sub	sp, #48	@ 0x30
 800f9e8:	af04      	add	r7, sp, #16
 800f9ea:	60f8      	str	r0, [r7, #12]
 800f9ec:	60b9      	str	r1, [r7, #8]
 800f9ee:	603b      	str	r3, [r7, #0]
 800f9f0:	4613      	mov	r3, r2
 800f9f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f9f4:	88fb      	ldrh	r3, [r7, #6]
 800f9f6:	009b      	lsls	r3, r3, #2
 800f9f8:	4618      	mov	r0, r3
 800f9fa:	f001 fa07 	bl	8010e0c <pvPortMalloc>
 800f9fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fa00:	697b      	ldr	r3, [r7, #20]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d00e      	beq.n	800fa24 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fa06:	2054      	movs	r0, #84	@ 0x54
 800fa08:	f001 fa00 	bl	8010e0c <pvPortMalloc>
 800fa0c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fa0e:	69fb      	ldr	r3, [r7, #28]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d003      	beq.n	800fa1c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fa14:	69fb      	ldr	r3, [r7, #28]
 800fa16:	697a      	ldr	r2, [r7, #20]
 800fa18:	631a      	str	r2, [r3, #48]	@ 0x30
 800fa1a:	e005      	b.n	800fa28 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fa1c:	6978      	ldr	r0, [r7, #20]
 800fa1e:	f001 fac3 	bl	8010fa8 <vPortFree>
 800fa22:	e001      	b.n	800fa28 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fa24:	2300      	movs	r3, #0
 800fa26:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fa28:	69fb      	ldr	r3, [r7, #28]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d017      	beq.n	800fa5e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fa2e:	69fb      	ldr	r3, [r7, #28]
 800fa30:	2200      	movs	r2, #0
 800fa32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fa36:	88fa      	ldrh	r2, [r7, #6]
 800fa38:	2300      	movs	r3, #0
 800fa3a:	9303      	str	r3, [sp, #12]
 800fa3c:	69fb      	ldr	r3, [r7, #28]
 800fa3e:	9302      	str	r3, [sp, #8]
 800fa40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa42:	9301      	str	r3, [sp, #4]
 800fa44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa46:	9300      	str	r3, [sp, #0]
 800fa48:	683b      	ldr	r3, [r7, #0]
 800fa4a:	68b9      	ldr	r1, [r7, #8]
 800fa4c:	68f8      	ldr	r0, [r7, #12]
 800fa4e:	f000 f80e 	bl	800fa6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fa52:	69f8      	ldr	r0, [r7, #28]
 800fa54:	f000 f894 	bl	800fb80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fa58:	2301      	movs	r3, #1
 800fa5a:	61bb      	str	r3, [r7, #24]
 800fa5c:	e002      	b.n	800fa64 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fa5e:	f04f 33ff 	mov.w	r3, #4294967295
 800fa62:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fa64:	69bb      	ldr	r3, [r7, #24]
	}
 800fa66:	4618      	mov	r0, r3
 800fa68:	3720      	adds	r7, #32
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	bd80      	pop	{r7, pc}

0800fa6e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fa6e:	b580      	push	{r7, lr}
 800fa70:	b088      	sub	sp, #32
 800fa72:	af00      	add	r7, sp, #0
 800fa74:	60f8      	str	r0, [r7, #12]
 800fa76:	60b9      	str	r1, [r7, #8]
 800fa78:	607a      	str	r2, [r7, #4]
 800fa7a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fa7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800fa86:	3b01      	subs	r3, #1
 800fa88:	009b      	lsls	r3, r3, #2
 800fa8a:	4413      	add	r3, r2
 800fa8c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fa8e:	69bb      	ldr	r3, [r7, #24]
 800fa90:	f023 0307 	bic.w	r3, r3, #7
 800fa94:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fa96:	69bb      	ldr	r3, [r7, #24]
 800fa98:	f003 0307 	and.w	r3, r3, #7
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d00b      	beq.n	800fab8 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800faa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faa4:	f383 8811 	msr	BASEPRI, r3
 800faa8:	f3bf 8f6f 	isb	sy
 800faac:	f3bf 8f4f 	dsb	sy
 800fab0:	617b      	str	r3, [r7, #20]
}
 800fab2:	bf00      	nop
 800fab4:	bf00      	nop
 800fab6:	e7fd      	b.n	800fab4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fab8:	68bb      	ldr	r3, [r7, #8]
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d01f      	beq.n	800fafe <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fabe:	2300      	movs	r3, #0
 800fac0:	61fb      	str	r3, [r7, #28]
 800fac2:	e012      	b.n	800faea <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fac4:	68ba      	ldr	r2, [r7, #8]
 800fac6:	69fb      	ldr	r3, [r7, #28]
 800fac8:	4413      	add	r3, r2
 800faca:	7819      	ldrb	r1, [r3, #0]
 800facc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800face:	69fb      	ldr	r3, [r7, #28]
 800fad0:	4413      	add	r3, r2
 800fad2:	3334      	adds	r3, #52	@ 0x34
 800fad4:	460a      	mov	r2, r1
 800fad6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fad8:	68ba      	ldr	r2, [r7, #8]
 800fada:	69fb      	ldr	r3, [r7, #28]
 800fadc:	4413      	add	r3, r2
 800fade:	781b      	ldrb	r3, [r3, #0]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d006      	beq.n	800faf2 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fae4:	69fb      	ldr	r3, [r7, #28]
 800fae6:	3301      	adds	r3, #1
 800fae8:	61fb      	str	r3, [r7, #28]
 800faea:	69fb      	ldr	r3, [r7, #28]
 800faec:	2b0f      	cmp	r3, #15
 800faee:	d9e9      	bls.n	800fac4 <prvInitialiseNewTask+0x56>
 800faf0:	e000      	b.n	800faf4 <prvInitialiseNewTask+0x86>
			{
				break;
 800faf2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800faf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faf6:	2200      	movs	r2, #0
 800faf8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fafc:	e003      	b.n	800fb06 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb00:	2200      	movs	r2, #0
 800fb02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fb06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb08:	2b06      	cmp	r3, #6
 800fb0a:	d901      	bls.n	800fb10 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fb0c:	2306      	movs	r3, #6
 800fb0e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fb10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb14:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fb16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb1a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800fb1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb1e:	2200      	movs	r2, #0
 800fb20:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fb22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb24:	3304      	adds	r3, #4
 800fb26:	4618      	mov	r0, r3
 800fb28:	f7fe fec0 	bl	800e8ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fb2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb2e:	3318      	adds	r3, #24
 800fb30:	4618      	mov	r0, r3
 800fb32:	f7fe febb 	bl	800e8ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fb36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fb3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb3e:	f1c3 0207 	rsb	r2, r3, #7
 800fb42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fb46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb4a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fb4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb4e:	2200      	movs	r2, #0
 800fb50:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fb52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb54:	2200      	movs	r2, #0
 800fb56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fb5a:	683a      	ldr	r2, [r7, #0]
 800fb5c:	68f9      	ldr	r1, [r7, #12]
 800fb5e:	69b8      	ldr	r0, [r7, #24]
 800fb60:	f000 ff00 	bl	8010964 <pxPortInitialiseStack>
 800fb64:	4602      	mov	r2, r0
 800fb66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fb6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d002      	beq.n	800fb76 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fb70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fb76:	bf00      	nop
 800fb78:	3720      	adds	r7, #32
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	bd80      	pop	{r7, pc}
	...

0800fb80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fb80:	b580      	push	{r7, lr}
 800fb82:	b082      	sub	sp, #8
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fb88:	f001 f81e 	bl	8010bc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fb8c:	4b2a      	ldr	r3, [pc, #168]	@ (800fc38 <prvAddNewTaskToReadyList+0xb8>)
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	3301      	adds	r3, #1
 800fb92:	4a29      	ldr	r2, [pc, #164]	@ (800fc38 <prvAddNewTaskToReadyList+0xb8>)
 800fb94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fb96:	4b29      	ldr	r3, [pc, #164]	@ (800fc3c <prvAddNewTaskToReadyList+0xbc>)
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d109      	bne.n	800fbb2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fb9e:	4a27      	ldr	r2, [pc, #156]	@ (800fc3c <prvAddNewTaskToReadyList+0xbc>)
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fba4:	4b24      	ldr	r3, [pc, #144]	@ (800fc38 <prvAddNewTaskToReadyList+0xb8>)
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	2b01      	cmp	r3, #1
 800fbaa:	d110      	bne.n	800fbce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fbac:	f000 fbf6 	bl	801039c <prvInitialiseTaskLists>
 800fbb0:	e00d      	b.n	800fbce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fbb2:	4b23      	ldr	r3, [pc, #140]	@ (800fc40 <prvAddNewTaskToReadyList+0xc0>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d109      	bne.n	800fbce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fbba:	4b20      	ldr	r3, [pc, #128]	@ (800fc3c <prvAddNewTaskToReadyList+0xbc>)
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbc4:	429a      	cmp	r2, r3
 800fbc6:	d802      	bhi.n	800fbce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fbc8:	4a1c      	ldr	r2, [pc, #112]	@ (800fc3c <prvAddNewTaskToReadyList+0xbc>)
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fbce:	4b1d      	ldr	r3, [pc, #116]	@ (800fc44 <prvAddNewTaskToReadyList+0xc4>)
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	3301      	adds	r3, #1
 800fbd4:	4a1b      	ldr	r2, [pc, #108]	@ (800fc44 <prvAddNewTaskToReadyList+0xc4>)
 800fbd6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbdc:	2201      	movs	r2, #1
 800fbde:	409a      	lsls	r2, r3
 800fbe0:	4b19      	ldr	r3, [pc, #100]	@ (800fc48 <prvAddNewTaskToReadyList+0xc8>)
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	4313      	orrs	r3, r2
 800fbe6:	4a18      	ldr	r2, [pc, #96]	@ (800fc48 <prvAddNewTaskToReadyList+0xc8>)
 800fbe8:	6013      	str	r3, [r2, #0]
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbee:	4613      	mov	r3, r2
 800fbf0:	009b      	lsls	r3, r3, #2
 800fbf2:	4413      	add	r3, r2
 800fbf4:	009b      	lsls	r3, r3, #2
 800fbf6:	4a15      	ldr	r2, [pc, #84]	@ (800fc4c <prvAddNewTaskToReadyList+0xcc>)
 800fbf8:	441a      	add	r2, r3
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	3304      	adds	r3, #4
 800fbfe:	4619      	mov	r1, r3
 800fc00:	4610      	mov	r0, r2
 800fc02:	f7fe fe60 	bl	800e8c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fc06:	f001 f811 	bl	8010c2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fc0a:	4b0d      	ldr	r3, [pc, #52]	@ (800fc40 <prvAddNewTaskToReadyList+0xc0>)
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d00e      	beq.n	800fc30 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fc12:	4b0a      	ldr	r3, [pc, #40]	@ (800fc3c <prvAddNewTaskToReadyList+0xbc>)
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc1c:	429a      	cmp	r2, r3
 800fc1e:	d207      	bcs.n	800fc30 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fc20:	4b0b      	ldr	r3, [pc, #44]	@ (800fc50 <prvAddNewTaskToReadyList+0xd0>)
 800fc22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc26:	601a      	str	r2, [r3, #0]
 800fc28:	f3bf 8f4f 	dsb	sy
 800fc2c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fc30:	bf00      	nop
 800fc32:	3708      	adds	r7, #8
 800fc34:	46bd      	mov	sp, r7
 800fc36:	bd80      	pop	{r7, pc}
 800fc38:	200009f8 	.word	0x200009f8
 800fc3c:	200008f8 	.word	0x200008f8
 800fc40:	20000a04 	.word	0x20000a04
 800fc44:	20000a14 	.word	0x20000a14
 800fc48:	20000a00 	.word	0x20000a00
 800fc4c:	200008fc 	.word	0x200008fc
 800fc50:	e000ed04 	.word	0xe000ed04

0800fc54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fc54:	b580      	push	{r7, lr}
 800fc56:	b084      	sub	sp, #16
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d018      	beq.n	800fc98 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fc66:	4b14      	ldr	r3, [pc, #80]	@ (800fcb8 <vTaskDelay+0x64>)
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d00b      	beq.n	800fc86 <vTaskDelay+0x32>
	__asm volatile
 800fc6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc72:	f383 8811 	msr	BASEPRI, r3
 800fc76:	f3bf 8f6f 	isb	sy
 800fc7a:	f3bf 8f4f 	dsb	sy
 800fc7e:	60bb      	str	r3, [r7, #8]
}
 800fc80:	bf00      	nop
 800fc82:	bf00      	nop
 800fc84:	e7fd      	b.n	800fc82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fc86:	f000 f87d 	bl	800fd84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fc8a:	2100      	movs	r1, #0
 800fc8c:	6878      	ldr	r0, [r7, #4]
 800fc8e:	f000 fe03 	bl	8010898 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fc92:	f000 f885 	bl	800fda0 <xTaskResumeAll>
 800fc96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d107      	bne.n	800fcae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800fc9e:	4b07      	ldr	r3, [pc, #28]	@ (800fcbc <vTaskDelay+0x68>)
 800fca0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fca4:	601a      	str	r2, [r3, #0]
 800fca6:	f3bf 8f4f 	dsb	sy
 800fcaa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fcae:	bf00      	nop
 800fcb0:	3710      	adds	r7, #16
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	bd80      	pop	{r7, pc}
 800fcb6:	bf00      	nop
 800fcb8:	20000a20 	.word	0x20000a20
 800fcbc:	e000ed04 	.word	0xe000ed04

0800fcc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fcc0:	b580      	push	{r7, lr}
 800fcc2:	b08a      	sub	sp, #40	@ 0x28
 800fcc4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fcca:	2300      	movs	r3, #0
 800fccc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fcce:	463a      	mov	r2, r7
 800fcd0:	1d39      	adds	r1, r7, #4
 800fcd2:	f107 0308 	add.w	r3, r7, #8
 800fcd6:	4618      	mov	r0, r3
 800fcd8:	f7f1 fd88 	bl	80017ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fcdc:	6839      	ldr	r1, [r7, #0]
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	68ba      	ldr	r2, [r7, #8]
 800fce2:	9202      	str	r2, [sp, #8]
 800fce4:	9301      	str	r3, [sp, #4]
 800fce6:	2300      	movs	r3, #0
 800fce8:	9300      	str	r3, [sp, #0]
 800fcea:	2300      	movs	r3, #0
 800fcec:	460a      	mov	r2, r1
 800fcee:	491f      	ldr	r1, [pc, #124]	@ (800fd6c <vTaskStartScheduler+0xac>)
 800fcf0:	481f      	ldr	r0, [pc, #124]	@ (800fd70 <vTaskStartScheduler+0xb0>)
 800fcf2:	f7ff fe17 	bl	800f924 <xTaskCreateStatic>
 800fcf6:	4603      	mov	r3, r0
 800fcf8:	4a1e      	ldr	r2, [pc, #120]	@ (800fd74 <vTaskStartScheduler+0xb4>)
 800fcfa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fcfc:	4b1d      	ldr	r3, [pc, #116]	@ (800fd74 <vTaskStartScheduler+0xb4>)
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d002      	beq.n	800fd0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fd04:	2301      	movs	r3, #1
 800fd06:	617b      	str	r3, [r7, #20]
 800fd08:	e001      	b.n	800fd0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fd0a:	2300      	movs	r3, #0
 800fd0c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fd0e:	697b      	ldr	r3, [r7, #20]
 800fd10:	2b01      	cmp	r3, #1
 800fd12:	d116      	bne.n	800fd42 <vTaskStartScheduler+0x82>
	__asm volatile
 800fd14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd18:	f383 8811 	msr	BASEPRI, r3
 800fd1c:	f3bf 8f6f 	isb	sy
 800fd20:	f3bf 8f4f 	dsb	sy
 800fd24:	613b      	str	r3, [r7, #16]
}
 800fd26:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fd28:	4b13      	ldr	r3, [pc, #76]	@ (800fd78 <vTaskStartScheduler+0xb8>)
 800fd2a:	f04f 32ff 	mov.w	r2, #4294967295
 800fd2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fd30:	4b12      	ldr	r3, [pc, #72]	@ (800fd7c <vTaskStartScheduler+0xbc>)
 800fd32:	2201      	movs	r2, #1
 800fd34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fd36:	4b12      	ldr	r3, [pc, #72]	@ (800fd80 <vTaskStartScheduler+0xc0>)
 800fd38:	2200      	movs	r2, #0
 800fd3a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fd3c:	f000 fea0 	bl	8010a80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fd40:	e00f      	b.n	800fd62 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fd42:	697b      	ldr	r3, [r7, #20]
 800fd44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd48:	d10b      	bne.n	800fd62 <vTaskStartScheduler+0xa2>
	__asm volatile
 800fd4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd4e:	f383 8811 	msr	BASEPRI, r3
 800fd52:	f3bf 8f6f 	isb	sy
 800fd56:	f3bf 8f4f 	dsb	sy
 800fd5a:	60fb      	str	r3, [r7, #12]
}
 800fd5c:	bf00      	nop
 800fd5e:	bf00      	nop
 800fd60:	e7fd      	b.n	800fd5e <vTaskStartScheduler+0x9e>
}
 800fd62:	bf00      	nop
 800fd64:	3718      	adds	r7, #24
 800fd66:	46bd      	mov	sp, r7
 800fd68:	bd80      	pop	{r7, pc}
 800fd6a:	bf00      	nop
 800fd6c:	080129d8 	.word	0x080129d8
 800fd70:	0801036d 	.word	0x0801036d
 800fd74:	20000a1c 	.word	0x20000a1c
 800fd78:	20000a18 	.word	0x20000a18
 800fd7c:	20000a04 	.word	0x20000a04
 800fd80:	200009fc 	.word	0x200009fc

0800fd84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fd84:	b480      	push	{r7}
 800fd86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fd88:	4b04      	ldr	r3, [pc, #16]	@ (800fd9c <vTaskSuspendAll+0x18>)
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	3301      	adds	r3, #1
 800fd8e:	4a03      	ldr	r2, [pc, #12]	@ (800fd9c <vTaskSuspendAll+0x18>)
 800fd90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fd92:	bf00      	nop
 800fd94:	46bd      	mov	sp, r7
 800fd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9a:	4770      	bx	lr
 800fd9c:	20000a20 	.word	0x20000a20

0800fda0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b084      	sub	sp, #16
 800fda4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fda6:	2300      	movs	r3, #0
 800fda8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fdaa:	2300      	movs	r3, #0
 800fdac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fdae:	4b42      	ldr	r3, [pc, #264]	@ (800feb8 <xTaskResumeAll+0x118>)
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d10b      	bne.n	800fdce <xTaskResumeAll+0x2e>
	__asm volatile
 800fdb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdba:	f383 8811 	msr	BASEPRI, r3
 800fdbe:	f3bf 8f6f 	isb	sy
 800fdc2:	f3bf 8f4f 	dsb	sy
 800fdc6:	603b      	str	r3, [r7, #0]
}
 800fdc8:	bf00      	nop
 800fdca:	bf00      	nop
 800fdcc:	e7fd      	b.n	800fdca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fdce:	f000 fefb 	bl	8010bc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fdd2:	4b39      	ldr	r3, [pc, #228]	@ (800feb8 <xTaskResumeAll+0x118>)
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	3b01      	subs	r3, #1
 800fdd8:	4a37      	ldr	r2, [pc, #220]	@ (800feb8 <xTaskResumeAll+0x118>)
 800fdda:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fddc:	4b36      	ldr	r3, [pc, #216]	@ (800feb8 <xTaskResumeAll+0x118>)
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d161      	bne.n	800fea8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fde4:	4b35      	ldr	r3, [pc, #212]	@ (800febc <xTaskResumeAll+0x11c>)
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d05d      	beq.n	800fea8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fdec:	e02e      	b.n	800fe4c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fdee:	4b34      	ldr	r3, [pc, #208]	@ (800fec0 <xTaskResumeAll+0x120>)
 800fdf0:	68db      	ldr	r3, [r3, #12]
 800fdf2:	68db      	ldr	r3, [r3, #12]
 800fdf4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	3318      	adds	r3, #24
 800fdfa:	4618      	mov	r0, r3
 800fdfc:	f7fe fdc0 	bl	800e980 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	3304      	adds	r3, #4
 800fe04:	4618      	mov	r0, r3
 800fe06:	f7fe fdbb 	bl	800e980 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe0e:	2201      	movs	r2, #1
 800fe10:	409a      	lsls	r2, r3
 800fe12:	4b2c      	ldr	r3, [pc, #176]	@ (800fec4 <xTaskResumeAll+0x124>)
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	4313      	orrs	r3, r2
 800fe18:	4a2a      	ldr	r2, [pc, #168]	@ (800fec4 <xTaskResumeAll+0x124>)
 800fe1a:	6013      	str	r3, [r2, #0]
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe20:	4613      	mov	r3, r2
 800fe22:	009b      	lsls	r3, r3, #2
 800fe24:	4413      	add	r3, r2
 800fe26:	009b      	lsls	r3, r3, #2
 800fe28:	4a27      	ldr	r2, [pc, #156]	@ (800fec8 <xTaskResumeAll+0x128>)
 800fe2a:	441a      	add	r2, r3
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	3304      	adds	r3, #4
 800fe30:	4619      	mov	r1, r3
 800fe32:	4610      	mov	r0, r2
 800fe34:	f7fe fd47 	bl	800e8c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe3c:	4b23      	ldr	r3, [pc, #140]	@ (800fecc <xTaskResumeAll+0x12c>)
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe42:	429a      	cmp	r2, r3
 800fe44:	d302      	bcc.n	800fe4c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800fe46:	4b22      	ldr	r3, [pc, #136]	@ (800fed0 <xTaskResumeAll+0x130>)
 800fe48:	2201      	movs	r2, #1
 800fe4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fe4c:	4b1c      	ldr	r3, [pc, #112]	@ (800fec0 <xTaskResumeAll+0x120>)
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d1cc      	bne.n	800fdee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d001      	beq.n	800fe5e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fe5a:	f000 fb3d 	bl	80104d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fe5e:	4b1d      	ldr	r3, [pc, #116]	@ (800fed4 <xTaskResumeAll+0x134>)
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d010      	beq.n	800fe8c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fe6a:	f000 f859 	bl	800ff20 <xTaskIncrementTick>
 800fe6e:	4603      	mov	r3, r0
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d002      	beq.n	800fe7a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800fe74:	4b16      	ldr	r3, [pc, #88]	@ (800fed0 <xTaskResumeAll+0x130>)
 800fe76:	2201      	movs	r2, #1
 800fe78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	3b01      	subs	r3, #1
 800fe7e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d1f1      	bne.n	800fe6a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800fe86:	4b13      	ldr	r3, [pc, #76]	@ (800fed4 <xTaskResumeAll+0x134>)
 800fe88:	2200      	movs	r2, #0
 800fe8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fe8c:	4b10      	ldr	r3, [pc, #64]	@ (800fed0 <xTaskResumeAll+0x130>)
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d009      	beq.n	800fea8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fe94:	2301      	movs	r3, #1
 800fe96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fe98:	4b0f      	ldr	r3, [pc, #60]	@ (800fed8 <xTaskResumeAll+0x138>)
 800fe9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fe9e:	601a      	str	r2, [r3, #0]
 800fea0:	f3bf 8f4f 	dsb	sy
 800fea4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fea8:	f000 fec0 	bl	8010c2c <vPortExitCritical>

	return xAlreadyYielded;
 800feac:	68bb      	ldr	r3, [r7, #8]
}
 800feae:	4618      	mov	r0, r3
 800feb0:	3710      	adds	r7, #16
 800feb2:	46bd      	mov	sp, r7
 800feb4:	bd80      	pop	{r7, pc}
 800feb6:	bf00      	nop
 800feb8:	20000a20 	.word	0x20000a20
 800febc:	200009f8 	.word	0x200009f8
 800fec0:	200009b8 	.word	0x200009b8
 800fec4:	20000a00 	.word	0x20000a00
 800fec8:	200008fc 	.word	0x200008fc
 800fecc:	200008f8 	.word	0x200008f8
 800fed0:	20000a0c 	.word	0x20000a0c
 800fed4:	20000a08 	.word	0x20000a08
 800fed8:	e000ed04 	.word	0xe000ed04

0800fedc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fedc:	b480      	push	{r7}
 800fede:	b083      	sub	sp, #12
 800fee0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fee2:	4b05      	ldr	r3, [pc, #20]	@ (800fef8 <xTaskGetTickCount+0x1c>)
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fee8:	687b      	ldr	r3, [r7, #4]
}
 800feea:	4618      	mov	r0, r3
 800feec:	370c      	adds	r7, #12
 800feee:	46bd      	mov	sp, r7
 800fef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef4:	4770      	bx	lr
 800fef6:	bf00      	nop
 800fef8:	200009fc 	.word	0x200009fc

0800fefc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800fefc:	b580      	push	{r7, lr}
 800fefe:	b082      	sub	sp, #8
 800ff00:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ff02:	f000 ff41 	bl	8010d88 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ff06:	2300      	movs	r3, #0
 800ff08:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ff0a:	4b04      	ldr	r3, [pc, #16]	@ (800ff1c <xTaskGetTickCountFromISR+0x20>)
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ff10:	683b      	ldr	r3, [r7, #0]
}
 800ff12:	4618      	mov	r0, r3
 800ff14:	3708      	adds	r7, #8
 800ff16:	46bd      	mov	sp, r7
 800ff18:	bd80      	pop	{r7, pc}
 800ff1a:	bf00      	nop
 800ff1c:	200009fc 	.word	0x200009fc

0800ff20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b086      	sub	sp, #24
 800ff24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ff26:	2300      	movs	r3, #0
 800ff28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ff2a:	4b4f      	ldr	r3, [pc, #316]	@ (8010068 <xTaskIncrementTick+0x148>)
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	f040 808f 	bne.w	8010052 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ff34:	4b4d      	ldr	r3, [pc, #308]	@ (801006c <xTaskIncrementTick+0x14c>)
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	3301      	adds	r3, #1
 800ff3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ff3c:	4a4b      	ldr	r2, [pc, #300]	@ (801006c <xTaskIncrementTick+0x14c>)
 800ff3e:	693b      	ldr	r3, [r7, #16]
 800ff40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ff42:	693b      	ldr	r3, [r7, #16]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d121      	bne.n	800ff8c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ff48:	4b49      	ldr	r3, [pc, #292]	@ (8010070 <xTaskIncrementTick+0x150>)
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d00b      	beq.n	800ff6a <xTaskIncrementTick+0x4a>
	__asm volatile
 800ff52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff56:	f383 8811 	msr	BASEPRI, r3
 800ff5a:	f3bf 8f6f 	isb	sy
 800ff5e:	f3bf 8f4f 	dsb	sy
 800ff62:	603b      	str	r3, [r7, #0]
}
 800ff64:	bf00      	nop
 800ff66:	bf00      	nop
 800ff68:	e7fd      	b.n	800ff66 <xTaskIncrementTick+0x46>
 800ff6a:	4b41      	ldr	r3, [pc, #260]	@ (8010070 <xTaskIncrementTick+0x150>)
 800ff6c:	681b      	ldr	r3, [r3, #0]
 800ff6e:	60fb      	str	r3, [r7, #12]
 800ff70:	4b40      	ldr	r3, [pc, #256]	@ (8010074 <xTaskIncrementTick+0x154>)
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	4a3e      	ldr	r2, [pc, #248]	@ (8010070 <xTaskIncrementTick+0x150>)
 800ff76:	6013      	str	r3, [r2, #0]
 800ff78:	4a3e      	ldr	r2, [pc, #248]	@ (8010074 <xTaskIncrementTick+0x154>)
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	6013      	str	r3, [r2, #0]
 800ff7e:	4b3e      	ldr	r3, [pc, #248]	@ (8010078 <xTaskIncrementTick+0x158>)
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	3301      	adds	r3, #1
 800ff84:	4a3c      	ldr	r2, [pc, #240]	@ (8010078 <xTaskIncrementTick+0x158>)
 800ff86:	6013      	str	r3, [r2, #0]
 800ff88:	f000 faa6 	bl	80104d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ff8c:	4b3b      	ldr	r3, [pc, #236]	@ (801007c <xTaskIncrementTick+0x15c>)
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	693a      	ldr	r2, [r7, #16]
 800ff92:	429a      	cmp	r2, r3
 800ff94:	d348      	bcc.n	8010028 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ff96:	4b36      	ldr	r3, [pc, #216]	@ (8010070 <xTaskIncrementTick+0x150>)
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d104      	bne.n	800ffaa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ffa0:	4b36      	ldr	r3, [pc, #216]	@ (801007c <xTaskIncrementTick+0x15c>)
 800ffa2:	f04f 32ff 	mov.w	r2, #4294967295
 800ffa6:	601a      	str	r2, [r3, #0]
					break;
 800ffa8:	e03e      	b.n	8010028 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ffaa:	4b31      	ldr	r3, [pc, #196]	@ (8010070 <xTaskIncrementTick+0x150>)
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	68db      	ldr	r3, [r3, #12]
 800ffb0:	68db      	ldr	r3, [r3, #12]
 800ffb2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ffb4:	68bb      	ldr	r3, [r7, #8]
 800ffb6:	685b      	ldr	r3, [r3, #4]
 800ffb8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ffba:	693a      	ldr	r2, [r7, #16]
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	429a      	cmp	r2, r3
 800ffc0:	d203      	bcs.n	800ffca <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ffc2:	4a2e      	ldr	r2, [pc, #184]	@ (801007c <xTaskIncrementTick+0x15c>)
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ffc8:	e02e      	b.n	8010028 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ffca:	68bb      	ldr	r3, [r7, #8]
 800ffcc:	3304      	adds	r3, #4
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f7fe fcd6 	bl	800e980 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ffd4:	68bb      	ldr	r3, [r7, #8]
 800ffd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d004      	beq.n	800ffe6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ffdc:	68bb      	ldr	r3, [r7, #8]
 800ffde:	3318      	adds	r3, #24
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	f7fe fccd 	bl	800e980 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ffe6:	68bb      	ldr	r3, [r7, #8]
 800ffe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ffea:	2201      	movs	r2, #1
 800ffec:	409a      	lsls	r2, r3
 800ffee:	4b24      	ldr	r3, [pc, #144]	@ (8010080 <xTaskIncrementTick+0x160>)
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	4313      	orrs	r3, r2
 800fff4:	4a22      	ldr	r2, [pc, #136]	@ (8010080 <xTaskIncrementTick+0x160>)
 800fff6:	6013      	str	r3, [r2, #0]
 800fff8:	68bb      	ldr	r3, [r7, #8]
 800fffa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fffc:	4613      	mov	r3, r2
 800fffe:	009b      	lsls	r3, r3, #2
 8010000:	4413      	add	r3, r2
 8010002:	009b      	lsls	r3, r3, #2
 8010004:	4a1f      	ldr	r2, [pc, #124]	@ (8010084 <xTaskIncrementTick+0x164>)
 8010006:	441a      	add	r2, r3
 8010008:	68bb      	ldr	r3, [r7, #8]
 801000a:	3304      	adds	r3, #4
 801000c:	4619      	mov	r1, r3
 801000e:	4610      	mov	r0, r2
 8010010:	f7fe fc59 	bl	800e8c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010014:	68bb      	ldr	r3, [r7, #8]
 8010016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010018:	4b1b      	ldr	r3, [pc, #108]	@ (8010088 <xTaskIncrementTick+0x168>)
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801001e:	429a      	cmp	r2, r3
 8010020:	d3b9      	bcc.n	800ff96 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010022:	2301      	movs	r3, #1
 8010024:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010026:	e7b6      	b.n	800ff96 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010028:	4b17      	ldr	r3, [pc, #92]	@ (8010088 <xTaskIncrementTick+0x168>)
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801002e:	4915      	ldr	r1, [pc, #84]	@ (8010084 <xTaskIncrementTick+0x164>)
 8010030:	4613      	mov	r3, r2
 8010032:	009b      	lsls	r3, r3, #2
 8010034:	4413      	add	r3, r2
 8010036:	009b      	lsls	r3, r3, #2
 8010038:	440b      	add	r3, r1
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	2b01      	cmp	r3, #1
 801003e:	d901      	bls.n	8010044 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010040:	2301      	movs	r3, #1
 8010042:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010044:	4b11      	ldr	r3, [pc, #68]	@ (801008c <xTaskIncrementTick+0x16c>)
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d007      	beq.n	801005c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 801004c:	2301      	movs	r3, #1
 801004e:	617b      	str	r3, [r7, #20]
 8010050:	e004      	b.n	801005c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010052:	4b0f      	ldr	r3, [pc, #60]	@ (8010090 <xTaskIncrementTick+0x170>)
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	3301      	adds	r3, #1
 8010058:	4a0d      	ldr	r2, [pc, #52]	@ (8010090 <xTaskIncrementTick+0x170>)
 801005a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801005c:	697b      	ldr	r3, [r7, #20]
}
 801005e:	4618      	mov	r0, r3
 8010060:	3718      	adds	r7, #24
 8010062:	46bd      	mov	sp, r7
 8010064:	bd80      	pop	{r7, pc}
 8010066:	bf00      	nop
 8010068:	20000a20 	.word	0x20000a20
 801006c:	200009fc 	.word	0x200009fc
 8010070:	200009b0 	.word	0x200009b0
 8010074:	200009b4 	.word	0x200009b4
 8010078:	20000a10 	.word	0x20000a10
 801007c:	20000a18 	.word	0x20000a18
 8010080:	20000a00 	.word	0x20000a00
 8010084:	200008fc 	.word	0x200008fc
 8010088:	200008f8 	.word	0x200008f8
 801008c:	20000a0c 	.word	0x20000a0c
 8010090:	20000a08 	.word	0x20000a08

08010094 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010094:	b480      	push	{r7}
 8010096:	b087      	sub	sp, #28
 8010098:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801009a:	4b27      	ldr	r3, [pc, #156]	@ (8010138 <vTaskSwitchContext+0xa4>)
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d003      	beq.n	80100aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80100a2:	4b26      	ldr	r3, [pc, #152]	@ (801013c <vTaskSwitchContext+0xa8>)
 80100a4:	2201      	movs	r2, #1
 80100a6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80100a8:	e040      	b.n	801012c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80100aa:	4b24      	ldr	r3, [pc, #144]	@ (801013c <vTaskSwitchContext+0xa8>)
 80100ac:	2200      	movs	r2, #0
 80100ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80100b0:	4b23      	ldr	r3, [pc, #140]	@ (8010140 <vTaskSwitchContext+0xac>)
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	fab3 f383 	clz	r3, r3
 80100bc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80100be:	7afb      	ldrb	r3, [r7, #11]
 80100c0:	f1c3 031f 	rsb	r3, r3, #31
 80100c4:	617b      	str	r3, [r7, #20]
 80100c6:	491f      	ldr	r1, [pc, #124]	@ (8010144 <vTaskSwitchContext+0xb0>)
 80100c8:	697a      	ldr	r2, [r7, #20]
 80100ca:	4613      	mov	r3, r2
 80100cc:	009b      	lsls	r3, r3, #2
 80100ce:	4413      	add	r3, r2
 80100d0:	009b      	lsls	r3, r3, #2
 80100d2:	440b      	add	r3, r1
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d10b      	bne.n	80100f2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80100da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100de:	f383 8811 	msr	BASEPRI, r3
 80100e2:	f3bf 8f6f 	isb	sy
 80100e6:	f3bf 8f4f 	dsb	sy
 80100ea:	607b      	str	r3, [r7, #4]
}
 80100ec:	bf00      	nop
 80100ee:	bf00      	nop
 80100f0:	e7fd      	b.n	80100ee <vTaskSwitchContext+0x5a>
 80100f2:	697a      	ldr	r2, [r7, #20]
 80100f4:	4613      	mov	r3, r2
 80100f6:	009b      	lsls	r3, r3, #2
 80100f8:	4413      	add	r3, r2
 80100fa:	009b      	lsls	r3, r3, #2
 80100fc:	4a11      	ldr	r2, [pc, #68]	@ (8010144 <vTaskSwitchContext+0xb0>)
 80100fe:	4413      	add	r3, r2
 8010100:	613b      	str	r3, [r7, #16]
 8010102:	693b      	ldr	r3, [r7, #16]
 8010104:	685b      	ldr	r3, [r3, #4]
 8010106:	685a      	ldr	r2, [r3, #4]
 8010108:	693b      	ldr	r3, [r7, #16]
 801010a:	605a      	str	r2, [r3, #4]
 801010c:	693b      	ldr	r3, [r7, #16]
 801010e:	685a      	ldr	r2, [r3, #4]
 8010110:	693b      	ldr	r3, [r7, #16]
 8010112:	3308      	adds	r3, #8
 8010114:	429a      	cmp	r2, r3
 8010116:	d104      	bne.n	8010122 <vTaskSwitchContext+0x8e>
 8010118:	693b      	ldr	r3, [r7, #16]
 801011a:	685b      	ldr	r3, [r3, #4]
 801011c:	685a      	ldr	r2, [r3, #4]
 801011e:	693b      	ldr	r3, [r7, #16]
 8010120:	605a      	str	r2, [r3, #4]
 8010122:	693b      	ldr	r3, [r7, #16]
 8010124:	685b      	ldr	r3, [r3, #4]
 8010126:	68db      	ldr	r3, [r3, #12]
 8010128:	4a07      	ldr	r2, [pc, #28]	@ (8010148 <vTaskSwitchContext+0xb4>)
 801012a:	6013      	str	r3, [r2, #0]
}
 801012c:	bf00      	nop
 801012e:	371c      	adds	r7, #28
 8010130:	46bd      	mov	sp, r7
 8010132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010136:	4770      	bx	lr
 8010138:	20000a20 	.word	0x20000a20
 801013c:	20000a0c 	.word	0x20000a0c
 8010140:	20000a00 	.word	0x20000a00
 8010144:	200008fc 	.word	0x200008fc
 8010148:	200008f8 	.word	0x200008f8

0801014c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801014c:	b580      	push	{r7, lr}
 801014e:	b084      	sub	sp, #16
 8010150:	af00      	add	r7, sp, #0
 8010152:	6078      	str	r0, [r7, #4]
 8010154:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d10b      	bne.n	8010174 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 801015c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010160:	f383 8811 	msr	BASEPRI, r3
 8010164:	f3bf 8f6f 	isb	sy
 8010168:	f3bf 8f4f 	dsb	sy
 801016c:	60fb      	str	r3, [r7, #12]
}
 801016e:	bf00      	nop
 8010170:	bf00      	nop
 8010172:	e7fd      	b.n	8010170 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010174:	4b07      	ldr	r3, [pc, #28]	@ (8010194 <vTaskPlaceOnEventList+0x48>)
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	3318      	adds	r3, #24
 801017a:	4619      	mov	r1, r3
 801017c:	6878      	ldr	r0, [r7, #4]
 801017e:	f7fe fbc6 	bl	800e90e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010182:	2101      	movs	r1, #1
 8010184:	6838      	ldr	r0, [r7, #0]
 8010186:	f000 fb87 	bl	8010898 <prvAddCurrentTaskToDelayedList>
}
 801018a:	bf00      	nop
 801018c:	3710      	adds	r7, #16
 801018e:	46bd      	mov	sp, r7
 8010190:	bd80      	pop	{r7, pc}
 8010192:	bf00      	nop
 8010194:	200008f8 	.word	0x200008f8

08010198 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010198:	b580      	push	{r7, lr}
 801019a:	b086      	sub	sp, #24
 801019c:	af00      	add	r7, sp, #0
 801019e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	68db      	ldr	r3, [r3, #12]
 80101a4:	68db      	ldr	r3, [r3, #12]
 80101a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80101a8:	693b      	ldr	r3, [r7, #16]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d10b      	bne.n	80101c6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80101ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101b2:	f383 8811 	msr	BASEPRI, r3
 80101b6:	f3bf 8f6f 	isb	sy
 80101ba:	f3bf 8f4f 	dsb	sy
 80101be:	60fb      	str	r3, [r7, #12]
}
 80101c0:	bf00      	nop
 80101c2:	bf00      	nop
 80101c4:	e7fd      	b.n	80101c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80101c6:	693b      	ldr	r3, [r7, #16]
 80101c8:	3318      	adds	r3, #24
 80101ca:	4618      	mov	r0, r3
 80101cc:	f7fe fbd8 	bl	800e980 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80101d0:	4b1d      	ldr	r3, [pc, #116]	@ (8010248 <xTaskRemoveFromEventList+0xb0>)
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d11c      	bne.n	8010212 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80101d8:	693b      	ldr	r3, [r7, #16]
 80101da:	3304      	adds	r3, #4
 80101dc:	4618      	mov	r0, r3
 80101de:	f7fe fbcf 	bl	800e980 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80101e2:	693b      	ldr	r3, [r7, #16]
 80101e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101e6:	2201      	movs	r2, #1
 80101e8:	409a      	lsls	r2, r3
 80101ea:	4b18      	ldr	r3, [pc, #96]	@ (801024c <xTaskRemoveFromEventList+0xb4>)
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	4313      	orrs	r3, r2
 80101f0:	4a16      	ldr	r2, [pc, #88]	@ (801024c <xTaskRemoveFromEventList+0xb4>)
 80101f2:	6013      	str	r3, [r2, #0]
 80101f4:	693b      	ldr	r3, [r7, #16]
 80101f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101f8:	4613      	mov	r3, r2
 80101fa:	009b      	lsls	r3, r3, #2
 80101fc:	4413      	add	r3, r2
 80101fe:	009b      	lsls	r3, r3, #2
 8010200:	4a13      	ldr	r2, [pc, #76]	@ (8010250 <xTaskRemoveFromEventList+0xb8>)
 8010202:	441a      	add	r2, r3
 8010204:	693b      	ldr	r3, [r7, #16]
 8010206:	3304      	adds	r3, #4
 8010208:	4619      	mov	r1, r3
 801020a:	4610      	mov	r0, r2
 801020c:	f7fe fb5b 	bl	800e8c6 <vListInsertEnd>
 8010210:	e005      	b.n	801021e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010212:	693b      	ldr	r3, [r7, #16]
 8010214:	3318      	adds	r3, #24
 8010216:	4619      	mov	r1, r3
 8010218:	480e      	ldr	r0, [pc, #56]	@ (8010254 <xTaskRemoveFromEventList+0xbc>)
 801021a:	f7fe fb54 	bl	800e8c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801021e:	693b      	ldr	r3, [r7, #16]
 8010220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010222:	4b0d      	ldr	r3, [pc, #52]	@ (8010258 <xTaskRemoveFromEventList+0xc0>)
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010228:	429a      	cmp	r2, r3
 801022a:	d905      	bls.n	8010238 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801022c:	2301      	movs	r3, #1
 801022e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010230:	4b0a      	ldr	r3, [pc, #40]	@ (801025c <xTaskRemoveFromEventList+0xc4>)
 8010232:	2201      	movs	r2, #1
 8010234:	601a      	str	r2, [r3, #0]
 8010236:	e001      	b.n	801023c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010238:	2300      	movs	r3, #0
 801023a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801023c:	697b      	ldr	r3, [r7, #20]
}
 801023e:	4618      	mov	r0, r3
 8010240:	3718      	adds	r7, #24
 8010242:	46bd      	mov	sp, r7
 8010244:	bd80      	pop	{r7, pc}
 8010246:	bf00      	nop
 8010248:	20000a20 	.word	0x20000a20
 801024c:	20000a00 	.word	0x20000a00
 8010250:	200008fc 	.word	0x200008fc
 8010254:	200009b8 	.word	0x200009b8
 8010258:	200008f8 	.word	0x200008f8
 801025c:	20000a0c 	.word	0x20000a0c

08010260 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010260:	b480      	push	{r7}
 8010262:	b083      	sub	sp, #12
 8010264:	af00      	add	r7, sp, #0
 8010266:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010268:	4b06      	ldr	r3, [pc, #24]	@ (8010284 <vTaskInternalSetTimeOutState+0x24>)
 801026a:	681a      	ldr	r2, [r3, #0]
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010270:	4b05      	ldr	r3, [pc, #20]	@ (8010288 <vTaskInternalSetTimeOutState+0x28>)
 8010272:	681a      	ldr	r2, [r3, #0]
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	605a      	str	r2, [r3, #4]
}
 8010278:	bf00      	nop
 801027a:	370c      	adds	r7, #12
 801027c:	46bd      	mov	sp, r7
 801027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010282:	4770      	bx	lr
 8010284:	20000a10 	.word	0x20000a10
 8010288:	200009fc 	.word	0x200009fc

0801028c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801028c:	b580      	push	{r7, lr}
 801028e:	b088      	sub	sp, #32
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
 8010294:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	2b00      	cmp	r3, #0
 801029a:	d10b      	bne.n	80102b4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801029c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102a0:	f383 8811 	msr	BASEPRI, r3
 80102a4:	f3bf 8f6f 	isb	sy
 80102a8:	f3bf 8f4f 	dsb	sy
 80102ac:	613b      	str	r3, [r7, #16]
}
 80102ae:	bf00      	nop
 80102b0:	bf00      	nop
 80102b2:	e7fd      	b.n	80102b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80102b4:	683b      	ldr	r3, [r7, #0]
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d10b      	bne.n	80102d2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80102ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102be:	f383 8811 	msr	BASEPRI, r3
 80102c2:	f3bf 8f6f 	isb	sy
 80102c6:	f3bf 8f4f 	dsb	sy
 80102ca:	60fb      	str	r3, [r7, #12]
}
 80102cc:	bf00      	nop
 80102ce:	bf00      	nop
 80102d0:	e7fd      	b.n	80102ce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80102d2:	f000 fc79 	bl	8010bc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80102d6:	4b1d      	ldr	r3, [pc, #116]	@ (801034c <xTaskCheckForTimeOut+0xc0>)
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	685b      	ldr	r3, [r3, #4]
 80102e0:	69ba      	ldr	r2, [r7, #24]
 80102e2:	1ad3      	subs	r3, r2, r3
 80102e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80102e6:	683b      	ldr	r3, [r7, #0]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102ee:	d102      	bne.n	80102f6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80102f0:	2300      	movs	r3, #0
 80102f2:	61fb      	str	r3, [r7, #28]
 80102f4:	e023      	b.n	801033e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	681a      	ldr	r2, [r3, #0]
 80102fa:	4b15      	ldr	r3, [pc, #84]	@ (8010350 <xTaskCheckForTimeOut+0xc4>)
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	429a      	cmp	r2, r3
 8010300:	d007      	beq.n	8010312 <xTaskCheckForTimeOut+0x86>
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	685b      	ldr	r3, [r3, #4]
 8010306:	69ba      	ldr	r2, [r7, #24]
 8010308:	429a      	cmp	r2, r3
 801030a:	d302      	bcc.n	8010312 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801030c:	2301      	movs	r3, #1
 801030e:	61fb      	str	r3, [r7, #28]
 8010310:	e015      	b.n	801033e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010312:	683b      	ldr	r3, [r7, #0]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	697a      	ldr	r2, [r7, #20]
 8010318:	429a      	cmp	r2, r3
 801031a:	d20b      	bcs.n	8010334 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801031c:	683b      	ldr	r3, [r7, #0]
 801031e:	681a      	ldr	r2, [r3, #0]
 8010320:	697b      	ldr	r3, [r7, #20]
 8010322:	1ad2      	subs	r2, r2, r3
 8010324:	683b      	ldr	r3, [r7, #0]
 8010326:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f7ff ff99 	bl	8010260 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801032e:	2300      	movs	r3, #0
 8010330:	61fb      	str	r3, [r7, #28]
 8010332:	e004      	b.n	801033e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010334:	683b      	ldr	r3, [r7, #0]
 8010336:	2200      	movs	r2, #0
 8010338:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801033a:	2301      	movs	r3, #1
 801033c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801033e:	f000 fc75 	bl	8010c2c <vPortExitCritical>

	return xReturn;
 8010342:	69fb      	ldr	r3, [r7, #28]
}
 8010344:	4618      	mov	r0, r3
 8010346:	3720      	adds	r7, #32
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}
 801034c:	200009fc 	.word	0x200009fc
 8010350:	20000a10 	.word	0x20000a10

08010354 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010354:	b480      	push	{r7}
 8010356:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010358:	4b03      	ldr	r3, [pc, #12]	@ (8010368 <vTaskMissedYield+0x14>)
 801035a:	2201      	movs	r2, #1
 801035c:	601a      	str	r2, [r3, #0]
}
 801035e:	bf00      	nop
 8010360:	46bd      	mov	sp, r7
 8010362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010366:	4770      	bx	lr
 8010368:	20000a0c 	.word	0x20000a0c

0801036c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801036c:	b580      	push	{r7, lr}
 801036e:	b082      	sub	sp, #8
 8010370:	af00      	add	r7, sp, #0
 8010372:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010374:	f000 f852 	bl	801041c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010378:	4b06      	ldr	r3, [pc, #24]	@ (8010394 <prvIdleTask+0x28>)
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	2b01      	cmp	r3, #1
 801037e:	d9f9      	bls.n	8010374 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010380:	4b05      	ldr	r3, [pc, #20]	@ (8010398 <prvIdleTask+0x2c>)
 8010382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010386:	601a      	str	r2, [r3, #0]
 8010388:	f3bf 8f4f 	dsb	sy
 801038c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010390:	e7f0      	b.n	8010374 <prvIdleTask+0x8>
 8010392:	bf00      	nop
 8010394:	200008fc 	.word	0x200008fc
 8010398:	e000ed04 	.word	0xe000ed04

0801039c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801039c:	b580      	push	{r7, lr}
 801039e:	b082      	sub	sp, #8
 80103a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80103a2:	2300      	movs	r3, #0
 80103a4:	607b      	str	r3, [r7, #4]
 80103a6:	e00c      	b.n	80103c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80103a8:	687a      	ldr	r2, [r7, #4]
 80103aa:	4613      	mov	r3, r2
 80103ac:	009b      	lsls	r3, r3, #2
 80103ae:	4413      	add	r3, r2
 80103b0:	009b      	lsls	r3, r3, #2
 80103b2:	4a12      	ldr	r2, [pc, #72]	@ (80103fc <prvInitialiseTaskLists+0x60>)
 80103b4:	4413      	add	r3, r2
 80103b6:	4618      	mov	r0, r3
 80103b8:	f7fe fa58 	bl	800e86c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	3301      	adds	r3, #1
 80103c0:	607b      	str	r3, [r7, #4]
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2b06      	cmp	r3, #6
 80103c6:	d9ef      	bls.n	80103a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80103c8:	480d      	ldr	r0, [pc, #52]	@ (8010400 <prvInitialiseTaskLists+0x64>)
 80103ca:	f7fe fa4f 	bl	800e86c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80103ce:	480d      	ldr	r0, [pc, #52]	@ (8010404 <prvInitialiseTaskLists+0x68>)
 80103d0:	f7fe fa4c 	bl	800e86c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80103d4:	480c      	ldr	r0, [pc, #48]	@ (8010408 <prvInitialiseTaskLists+0x6c>)
 80103d6:	f7fe fa49 	bl	800e86c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80103da:	480c      	ldr	r0, [pc, #48]	@ (801040c <prvInitialiseTaskLists+0x70>)
 80103dc:	f7fe fa46 	bl	800e86c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80103e0:	480b      	ldr	r0, [pc, #44]	@ (8010410 <prvInitialiseTaskLists+0x74>)
 80103e2:	f7fe fa43 	bl	800e86c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80103e6:	4b0b      	ldr	r3, [pc, #44]	@ (8010414 <prvInitialiseTaskLists+0x78>)
 80103e8:	4a05      	ldr	r2, [pc, #20]	@ (8010400 <prvInitialiseTaskLists+0x64>)
 80103ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80103ec:	4b0a      	ldr	r3, [pc, #40]	@ (8010418 <prvInitialiseTaskLists+0x7c>)
 80103ee:	4a05      	ldr	r2, [pc, #20]	@ (8010404 <prvInitialiseTaskLists+0x68>)
 80103f0:	601a      	str	r2, [r3, #0]
}
 80103f2:	bf00      	nop
 80103f4:	3708      	adds	r7, #8
 80103f6:	46bd      	mov	sp, r7
 80103f8:	bd80      	pop	{r7, pc}
 80103fa:	bf00      	nop
 80103fc:	200008fc 	.word	0x200008fc
 8010400:	20000988 	.word	0x20000988
 8010404:	2000099c 	.word	0x2000099c
 8010408:	200009b8 	.word	0x200009b8
 801040c:	200009cc 	.word	0x200009cc
 8010410:	200009e4 	.word	0x200009e4
 8010414:	200009b0 	.word	0x200009b0
 8010418:	200009b4 	.word	0x200009b4

0801041c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801041c:	b580      	push	{r7, lr}
 801041e:	b082      	sub	sp, #8
 8010420:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010422:	e019      	b.n	8010458 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010424:	f000 fbd0 	bl	8010bc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010428:	4b10      	ldr	r3, [pc, #64]	@ (801046c <prvCheckTasksWaitingTermination+0x50>)
 801042a:	68db      	ldr	r3, [r3, #12]
 801042c:	68db      	ldr	r3, [r3, #12]
 801042e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	3304      	adds	r3, #4
 8010434:	4618      	mov	r0, r3
 8010436:	f7fe faa3 	bl	800e980 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801043a:	4b0d      	ldr	r3, [pc, #52]	@ (8010470 <prvCheckTasksWaitingTermination+0x54>)
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	3b01      	subs	r3, #1
 8010440:	4a0b      	ldr	r2, [pc, #44]	@ (8010470 <prvCheckTasksWaitingTermination+0x54>)
 8010442:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010444:	4b0b      	ldr	r3, [pc, #44]	@ (8010474 <prvCheckTasksWaitingTermination+0x58>)
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	3b01      	subs	r3, #1
 801044a:	4a0a      	ldr	r2, [pc, #40]	@ (8010474 <prvCheckTasksWaitingTermination+0x58>)
 801044c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801044e:	f000 fbed 	bl	8010c2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010452:	6878      	ldr	r0, [r7, #4]
 8010454:	f000 f810 	bl	8010478 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010458:	4b06      	ldr	r3, [pc, #24]	@ (8010474 <prvCheckTasksWaitingTermination+0x58>)
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d1e1      	bne.n	8010424 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010460:	bf00      	nop
 8010462:	bf00      	nop
 8010464:	3708      	adds	r7, #8
 8010466:	46bd      	mov	sp, r7
 8010468:	bd80      	pop	{r7, pc}
 801046a:	bf00      	nop
 801046c:	200009cc 	.word	0x200009cc
 8010470:	200009f8 	.word	0x200009f8
 8010474:	200009e0 	.word	0x200009e0

08010478 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010478:	b580      	push	{r7, lr}
 801047a:	b084      	sub	sp, #16
 801047c:	af00      	add	r7, sp, #0
 801047e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8010486:	2b00      	cmp	r3, #0
 8010488:	d108      	bne.n	801049c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801048e:	4618      	mov	r0, r3
 8010490:	f000 fd8a 	bl	8010fa8 <vPortFree>
				vPortFree( pxTCB );
 8010494:	6878      	ldr	r0, [r7, #4]
 8010496:	f000 fd87 	bl	8010fa8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801049a:	e019      	b.n	80104d0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80104a2:	2b01      	cmp	r3, #1
 80104a4:	d103      	bne.n	80104ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	f000 fd7e 	bl	8010fa8 <vPortFree>
	}
 80104ac:	e010      	b.n	80104d0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80104b4:	2b02      	cmp	r3, #2
 80104b6:	d00b      	beq.n	80104d0 <prvDeleteTCB+0x58>
	__asm volatile
 80104b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104bc:	f383 8811 	msr	BASEPRI, r3
 80104c0:	f3bf 8f6f 	isb	sy
 80104c4:	f3bf 8f4f 	dsb	sy
 80104c8:	60fb      	str	r3, [r7, #12]
}
 80104ca:	bf00      	nop
 80104cc:	bf00      	nop
 80104ce:	e7fd      	b.n	80104cc <prvDeleteTCB+0x54>
	}
 80104d0:	bf00      	nop
 80104d2:	3710      	adds	r7, #16
 80104d4:	46bd      	mov	sp, r7
 80104d6:	bd80      	pop	{r7, pc}

080104d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80104d8:	b480      	push	{r7}
 80104da:	b083      	sub	sp, #12
 80104dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80104de:	4b0c      	ldr	r3, [pc, #48]	@ (8010510 <prvResetNextTaskUnblockTime+0x38>)
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d104      	bne.n	80104f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80104e8:	4b0a      	ldr	r3, [pc, #40]	@ (8010514 <prvResetNextTaskUnblockTime+0x3c>)
 80104ea:	f04f 32ff 	mov.w	r2, #4294967295
 80104ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80104f0:	e008      	b.n	8010504 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80104f2:	4b07      	ldr	r3, [pc, #28]	@ (8010510 <prvResetNextTaskUnblockTime+0x38>)
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	68db      	ldr	r3, [r3, #12]
 80104f8:	68db      	ldr	r3, [r3, #12]
 80104fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	685b      	ldr	r3, [r3, #4]
 8010500:	4a04      	ldr	r2, [pc, #16]	@ (8010514 <prvResetNextTaskUnblockTime+0x3c>)
 8010502:	6013      	str	r3, [r2, #0]
}
 8010504:	bf00      	nop
 8010506:	370c      	adds	r7, #12
 8010508:	46bd      	mov	sp, r7
 801050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801050e:	4770      	bx	lr
 8010510:	200009b0 	.word	0x200009b0
 8010514:	20000a18 	.word	0x20000a18

08010518 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010518:	b480      	push	{r7}
 801051a:	b083      	sub	sp, #12
 801051c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801051e:	4b0b      	ldr	r3, [pc, #44]	@ (801054c <xTaskGetSchedulerState+0x34>)
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	2b00      	cmp	r3, #0
 8010524:	d102      	bne.n	801052c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010526:	2301      	movs	r3, #1
 8010528:	607b      	str	r3, [r7, #4]
 801052a:	e008      	b.n	801053e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801052c:	4b08      	ldr	r3, [pc, #32]	@ (8010550 <xTaskGetSchedulerState+0x38>)
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	2b00      	cmp	r3, #0
 8010532:	d102      	bne.n	801053a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010534:	2302      	movs	r3, #2
 8010536:	607b      	str	r3, [r7, #4]
 8010538:	e001      	b.n	801053e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801053a:	2300      	movs	r3, #0
 801053c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801053e:	687b      	ldr	r3, [r7, #4]
	}
 8010540:	4618      	mov	r0, r3
 8010542:	370c      	adds	r7, #12
 8010544:	46bd      	mov	sp, r7
 8010546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054a:	4770      	bx	lr
 801054c:	20000a04 	.word	0x20000a04
 8010550:	20000a20 	.word	0x20000a20

08010554 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010554:	b580      	push	{r7, lr}
 8010556:	b084      	sub	sp, #16
 8010558:	af00      	add	r7, sp, #0
 801055a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010560:	2300      	movs	r3, #0
 8010562:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d05e      	beq.n	8010628 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801056a:	68bb      	ldr	r3, [r7, #8]
 801056c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801056e:	4b31      	ldr	r3, [pc, #196]	@ (8010634 <xTaskPriorityInherit+0xe0>)
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010574:	429a      	cmp	r2, r3
 8010576:	d24e      	bcs.n	8010616 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010578:	68bb      	ldr	r3, [r7, #8]
 801057a:	699b      	ldr	r3, [r3, #24]
 801057c:	2b00      	cmp	r3, #0
 801057e:	db06      	blt.n	801058e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010580:	4b2c      	ldr	r3, [pc, #176]	@ (8010634 <xTaskPriorityInherit+0xe0>)
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010586:	f1c3 0207 	rsb	r2, r3, #7
 801058a:	68bb      	ldr	r3, [r7, #8]
 801058c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801058e:	68bb      	ldr	r3, [r7, #8]
 8010590:	6959      	ldr	r1, [r3, #20]
 8010592:	68bb      	ldr	r3, [r7, #8]
 8010594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010596:	4613      	mov	r3, r2
 8010598:	009b      	lsls	r3, r3, #2
 801059a:	4413      	add	r3, r2
 801059c:	009b      	lsls	r3, r3, #2
 801059e:	4a26      	ldr	r2, [pc, #152]	@ (8010638 <xTaskPriorityInherit+0xe4>)
 80105a0:	4413      	add	r3, r2
 80105a2:	4299      	cmp	r1, r3
 80105a4:	d12f      	bne.n	8010606 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80105a6:	68bb      	ldr	r3, [r7, #8]
 80105a8:	3304      	adds	r3, #4
 80105aa:	4618      	mov	r0, r3
 80105ac:	f7fe f9e8 	bl	800e980 <uxListRemove>
 80105b0:	4603      	mov	r3, r0
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d10a      	bne.n	80105cc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80105b6:	68bb      	ldr	r3, [r7, #8]
 80105b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105ba:	2201      	movs	r2, #1
 80105bc:	fa02 f303 	lsl.w	r3, r2, r3
 80105c0:	43da      	mvns	r2, r3
 80105c2:	4b1e      	ldr	r3, [pc, #120]	@ (801063c <xTaskPriorityInherit+0xe8>)
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	4013      	ands	r3, r2
 80105c8:	4a1c      	ldr	r2, [pc, #112]	@ (801063c <xTaskPriorityInherit+0xe8>)
 80105ca:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80105cc:	4b19      	ldr	r3, [pc, #100]	@ (8010634 <xTaskPriorityInherit+0xe0>)
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105d2:	68bb      	ldr	r3, [r7, #8]
 80105d4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80105d6:	68bb      	ldr	r3, [r7, #8]
 80105d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105da:	2201      	movs	r2, #1
 80105dc:	409a      	lsls	r2, r3
 80105de:	4b17      	ldr	r3, [pc, #92]	@ (801063c <xTaskPriorityInherit+0xe8>)
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	4313      	orrs	r3, r2
 80105e4:	4a15      	ldr	r2, [pc, #84]	@ (801063c <xTaskPriorityInherit+0xe8>)
 80105e6:	6013      	str	r3, [r2, #0]
 80105e8:	68bb      	ldr	r3, [r7, #8]
 80105ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105ec:	4613      	mov	r3, r2
 80105ee:	009b      	lsls	r3, r3, #2
 80105f0:	4413      	add	r3, r2
 80105f2:	009b      	lsls	r3, r3, #2
 80105f4:	4a10      	ldr	r2, [pc, #64]	@ (8010638 <xTaskPriorityInherit+0xe4>)
 80105f6:	441a      	add	r2, r3
 80105f8:	68bb      	ldr	r3, [r7, #8]
 80105fa:	3304      	adds	r3, #4
 80105fc:	4619      	mov	r1, r3
 80105fe:	4610      	mov	r0, r2
 8010600:	f7fe f961 	bl	800e8c6 <vListInsertEnd>
 8010604:	e004      	b.n	8010610 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010606:	4b0b      	ldr	r3, [pc, #44]	@ (8010634 <xTaskPriorityInherit+0xe0>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801060c:	68bb      	ldr	r3, [r7, #8]
 801060e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010610:	2301      	movs	r3, #1
 8010612:	60fb      	str	r3, [r7, #12]
 8010614:	e008      	b.n	8010628 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010616:	68bb      	ldr	r3, [r7, #8]
 8010618:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801061a:	4b06      	ldr	r3, [pc, #24]	@ (8010634 <xTaskPriorityInherit+0xe0>)
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010620:	429a      	cmp	r2, r3
 8010622:	d201      	bcs.n	8010628 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010624:	2301      	movs	r3, #1
 8010626:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010628:	68fb      	ldr	r3, [r7, #12]
	}
 801062a:	4618      	mov	r0, r3
 801062c:	3710      	adds	r7, #16
 801062e:	46bd      	mov	sp, r7
 8010630:	bd80      	pop	{r7, pc}
 8010632:	bf00      	nop
 8010634:	200008f8 	.word	0x200008f8
 8010638:	200008fc 	.word	0x200008fc
 801063c:	20000a00 	.word	0x20000a00

08010640 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010640:	b580      	push	{r7, lr}
 8010642:	b086      	sub	sp, #24
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801064c:	2300      	movs	r3, #0
 801064e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2b00      	cmp	r3, #0
 8010654:	d070      	beq.n	8010738 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010656:	4b3b      	ldr	r3, [pc, #236]	@ (8010744 <xTaskPriorityDisinherit+0x104>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	693a      	ldr	r2, [r7, #16]
 801065c:	429a      	cmp	r2, r3
 801065e:	d00b      	beq.n	8010678 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010664:	f383 8811 	msr	BASEPRI, r3
 8010668:	f3bf 8f6f 	isb	sy
 801066c:	f3bf 8f4f 	dsb	sy
 8010670:	60fb      	str	r3, [r7, #12]
}
 8010672:	bf00      	nop
 8010674:	bf00      	nop
 8010676:	e7fd      	b.n	8010674 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010678:	693b      	ldr	r3, [r7, #16]
 801067a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801067c:	2b00      	cmp	r3, #0
 801067e:	d10b      	bne.n	8010698 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010684:	f383 8811 	msr	BASEPRI, r3
 8010688:	f3bf 8f6f 	isb	sy
 801068c:	f3bf 8f4f 	dsb	sy
 8010690:	60bb      	str	r3, [r7, #8]
}
 8010692:	bf00      	nop
 8010694:	bf00      	nop
 8010696:	e7fd      	b.n	8010694 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010698:	693b      	ldr	r3, [r7, #16]
 801069a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801069c:	1e5a      	subs	r2, r3, #1
 801069e:	693b      	ldr	r3, [r7, #16]
 80106a0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80106a2:	693b      	ldr	r3, [r7, #16]
 80106a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106a6:	693b      	ldr	r3, [r7, #16]
 80106a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106aa:	429a      	cmp	r2, r3
 80106ac:	d044      	beq.n	8010738 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80106ae:	693b      	ldr	r3, [r7, #16]
 80106b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d140      	bne.n	8010738 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80106b6:	693b      	ldr	r3, [r7, #16]
 80106b8:	3304      	adds	r3, #4
 80106ba:	4618      	mov	r0, r3
 80106bc:	f7fe f960 	bl	800e980 <uxListRemove>
 80106c0:	4603      	mov	r3, r0
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d115      	bne.n	80106f2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80106c6:	693b      	ldr	r3, [r7, #16]
 80106c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106ca:	491f      	ldr	r1, [pc, #124]	@ (8010748 <xTaskPriorityDisinherit+0x108>)
 80106cc:	4613      	mov	r3, r2
 80106ce:	009b      	lsls	r3, r3, #2
 80106d0:	4413      	add	r3, r2
 80106d2:	009b      	lsls	r3, r3, #2
 80106d4:	440b      	add	r3, r1
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d10a      	bne.n	80106f2 <xTaskPriorityDisinherit+0xb2>
 80106dc:	693b      	ldr	r3, [r7, #16]
 80106de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106e0:	2201      	movs	r2, #1
 80106e2:	fa02 f303 	lsl.w	r3, r2, r3
 80106e6:	43da      	mvns	r2, r3
 80106e8:	4b18      	ldr	r3, [pc, #96]	@ (801074c <xTaskPriorityDisinherit+0x10c>)
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	4013      	ands	r3, r2
 80106ee:	4a17      	ldr	r2, [pc, #92]	@ (801074c <xTaskPriorityDisinherit+0x10c>)
 80106f0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80106f2:	693b      	ldr	r3, [r7, #16]
 80106f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80106f6:	693b      	ldr	r3, [r7, #16]
 80106f8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80106fa:	693b      	ldr	r3, [r7, #16]
 80106fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106fe:	f1c3 0207 	rsb	r2, r3, #7
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801070a:	2201      	movs	r2, #1
 801070c:	409a      	lsls	r2, r3
 801070e:	4b0f      	ldr	r3, [pc, #60]	@ (801074c <xTaskPriorityDisinherit+0x10c>)
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	4313      	orrs	r3, r2
 8010714:	4a0d      	ldr	r2, [pc, #52]	@ (801074c <xTaskPriorityDisinherit+0x10c>)
 8010716:	6013      	str	r3, [r2, #0]
 8010718:	693b      	ldr	r3, [r7, #16]
 801071a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801071c:	4613      	mov	r3, r2
 801071e:	009b      	lsls	r3, r3, #2
 8010720:	4413      	add	r3, r2
 8010722:	009b      	lsls	r3, r3, #2
 8010724:	4a08      	ldr	r2, [pc, #32]	@ (8010748 <xTaskPriorityDisinherit+0x108>)
 8010726:	441a      	add	r2, r3
 8010728:	693b      	ldr	r3, [r7, #16]
 801072a:	3304      	adds	r3, #4
 801072c:	4619      	mov	r1, r3
 801072e:	4610      	mov	r0, r2
 8010730:	f7fe f8c9 	bl	800e8c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010734:	2301      	movs	r3, #1
 8010736:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010738:	697b      	ldr	r3, [r7, #20]
	}
 801073a:	4618      	mov	r0, r3
 801073c:	3718      	adds	r7, #24
 801073e:	46bd      	mov	sp, r7
 8010740:	bd80      	pop	{r7, pc}
 8010742:	bf00      	nop
 8010744:	200008f8 	.word	0x200008f8
 8010748:	200008fc 	.word	0x200008fc
 801074c:	20000a00 	.word	0x20000a00

08010750 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010750:	b580      	push	{r7, lr}
 8010752:	b088      	sub	sp, #32
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
 8010758:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801075e:	2301      	movs	r3, #1
 8010760:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	2b00      	cmp	r3, #0
 8010766:	d079      	beq.n	801085c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010768:	69bb      	ldr	r3, [r7, #24]
 801076a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801076c:	2b00      	cmp	r3, #0
 801076e:	d10b      	bne.n	8010788 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8010770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010774:	f383 8811 	msr	BASEPRI, r3
 8010778:	f3bf 8f6f 	isb	sy
 801077c:	f3bf 8f4f 	dsb	sy
 8010780:	60fb      	str	r3, [r7, #12]
}
 8010782:	bf00      	nop
 8010784:	bf00      	nop
 8010786:	e7fd      	b.n	8010784 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010788:	69bb      	ldr	r3, [r7, #24]
 801078a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801078c:	683a      	ldr	r2, [r7, #0]
 801078e:	429a      	cmp	r2, r3
 8010790:	d902      	bls.n	8010798 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010792:	683b      	ldr	r3, [r7, #0]
 8010794:	61fb      	str	r3, [r7, #28]
 8010796:	e002      	b.n	801079e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010798:	69bb      	ldr	r3, [r7, #24]
 801079a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801079c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801079e:	69bb      	ldr	r3, [r7, #24]
 80107a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107a2:	69fa      	ldr	r2, [r7, #28]
 80107a4:	429a      	cmp	r2, r3
 80107a6:	d059      	beq.n	801085c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80107a8:	69bb      	ldr	r3, [r7, #24]
 80107aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80107ac:	697a      	ldr	r2, [r7, #20]
 80107ae:	429a      	cmp	r2, r3
 80107b0:	d154      	bne.n	801085c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80107b2:	4b2c      	ldr	r3, [pc, #176]	@ (8010864 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	69ba      	ldr	r2, [r7, #24]
 80107b8:	429a      	cmp	r2, r3
 80107ba:	d10b      	bne.n	80107d4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80107bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107c0:	f383 8811 	msr	BASEPRI, r3
 80107c4:	f3bf 8f6f 	isb	sy
 80107c8:	f3bf 8f4f 	dsb	sy
 80107cc:	60bb      	str	r3, [r7, #8]
}
 80107ce:	bf00      	nop
 80107d0:	bf00      	nop
 80107d2:	e7fd      	b.n	80107d0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80107d4:	69bb      	ldr	r3, [r7, #24]
 80107d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107d8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80107da:	69bb      	ldr	r3, [r7, #24]
 80107dc:	69fa      	ldr	r2, [r7, #28]
 80107de:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80107e0:	69bb      	ldr	r3, [r7, #24]
 80107e2:	699b      	ldr	r3, [r3, #24]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	db04      	blt.n	80107f2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80107e8:	69fb      	ldr	r3, [r7, #28]
 80107ea:	f1c3 0207 	rsb	r2, r3, #7
 80107ee:	69bb      	ldr	r3, [r7, #24]
 80107f0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80107f2:	69bb      	ldr	r3, [r7, #24]
 80107f4:	6959      	ldr	r1, [r3, #20]
 80107f6:	693a      	ldr	r2, [r7, #16]
 80107f8:	4613      	mov	r3, r2
 80107fa:	009b      	lsls	r3, r3, #2
 80107fc:	4413      	add	r3, r2
 80107fe:	009b      	lsls	r3, r3, #2
 8010800:	4a19      	ldr	r2, [pc, #100]	@ (8010868 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8010802:	4413      	add	r3, r2
 8010804:	4299      	cmp	r1, r3
 8010806:	d129      	bne.n	801085c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010808:	69bb      	ldr	r3, [r7, #24]
 801080a:	3304      	adds	r3, #4
 801080c:	4618      	mov	r0, r3
 801080e:	f7fe f8b7 	bl	800e980 <uxListRemove>
 8010812:	4603      	mov	r3, r0
 8010814:	2b00      	cmp	r3, #0
 8010816:	d10a      	bne.n	801082e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8010818:	69bb      	ldr	r3, [r7, #24]
 801081a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801081c:	2201      	movs	r2, #1
 801081e:	fa02 f303 	lsl.w	r3, r2, r3
 8010822:	43da      	mvns	r2, r3
 8010824:	4b11      	ldr	r3, [pc, #68]	@ (801086c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	4013      	ands	r3, r2
 801082a:	4a10      	ldr	r2, [pc, #64]	@ (801086c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801082c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801082e:	69bb      	ldr	r3, [r7, #24]
 8010830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010832:	2201      	movs	r2, #1
 8010834:	409a      	lsls	r2, r3
 8010836:	4b0d      	ldr	r3, [pc, #52]	@ (801086c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	4313      	orrs	r3, r2
 801083c:	4a0b      	ldr	r2, [pc, #44]	@ (801086c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801083e:	6013      	str	r3, [r2, #0]
 8010840:	69bb      	ldr	r3, [r7, #24]
 8010842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010844:	4613      	mov	r3, r2
 8010846:	009b      	lsls	r3, r3, #2
 8010848:	4413      	add	r3, r2
 801084a:	009b      	lsls	r3, r3, #2
 801084c:	4a06      	ldr	r2, [pc, #24]	@ (8010868 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801084e:	441a      	add	r2, r3
 8010850:	69bb      	ldr	r3, [r7, #24]
 8010852:	3304      	adds	r3, #4
 8010854:	4619      	mov	r1, r3
 8010856:	4610      	mov	r0, r2
 8010858:	f7fe f835 	bl	800e8c6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801085c:	bf00      	nop
 801085e:	3720      	adds	r7, #32
 8010860:	46bd      	mov	sp, r7
 8010862:	bd80      	pop	{r7, pc}
 8010864:	200008f8 	.word	0x200008f8
 8010868:	200008fc 	.word	0x200008fc
 801086c:	20000a00 	.word	0x20000a00

08010870 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010870:	b480      	push	{r7}
 8010872:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010874:	4b07      	ldr	r3, [pc, #28]	@ (8010894 <pvTaskIncrementMutexHeldCount+0x24>)
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d004      	beq.n	8010886 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801087c:	4b05      	ldr	r3, [pc, #20]	@ (8010894 <pvTaskIncrementMutexHeldCount+0x24>)
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010882:	3201      	adds	r2, #1
 8010884:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8010886:	4b03      	ldr	r3, [pc, #12]	@ (8010894 <pvTaskIncrementMutexHeldCount+0x24>)
 8010888:	681b      	ldr	r3, [r3, #0]
	}
 801088a:	4618      	mov	r0, r3
 801088c:	46bd      	mov	sp, r7
 801088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010892:	4770      	bx	lr
 8010894:	200008f8 	.word	0x200008f8

08010898 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010898:	b580      	push	{r7, lr}
 801089a:	b084      	sub	sp, #16
 801089c:	af00      	add	r7, sp, #0
 801089e:	6078      	str	r0, [r7, #4]
 80108a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80108a2:	4b29      	ldr	r3, [pc, #164]	@ (8010948 <prvAddCurrentTaskToDelayedList+0xb0>)
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80108a8:	4b28      	ldr	r3, [pc, #160]	@ (801094c <prvAddCurrentTaskToDelayedList+0xb4>)
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	3304      	adds	r3, #4
 80108ae:	4618      	mov	r0, r3
 80108b0:	f7fe f866 	bl	800e980 <uxListRemove>
 80108b4:	4603      	mov	r3, r0
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d10b      	bne.n	80108d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80108ba:	4b24      	ldr	r3, [pc, #144]	@ (801094c <prvAddCurrentTaskToDelayedList+0xb4>)
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108c0:	2201      	movs	r2, #1
 80108c2:	fa02 f303 	lsl.w	r3, r2, r3
 80108c6:	43da      	mvns	r2, r3
 80108c8:	4b21      	ldr	r3, [pc, #132]	@ (8010950 <prvAddCurrentTaskToDelayedList+0xb8>)
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	4013      	ands	r3, r2
 80108ce:	4a20      	ldr	r2, [pc, #128]	@ (8010950 <prvAddCurrentTaskToDelayedList+0xb8>)
 80108d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108d8:	d10a      	bne.n	80108f0 <prvAddCurrentTaskToDelayedList+0x58>
 80108da:	683b      	ldr	r3, [r7, #0]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d007      	beq.n	80108f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108e0:	4b1a      	ldr	r3, [pc, #104]	@ (801094c <prvAddCurrentTaskToDelayedList+0xb4>)
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	3304      	adds	r3, #4
 80108e6:	4619      	mov	r1, r3
 80108e8:	481a      	ldr	r0, [pc, #104]	@ (8010954 <prvAddCurrentTaskToDelayedList+0xbc>)
 80108ea:	f7fd ffec 	bl	800e8c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80108ee:	e026      	b.n	801093e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80108f0:	68fa      	ldr	r2, [r7, #12]
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	4413      	add	r3, r2
 80108f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80108f8:	4b14      	ldr	r3, [pc, #80]	@ (801094c <prvAddCurrentTaskToDelayedList+0xb4>)
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	68ba      	ldr	r2, [r7, #8]
 80108fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010900:	68ba      	ldr	r2, [r7, #8]
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	429a      	cmp	r2, r3
 8010906:	d209      	bcs.n	801091c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010908:	4b13      	ldr	r3, [pc, #76]	@ (8010958 <prvAddCurrentTaskToDelayedList+0xc0>)
 801090a:	681a      	ldr	r2, [r3, #0]
 801090c:	4b0f      	ldr	r3, [pc, #60]	@ (801094c <prvAddCurrentTaskToDelayedList+0xb4>)
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	3304      	adds	r3, #4
 8010912:	4619      	mov	r1, r3
 8010914:	4610      	mov	r0, r2
 8010916:	f7fd fffa 	bl	800e90e <vListInsert>
}
 801091a:	e010      	b.n	801093e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801091c:	4b0f      	ldr	r3, [pc, #60]	@ (801095c <prvAddCurrentTaskToDelayedList+0xc4>)
 801091e:	681a      	ldr	r2, [r3, #0]
 8010920:	4b0a      	ldr	r3, [pc, #40]	@ (801094c <prvAddCurrentTaskToDelayedList+0xb4>)
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	3304      	adds	r3, #4
 8010926:	4619      	mov	r1, r3
 8010928:	4610      	mov	r0, r2
 801092a:	f7fd fff0 	bl	800e90e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801092e:	4b0c      	ldr	r3, [pc, #48]	@ (8010960 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	68ba      	ldr	r2, [r7, #8]
 8010934:	429a      	cmp	r2, r3
 8010936:	d202      	bcs.n	801093e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8010938:	4a09      	ldr	r2, [pc, #36]	@ (8010960 <prvAddCurrentTaskToDelayedList+0xc8>)
 801093a:	68bb      	ldr	r3, [r7, #8]
 801093c:	6013      	str	r3, [r2, #0]
}
 801093e:	bf00      	nop
 8010940:	3710      	adds	r7, #16
 8010942:	46bd      	mov	sp, r7
 8010944:	bd80      	pop	{r7, pc}
 8010946:	bf00      	nop
 8010948:	200009fc 	.word	0x200009fc
 801094c:	200008f8 	.word	0x200008f8
 8010950:	20000a00 	.word	0x20000a00
 8010954:	200009e4 	.word	0x200009e4
 8010958:	200009b4 	.word	0x200009b4
 801095c:	200009b0 	.word	0x200009b0
 8010960:	20000a18 	.word	0x20000a18

08010964 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010964:	b480      	push	{r7}
 8010966:	b085      	sub	sp, #20
 8010968:	af00      	add	r7, sp, #0
 801096a:	60f8      	str	r0, [r7, #12]
 801096c:	60b9      	str	r1, [r7, #8]
 801096e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	3b04      	subs	r3, #4
 8010974:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801097c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	3b04      	subs	r3, #4
 8010982:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010984:	68bb      	ldr	r3, [r7, #8]
 8010986:	f023 0201 	bic.w	r2, r3, #1
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	3b04      	subs	r3, #4
 8010992:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010994:	4a0c      	ldr	r2, [pc, #48]	@ (80109c8 <pxPortInitialiseStack+0x64>)
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	3b14      	subs	r3, #20
 801099e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80109a0:	687a      	ldr	r2, [r7, #4]
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	3b04      	subs	r3, #4
 80109aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	f06f 0202 	mvn.w	r2, #2
 80109b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	3b20      	subs	r3, #32
 80109b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80109ba:	68fb      	ldr	r3, [r7, #12]
}
 80109bc:	4618      	mov	r0, r3
 80109be:	3714      	adds	r7, #20
 80109c0:	46bd      	mov	sp, r7
 80109c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c6:	4770      	bx	lr
 80109c8:	080109cd 	.word	0x080109cd

080109cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80109cc:	b480      	push	{r7}
 80109ce:	b085      	sub	sp, #20
 80109d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80109d2:	2300      	movs	r3, #0
 80109d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80109d6:	4b13      	ldr	r3, [pc, #76]	@ (8010a24 <prvTaskExitError+0x58>)
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109de:	d00b      	beq.n	80109f8 <prvTaskExitError+0x2c>
	__asm volatile
 80109e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109e4:	f383 8811 	msr	BASEPRI, r3
 80109e8:	f3bf 8f6f 	isb	sy
 80109ec:	f3bf 8f4f 	dsb	sy
 80109f0:	60fb      	str	r3, [r7, #12]
}
 80109f2:	bf00      	nop
 80109f4:	bf00      	nop
 80109f6:	e7fd      	b.n	80109f4 <prvTaskExitError+0x28>
	__asm volatile
 80109f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109fc:	f383 8811 	msr	BASEPRI, r3
 8010a00:	f3bf 8f6f 	isb	sy
 8010a04:	f3bf 8f4f 	dsb	sy
 8010a08:	60bb      	str	r3, [r7, #8]
}
 8010a0a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010a0c:	bf00      	nop
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d0fc      	beq.n	8010a0e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010a14:	bf00      	nop
 8010a16:	bf00      	nop
 8010a18:	3714      	adds	r7, #20
 8010a1a:	46bd      	mov	sp, r7
 8010a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a20:	4770      	bx	lr
 8010a22:	bf00      	nop
 8010a24:	2000009c 	.word	0x2000009c
	...

08010a30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010a30:	4b07      	ldr	r3, [pc, #28]	@ (8010a50 <pxCurrentTCBConst2>)
 8010a32:	6819      	ldr	r1, [r3, #0]
 8010a34:	6808      	ldr	r0, [r1, #0]
 8010a36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a3a:	f380 8809 	msr	PSP, r0
 8010a3e:	f3bf 8f6f 	isb	sy
 8010a42:	f04f 0000 	mov.w	r0, #0
 8010a46:	f380 8811 	msr	BASEPRI, r0
 8010a4a:	4770      	bx	lr
 8010a4c:	f3af 8000 	nop.w

08010a50 <pxCurrentTCBConst2>:
 8010a50:	200008f8 	.word	0x200008f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010a54:	bf00      	nop
 8010a56:	bf00      	nop

08010a58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010a58:	4808      	ldr	r0, [pc, #32]	@ (8010a7c <prvPortStartFirstTask+0x24>)
 8010a5a:	6800      	ldr	r0, [r0, #0]
 8010a5c:	6800      	ldr	r0, [r0, #0]
 8010a5e:	f380 8808 	msr	MSP, r0
 8010a62:	f04f 0000 	mov.w	r0, #0
 8010a66:	f380 8814 	msr	CONTROL, r0
 8010a6a:	b662      	cpsie	i
 8010a6c:	b661      	cpsie	f
 8010a6e:	f3bf 8f4f 	dsb	sy
 8010a72:	f3bf 8f6f 	isb	sy
 8010a76:	df00      	svc	0
 8010a78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010a7a:	bf00      	nop
 8010a7c:	e000ed08 	.word	0xe000ed08

08010a80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	b086      	sub	sp, #24
 8010a84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010a86:	4b47      	ldr	r3, [pc, #284]	@ (8010ba4 <xPortStartScheduler+0x124>)
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	4a47      	ldr	r2, [pc, #284]	@ (8010ba8 <xPortStartScheduler+0x128>)
 8010a8c:	4293      	cmp	r3, r2
 8010a8e:	d10b      	bne.n	8010aa8 <xPortStartScheduler+0x28>
	__asm volatile
 8010a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a94:	f383 8811 	msr	BASEPRI, r3
 8010a98:	f3bf 8f6f 	isb	sy
 8010a9c:	f3bf 8f4f 	dsb	sy
 8010aa0:	60fb      	str	r3, [r7, #12]
}
 8010aa2:	bf00      	nop
 8010aa4:	bf00      	nop
 8010aa6:	e7fd      	b.n	8010aa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010aa8:	4b3e      	ldr	r3, [pc, #248]	@ (8010ba4 <xPortStartScheduler+0x124>)
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	4a3f      	ldr	r2, [pc, #252]	@ (8010bac <xPortStartScheduler+0x12c>)
 8010aae:	4293      	cmp	r3, r2
 8010ab0:	d10b      	bne.n	8010aca <xPortStartScheduler+0x4a>
	__asm volatile
 8010ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ab6:	f383 8811 	msr	BASEPRI, r3
 8010aba:	f3bf 8f6f 	isb	sy
 8010abe:	f3bf 8f4f 	dsb	sy
 8010ac2:	613b      	str	r3, [r7, #16]
}
 8010ac4:	bf00      	nop
 8010ac6:	bf00      	nop
 8010ac8:	e7fd      	b.n	8010ac6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010aca:	4b39      	ldr	r3, [pc, #228]	@ (8010bb0 <xPortStartScheduler+0x130>)
 8010acc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010ace:	697b      	ldr	r3, [r7, #20]
 8010ad0:	781b      	ldrb	r3, [r3, #0]
 8010ad2:	b2db      	uxtb	r3, r3
 8010ad4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010ad6:	697b      	ldr	r3, [r7, #20]
 8010ad8:	22ff      	movs	r2, #255	@ 0xff
 8010ada:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010adc:	697b      	ldr	r3, [r7, #20]
 8010ade:	781b      	ldrb	r3, [r3, #0]
 8010ae0:	b2db      	uxtb	r3, r3
 8010ae2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010ae4:	78fb      	ldrb	r3, [r7, #3]
 8010ae6:	b2db      	uxtb	r3, r3
 8010ae8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8010aec:	b2da      	uxtb	r2, r3
 8010aee:	4b31      	ldr	r3, [pc, #196]	@ (8010bb4 <xPortStartScheduler+0x134>)
 8010af0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010af2:	4b31      	ldr	r3, [pc, #196]	@ (8010bb8 <xPortStartScheduler+0x138>)
 8010af4:	2207      	movs	r2, #7
 8010af6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010af8:	e009      	b.n	8010b0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8010afa:	4b2f      	ldr	r3, [pc, #188]	@ (8010bb8 <xPortStartScheduler+0x138>)
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	3b01      	subs	r3, #1
 8010b00:	4a2d      	ldr	r2, [pc, #180]	@ (8010bb8 <xPortStartScheduler+0x138>)
 8010b02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010b04:	78fb      	ldrb	r3, [r7, #3]
 8010b06:	b2db      	uxtb	r3, r3
 8010b08:	005b      	lsls	r3, r3, #1
 8010b0a:	b2db      	uxtb	r3, r3
 8010b0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010b0e:	78fb      	ldrb	r3, [r7, #3]
 8010b10:	b2db      	uxtb	r3, r3
 8010b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010b16:	2b80      	cmp	r3, #128	@ 0x80
 8010b18:	d0ef      	beq.n	8010afa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010b1a:	4b27      	ldr	r3, [pc, #156]	@ (8010bb8 <xPortStartScheduler+0x138>)
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	f1c3 0307 	rsb	r3, r3, #7
 8010b22:	2b04      	cmp	r3, #4
 8010b24:	d00b      	beq.n	8010b3e <xPortStartScheduler+0xbe>
	__asm volatile
 8010b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b2a:	f383 8811 	msr	BASEPRI, r3
 8010b2e:	f3bf 8f6f 	isb	sy
 8010b32:	f3bf 8f4f 	dsb	sy
 8010b36:	60bb      	str	r3, [r7, #8]
}
 8010b38:	bf00      	nop
 8010b3a:	bf00      	nop
 8010b3c:	e7fd      	b.n	8010b3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8010bb8 <xPortStartScheduler+0x138>)
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	021b      	lsls	r3, r3, #8
 8010b44:	4a1c      	ldr	r2, [pc, #112]	@ (8010bb8 <xPortStartScheduler+0x138>)
 8010b46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010b48:	4b1b      	ldr	r3, [pc, #108]	@ (8010bb8 <xPortStartScheduler+0x138>)
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010b50:	4a19      	ldr	r2, [pc, #100]	@ (8010bb8 <xPortStartScheduler+0x138>)
 8010b52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	b2da      	uxtb	r2, r3
 8010b58:	697b      	ldr	r3, [r7, #20]
 8010b5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010b5c:	4b17      	ldr	r3, [pc, #92]	@ (8010bbc <xPortStartScheduler+0x13c>)
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	4a16      	ldr	r2, [pc, #88]	@ (8010bbc <xPortStartScheduler+0x13c>)
 8010b62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010b66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010b68:	4b14      	ldr	r3, [pc, #80]	@ (8010bbc <xPortStartScheduler+0x13c>)
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	4a13      	ldr	r2, [pc, #76]	@ (8010bbc <xPortStartScheduler+0x13c>)
 8010b6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010b72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010b74:	f000 f8da 	bl	8010d2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010b78:	4b11      	ldr	r3, [pc, #68]	@ (8010bc0 <xPortStartScheduler+0x140>)
 8010b7a:	2200      	movs	r2, #0
 8010b7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010b7e:	f000 f8f9 	bl	8010d74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010b82:	4b10      	ldr	r3, [pc, #64]	@ (8010bc4 <xPortStartScheduler+0x144>)
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	4a0f      	ldr	r2, [pc, #60]	@ (8010bc4 <xPortStartScheduler+0x144>)
 8010b88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8010b8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010b8e:	f7ff ff63 	bl	8010a58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010b92:	f7ff fa7f 	bl	8010094 <vTaskSwitchContext>
	prvTaskExitError();
 8010b96:	f7ff ff19 	bl	80109cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010b9a:	2300      	movs	r3, #0
}
 8010b9c:	4618      	mov	r0, r3
 8010b9e:	3718      	adds	r7, #24
 8010ba0:	46bd      	mov	sp, r7
 8010ba2:	bd80      	pop	{r7, pc}
 8010ba4:	e000ed00 	.word	0xe000ed00
 8010ba8:	410fc271 	.word	0x410fc271
 8010bac:	410fc270 	.word	0x410fc270
 8010bb0:	e000e400 	.word	0xe000e400
 8010bb4:	20000a24 	.word	0x20000a24
 8010bb8:	20000a28 	.word	0x20000a28
 8010bbc:	e000ed20 	.word	0xe000ed20
 8010bc0:	2000009c 	.word	0x2000009c
 8010bc4:	e000ef34 	.word	0xe000ef34

08010bc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010bc8:	b480      	push	{r7}
 8010bca:	b083      	sub	sp, #12
 8010bcc:	af00      	add	r7, sp, #0
	__asm volatile
 8010bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bd2:	f383 8811 	msr	BASEPRI, r3
 8010bd6:	f3bf 8f6f 	isb	sy
 8010bda:	f3bf 8f4f 	dsb	sy
 8010bde:	607b      	str	r3, [r7, #4]
}
 8010be0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010be2:	4b10      	ldr	r3, [pc, #64]	@ (8010c24 <vPortEnterCritical+0x5c>)
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	3301      	adds	r3, #1
 8010be8:	4a0e      	ldr	r2, [pc, #56]	@ (8010c24 <vPortEnterCritical+0x5c>)
 8010bea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010bec:	4b0d      	ldr	r3, [pc, #52]	@ (8010c24 <vPortEnterCritical+0x5c>)
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	2b01      	cmp	r3, #1
 8010bf2:	d110      	bne.n	8010c16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8010c28 <vPortEnterCritical+0x60>)
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	b2db      	uxtb	r3, r3
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d00b      	beq.n	8010c16 <vPortEnterCritical+0x4e>
	__asm volatile
 8010bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c02:	f383 8811 	msr	BASEPRI, r3
 8010c06:	f3bf 8f6f 	isb	sy
 8010c0a:	f3bf 8f4f 	dsb	sy
 8010c0e:	603b      	str	r3, [r7, #0]
}
 8010c10:	bf00      	nop
 8010c12:	bf00      	nop
 8010c14:	e7fd      	b.n	8010c12 <vPortEnterCritical+0x4a>
	}
}
 8010c16:	bf00      	nop
 8010c18:	370c      	adds	r7, #12
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c20:	4770      	bx	lr
 8010c22:	bf00      	nop
 8010c24:	2000009c 	.word	0x2000009c
 8010c28:	e000ed04 	.word	0xe000ed04

08010c2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010c2c:	b480      	push	{r7}
 8010c2e:	b083      	sub	sp, #12
 8010c30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010c32:	4b12      	ldr	r3, [pc, #72]	@ (8010c7c <vPortExitCritical+0x50>)
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d10b      	bne.n	8010c52 <vPortExitCritical+0x26>
	__asm volatile
 8010c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c3e:	f383 8811 	msr	BASEPRI, r3
 8010c42:	f3bf 8f6f 	isb	sy
 8010c46:	f3bf 8f4f 	dsb	sy
 8010c4a:	607b      	str	r3, [r7, #4]
}
 8010c4c:	bf00      	nop
 8010c4e:	bf00      	nop
 8010c50:	e7fd      	b.n	8010c4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010c52:	4b0a      	ldr	r3, [pc, #40]	@ (8010c7c <vPortExitCritical+0x50>)
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	3b01      	subs	r3, #1
 8010c58:	4a08      	ldr	r2, [pc, #32]	@ (8010c7c <vPortExitCritical+0x50>)
 8010c5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010c5c:	4b07      	ldr	r3, [pc, #28]	@ (8010c7c <vPortExitCritical+0x50>)
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d105      	bne.n	8010c70 <vPortExitCritical+0x44>
 8010c64:	2300      	movs	r3, #0
 8010c66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010c68:	683b      	ldr	r3, [r7, #0]
 8010c6a:	f383 8811 	msr	BASEPRI, r3
}
 8010c6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010c70:	bf00      	nop
 8010c72:	370c      	adds	r7, #12
 8010c74:	46bd      	mov	sp, r7
 8010c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c7a:	4770      	bx	lr
 8010c7c:	2000009c 	.word	0x2000009c

08010c80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010c80:	f3ef 8009 	mrs	r0, PSP
 8010c84:	f3bf 8f6f 	isb	sy
 8010c88:	4b15      	ldr	r3, [pc, #84]	@ (8010ce0 <pxCurrentTCBConst>)
 8010c8a:	681a      	ldr	r2, [r3, #0]
 8010c8c:	f01e 0f10 	tst.w	lr, #16
 8010c90:	bf08      	it	eq
 8010c92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010c96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c9a:	6010      	str	r0, [r2, #0]
 8010c9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010ca0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010ca4:	f380 8811 	msr	BASEPRI, r0
 8010ca8:	f3bf 8f4f 	dsb	sy
 8010cac:	f3bf 8f6f 	isb	sy
 8010cb0:	f7ff f9f0 	bl	8010094 <vTaskSwitchContext>
 8010cb4:	f04f 0000 	mov.w	r0, #0
 8010cb8:	f380 8811 	msr	BASEPRI, r0
 8010cbc:	bc09      	pop	{r0, r3}
 8010cbe:	6819      	ldr	r1, [r3, #0]
 8010cc0:	6808      	ldr	r0, [r1, #0]
 8010cc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cc6:	f01e 0f10 	tst.w	lr, #16
 8010cca:	bf08      	it	eq
 8010ccc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010cd0:	f380 8809 	msr	PSP, r0
 8010cd4:	f3bf 8f6f 	isb	sy
 8010cd8:	4770      	bx	lr
 8010cda:	bf00      	nop
 8010cdc:	f3af 8000 	nop.w

08010ce0 <pxCurrentTCBConst>:
 8010ce0:	200008f8 	.word	0x200008f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010ce4:	bf00      	nop
 8010ce6:	bf00      	nop

08010ce8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b082      	sub	sp, #8
 8010cec:	af00      	add	r7, sp, #0
	__asm volatile
 8010cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cf2:	f383 8811 	msr	BASEPRI, r3
 8010cf6:	f3bf 8f6f 	isb	sy
 8010cfa:	f3bf 8f4f 	dsb	sy
 8010cfe:	607b      	str	r3, [r7, #4]
}
 8010d00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010d02:	f7ff f90d 	bl	800ff20 <xTaskIncrementTick>
 8010d06:	4603      	mov	r3, r0
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d003      	beq.n	8010d14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010d0c:	4b06      	ldr	r3, [pc, #24]	@ (8010d28 <SysTick_Handler+0x40>)
 8010d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d12:	601a      	str	r2, [r3, #0]
 8010d14:	2300      	movs	r3, #0
 8010d16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010d18:	683b      	ldr	r3, [r7, #0]
 8010d1a:	f383 8811 	msr	BASEPRI, r3
}
 8010d1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010d20:	bf00      	nop
 8010d22:	3708      	adds	r7, #8
 8010d24:	46bd      	mov	sp, r7
 8010d26:	bd80      	pop	{r7, pc}
 8010d28:	e000ed04 	.word	0xe000ed04

08010d2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010d2c:	b480      	push	{r7}
 8010d2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010d30:	4b0b      	ldr	r3, [pc, #44]	@ (8010d60 <vPortSetupTimerInterrupt+0x34>)
 8010d32:	2200      	movs	r2, #0
 8010d34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010d36:	4b0b      	ldr	r3, [pc, #44]	@ (8010d64 <vPortSetupTimerInterrupt+0x38>)
 8010d38:	2200      	movs	r2, #0
 8010d3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8010d68 <vPortSetupTimerInterrupt+0x3c>)
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	4a0a      	ldr	r2, [pc, #40]	@ (8010d6c <vPortSetupTimerInterrupt+0x40>)
 8010d42:	fba2 2303 	umull	r2, r3, r2, r3
 8010d46:	099b      	lsrs	r3, r3, #6
 8010d48:	4a09      	ldr	r2, [pc, #36]	@ (8010d70 <vPortSetupTimerInterrupt+0x44>)
 8010d4a:	3b01      	subs	r3, #1
 8010d4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010d4e:	4b04      	ldr	r3, [pc, #16]	@ (8010d60 <vPortSetupTimerInterrupt+0x34>)
 8010d50:	2207      	movs	r2, #7
 8010d52:	601a      	str	r2, [r3, #0]
}
 8010d54:	bf00      	nop
 8010d56:	46bd      	mov	sp, r7
 8010d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d5c:	4770      	bx	lr
 8010d5e:	bf00      	nop
 8010d60:	e000e010 	.word	0xe000e010
 8010d64:	e000e018 	.word	0xe000e018
 8010d68:	2000006c 	.word	0x2000006c
 8010d6c:	10624dd3 	.word	0x10624dd3
 8010d70:	e000e014 	.word	0xe000e014

08010d74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010d74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010d84 <vPortEnableVFP+0x10>
 8010d78:	6801      	ldr	r1, [r0, #0]
 8010d7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8010d7e:	6001      	str	r1, [r0, #0]
 8010d80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010d82:	bf00      	nop
 8010d84:	e000ed88 	.word	0xe000ed88

08010d88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010d88:	b480      	push	{r7}
 8010d8a:	b085      	sub	sp, #20
 8010d8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010d8e:	f3ef 8305 	mrs	r3, IPSR
 8010d92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	2b0f      	cmp	r3, #15
 8010d98:	d915      	bls.n	8010dc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010d9a:	4a18      	ldr	r2, [pc, #96]	@ (8010dfc <vPortValidateInterruptPriority+0x74>)
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	4413      	add	r3, r2
 8010da0:	781b      	ldrb	r3, [r3, #0]
 8010da2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010da4:	4b16      	ldr	r3, [pc, #88]	@ (8010e00 <vPortValidateInterruptPriority+0x78>)
 8010da6:	781b      	ldrb	r3, [r3, #0]
 8010da8:	7afa      	ldrb	r2, [r7, #11]
 8010daa:	429a      	cmp	r2, r3
 8010dac:	d20b      	bcs.n	8010dc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8010dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010db2:	f383 8811 	msr	BASEPRI, r3
 8010db6:	f3bf 8f6f 	isb	sy
 8010dba:	f3bf 8f4f 	dsb	sy
 8010dbe:	607b      	str	r3, [r7, #4]
}
 8010dc0:	bf00      	nop
 8010dc2:	bf00      	nop
 8010dc4:	e7fd      	b.n	8010dc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8010e04 <vPortValidateInterruptPriority+0x7c>)
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8010dce:	4b0e      	ldr	r3, [pc, #56]	@ (8010e08 <vPortValidateInterruptPriority+0x80>)
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	429a      	cmp	r2, r3
 8010dd4:	d90b      	bls.n	8010dee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dda:	f383 8811 	msr	BASEPRI, r3
 8010dde:	f3bf 8f6f 	isb	sy
 8010de2:	f3bf 8f4f 	dsb	sy
 8010de6:	603b      	str	r3, [r7, #0]
}
 8010de8:	bf00      	nop
 8010dea:	bf00      	nop
 8010dec:	e7fd      	b.n	8010dea <vPortValidateInterruptPriority+0x62>
	}
 8010dee:	bf00      	nop
 8010df0:	3714      	adds	r7, #20
 8010df2:	46bd      	mov	sp, r7
 8010df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df8:	4770      	bx	lr
 8010dfa:	bf00      	nop
 8010dfc:	e000e3f0 	.word	0xe000e3f0
 8010e00:	20000a24 	.word	0x20000a24
 8010e04:	e000ed0c 	.word	0xe000ed0c
 8010e08:	20000a28 	.word	0x20000a28

08010e0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010e0c:	b580      	push	{r7, lr}
 8010e0e:	b08a      	sub	sp, #40	@ 0x28
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010e14:	2300      	movs	r3, #0
 8010e16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010e18:	f7fe ffb4 	bl	800fd84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010e1c:	4b5c      	ldr	r3, [pc, #368]	@ (8010f90 <pvPortMalloc+0x184>)
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d101      	bne.n	8010e28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010e24:	f000 f924 	bl	8011070 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010e28:	4b5a      	ldr	r3, [pc, #360]	@ (8010f94 <pvPortMalloc+0x188>)
 8010e2a:	681a      	ldr	r2, [r3, #0]
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	4013      	ands	r3, r2
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	f040 8095 	bne.w	8010f60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d01e      	beq.n	8010e7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8010e3c:	2208      	movs	r2, #8
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	4413      	add	r3, r2
 8010e42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	f003 0307 	and.w	r3, r3, #7
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d015      	beq.n	8010e7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	f023 0307 	bic.w	r3, r3, #7
 8010e54:	3308      	adds	r3, #8
 8010e56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	f003 0307 	and.w	r3, r3, #7
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d00b      	beq.n	8010e7a <pvPortMalloc+0x6e>
	__asm volatile
 8010e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e66:	f383 8811 	msr	BASEPRI, r3
 8010e6a:	f3bf 8f6f 	isb	sy
 8010e6e:	f3bf 8f4f 	dsb	sy
 8010e72:	617b      	str	r3, [r7, #20]
}
 8010e74:	bf00      	nop
 8010e76:	bf00      	nop
 8010e78:	e7fd      	b.n	8010e76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d06f      	beq.n	8010f60 <pvPortMalloc+0x154>
 8010e80:	4b45      	ldr	r3, [pc, #276]	@ (8010f98 <pvPortMalloc+0x18c>)
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	687a      	ldr	r2, [r7, #4]
 8010e86:	429a      	cmp	r2, r3
 8010e88:	d86a      	bhi.n	8010f60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010e8a:	4b44      	ldr	r3, [pc, #272]	@ (8010f9c <pvPortMalloc+0x190>)
 8010e8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010e8e:	4b43      	ldr	r3, [pc, #268]	@ (8010f9c <pvPortMalloc+0x190>)
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010e94:	e004      	b.n	8010ea0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ea2:	685b      	ldr	r3, [r3, #4]
 8010ea4:	687a      	ldr	r2, [r7, #4]
 8010ea6:	429a      	cmp	r2, r3
 8010ea8:	d903      	bls.n	8010eb2 <pvPortMalloc+0xa6>
 8010eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d1f1      	bne.n	8010e96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010eb2:	4b37      	ldr	r3, [pc, #220]	@ (8010f90 <pvPortMalloc+0x184>)
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010eb8:	429a      	cmp	r2, r3
 8010eba:	d051      	beq.n	8010f60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010ebc:	6a3b      	ldr	r3, [r7, #32]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	2208      	movs	r2, #8
 8010ec2:	4413      	add	r3, r2
 8010ec4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ec8:	681a      	ldr	r2, [r3, #0]
 8010eca:	6a3b      	ldr	r3, [r7, #32]
 8010ecc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ed0:	685a      	ldr	r2, [r3, #4]
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	1ad2      	subs	r2, r2, r3
 8010ed6:	2308      	movs	r3, #8
 8010ed8:	005b      	lsls	r3, r3, #1
 8010eda:	429a      	cmp	r2, r3
 8010edc:	d920      	bls.n	8010f20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	4413      	add	r3, r2
 8010ee4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010ee6:	69bb      	ldr	r3, [r7, #24]
 8010ee8:	f003 0307 	and.w	r3, r3, #7
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d00b      	beq.n	8010f08 <pvPortMalloc+0xfc>
	__asm volatile
 8010ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ef4:	f383 8811 	msr	BASEPRI, r3
 8010ef8:	f3bf 8f6f 	isb	sy
 8010efc:	f3bf 8f4f 	dsb	sy
 8010f00:	613b      	str	r3, [r7, #16]
}
 8010f02:	bf00      	nop
 8010f04:	bf00      	nop
 8010f06:	e7fd      	b.n	8010f04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f0a:	685a      	ldr	r2, [r3, #4]
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	1ad2      	subs	r2, r2, r3
 8010f10:	69bb      	ldr	r3, [r7, #24]
 8010f12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f16:	687a      	ldr	r2, [r7, #4]
 8010f18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010f1a:	69b8      	ldr	r0, [r7, #24]
 8010f1c:	f000 f90a 	bl	8011134 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010f20:	4b1d      	ldr	r3, [pc, #116]	@ (8010f98 <pvPortMalloc+0x18c>)
 8010f22:	681a      	ldr	r2, [r3, #0]
 8010f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f26:	685b      	ldr	r3, [r3, #4]
 8010f28:	1ad3      	subs	r3, r2, r3
 8010f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8010f98 <pvPortMalloc+0x18c>)
 8010f2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010f2e:	4b1a      	ldr	r3, [pc, #104]	@ (8010f98 <pvPortMalloc+0x18c>)
 8010f30:	681a      	ldr	r2, [r3, #0]
 8010f32:	4b1b      	ldr	r3, [pc, #108]	@ (8010fa0 <pvPortMalloc+0x194>)
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	429a      	cmp	r2, r3
 8010f38:	d203      	bcs.n	8010f42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010f3a:	4b17      	ldr	r3, [pc, #92]	@ (8010f98 <pvPortMalloc+0x18c>)
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	4a18      	ldr	r2, [pc, #96]	@ (8010fa0 <pvPortMalloc+0x194>)
 8010f40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f44:	685a      	ldr	r2, [r3, #4]
 8010f46:	4b13      	ldr	r3, [pc, #76]	@ (8010f94 <pvPortMalloc+0x188>)
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	431a      	orrs	r2, r3
 8010f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f52:	2200      	movs	r2, #0
 8010f54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010f56:	4b13      	ldr	r3, [pc, #76]	@ (8010fa4 <pvPortMalloc+0x198>)
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	3301      	adds	r3, #1
 8010f5c:	4a11      	ldr	r2, [pc, #68]	@ (8010fa4 <pvPortMalloc+0x198>)
 8010f5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010f60:	f7fe ff1e 	bl	800fda0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010f64:	69fb      	ldr	r3, [r7, #28]
 8010f66:	f003 0307 	and.w	r3, r3, #7
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d00b      	beq.n	8010f86 <pvPortMalloc+0x17a>
	__asm volatile
 8010f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f72:	f383 8811 	msr	BASEPRI, r3
 8010f76:	f3bf 8f6f 	isb	sy
 8010f7a:	f3bf 8f4f 	dsb	sy
 8010f7e:	60fb      	str	r3, [r7, #12]
}
 8010f80:	bf00      	nop
 8010f82:	bf00      	nop
 8010f84:	e7fd      	b.n	8010f82 <pvPortMalloc+0x176>
	return pvReturn;
 8010f86:	69fb      	ldr	r3, [r7, #28]
}
 8010f88:	4618      	mov	r0, r3
 8010f8a:	3728      	adds	r7, #40	@ 0x28
 8010f8c:	46bd      	mov	sp, r7
 8010f8e:	bd80      	pop	{r7, pc}
 8010f90:	20004634 	.word	0x20004634
 8010f94:	20004648 	.word	0x20004648
 8010f98:	20004638 	.word	0x20004638
 8010f9c:	2000462c 	.word	0x2000462c
 8010fa0:	2000463c 	.word	0x2000463c
 8010fa4:	20004640 	.word	0x20004640

08010fa8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b086      	sub	sp, #24
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d04f      	beq.n	801105a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010fba:	2308      	movs	r3, #8
 8010fbc:	425b      	negs	r3, r3
 8010fbe:	697a      	ldr	r2, [r7, #20]
 8010fc0:	4413      	add	r3, r2
 8010fc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010fc4:	697b      	ldr	r3, [r7, #20]
 8010fc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010fc8:	693b      	ldr	r3, [r7, #16]
 8010fca:	685a      	ldr	r2, [r3, #4]
 8010fcc:	4b25      	ldr	r3, [pc, #148]	@ (8011064 <vPortFree+0xbc>)
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	4013      	ands	r3, r2
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d10b      	bne.n	8010fee <vPortFree+0x46>
	__asm volatile
 8010fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fda:	f383 8811 	msr	BASEPRI, r3
 8010fde:	f3bf 8f6f 	isb	sy
 8010fe2:	f3bf 8f4f 	dsb	sy
 8010fe6:	60fb      	str	r3, [r7, #12]
}
 8010fe8:	bf00      	nop
 8010fea:	bf00      	nop
 8010fec:	e7fd      	b.n	8010fea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010fee:	693b      	ldr	r3, [r7, #16]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d00b      	beq.n	801100e <vPortFree+0x66>
	__asm volatile
 8010ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ffa:	f383 8811 	msr	BASEPRI, r3
 8010ffe:	f3bf 8f6f 	isb	sy
 8011002:	f3bf 8f4f 	dsb	sy
 8011006:	60bb      	str	r3, [r7, #8]
}
 8011008:	bf00      	nop
 801100a:	bf00      	nop
 801100c:	e7fd      	b.n	801100a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801100e:	693b      	ldr	r3, [r7, #16]
 8011010:	685a      	ldr	r2, [r3, #4]
 8011012:	4b14      	ldr	r3, [pc, #80]	@ (8011064 <vPortFree+0xbc>)
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	4013      	ands	r3, r2
 8011018:	2b00      	cmp	r3, #0
 801101a:	d01e      	beq.n	801105a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801101c:	693b      	ldr	r3, [r7, #16]
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	2b00      	cmp	r3, #0
 8011022:	d11a      	bne.n	801105a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011024:	693b      	ldr	r3, [r7, #16]
 8011026:	685a      	ldr	r2, [r3, #4]
 8011028:	4b0e      	ldr	r3, [pc, #56]	@ (8011064 <vPortFree+0xbc>)
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	43db      	mvns	r3, r3
 801102e:	401a      	ands	r2, r3
 8011030:	693b      	ldr	r3, [r7, #16]
 8011032:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011034:	f7fe fea6 	bl	800fd84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011038:	693b      	ldr	r3, [r7, #16]
 801103a:	685a      	ldr	r2, [r3, #4]
 801103c:	4b0a      	ldr	r3, [pc, #40]	@ (8011068 <vPortFree+0xc0>)
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	4413      	add	r3, r2
 8011042:	4a09      	ldr	r2, [pc, #36]	@ (8011068 <vPortFree+0xc0>)
 8011044:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011046:	6938      	ldr	r0, [r7, #16]
 8011048:	f000 f874 	bl	8011134 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801104c:	4b07      	ldr	r3, [pc, #28]	@ (801106c <vPortFree+0xc4>)
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	3301      	adds	r3, #1
 8011052:	4a06      	ldr	r2, [pc, #24]	@ (801106c <vPortFree+0xc4>)
 8011054:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011056:	f7fe fea3 	bl	800fda0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801105a:	bf00      	nop
 801105c:	3718      	adds	r7, #24
 801105e:	46bd      	mov	sp, r7
 8011060:	bd80      	pop	{r7, pc}
 8011062:	bf00      	nop
 8011064:	20004648 	.word	0x20004648
 8011068:	20004638 	.word	0x20004638
 801106c:	20004644 	.word	0x20004644

08011070 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011070:	b480      	push	{r7}
 8011072:	b085      	sub	sp, #20
 8011074:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011076:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801107a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801107c:	4b27      	ldr	r3, [pc, #156]	@ (801111c <prvHeapInit+0xac>)
 801107e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	f003 0307 	and.w	r3, r3, #7
 8011086:	2b00      	cmp	r3, #0
 8011088:	d00c      	beq.n	80110a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	3307      	adds	r3, #7
 801108e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	f023 0307 	bic.w	r3, r3, #7
 8011096:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011098:	68ba      	ldr	r2, [r7, #8]
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	1ad3      	subs	r3, r2, r3
 801109e:	4a1f      	ldr	r2, [pc, #124]	@ (801111c <prvHeapInit+0xac>)
 80110a0:	4413      	add	r3, r2
 80110a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80110a8:	4a1d      	ldr	r2, [pc, #116]	@ (8011120 <prvHeapInit+0xb0>)
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80110ae:	4b1c      	ldr	r3, [pc, #112]	@ (8011120 <prvHeapInit+0xb0>)
 80110b0:	2200      	movs	r2, #0
 80110b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	68ba      	ldr	r2, [r7, #8]
 80110b8:	4413      	add	r3, r2
 80110ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80110bc:	2208      	movs	r2, #8
 80110be:	68fb      	ldr	r3, [r7, #12]
 80110c0:	1a9b      	subs	r3, r3, r2
 80110c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	f023 0307 	bic.w	r3, r3, #7
 80110ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	4a15      	ldr	r2, [pc, #84]	@ (8011124 <prvHeapInit+0xb4>)
 80110d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80110d2:	4b14      	ldr	r3, [pc, #80]	@ (8011124 <prvHeapInit+0xb4>)
 80110d4:	681b      	ldr	r3, [r3, #0]
 80110d6:	2200      	movs	r2, #0
 80110d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80110da:	4b12      	ldr	r3, [pc, #72]	@ (8011124 <prvHeapInit+0xb4>)
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	2200      	movs	r2, #0
 80110e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80110e6:	683b      	ldr	r3, [r7, #0]
 80110e8:	68fa      	ldr	r2, [r7, #12]
 80110ea:	1ad2      	subs	r2, r2, r3
 80110ec:	683b      	ldr	r3, [r7, #0]
 80110ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80110f0:	4b0c      	ldr	r3, [pc, #48]	@ (8011124 <prvHeapInit+0xb4>)
 80110f2:	681a      	ldr	r2, [r3, #0]
 80110f4:	683b      	ldr	r3, [r7, #0]
 80110f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80110f8:	683b      	ldr	r3, [r7, #0]
 80110fa:	685b      	ldr	r3, [r3, #4]
 80110fc:	4a0a      	ldr	r2, [pc, #40]	@ (8011128 <prvHeapInit+0xb8>)
 80110fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011100:	683b      	ldr	r3, [r7, #0]
 8011102:	685b      	ldr	r3, [r3, #4]
 8011104:	4a09      	ldr	r2, [pc, #36]	@ (801112c <prvHeapInit+0xbc>)
 8011106:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011108:	4b09      	ldr	r3, [pc, #36]	@ (8011130 <prvHeapInit+0xc0>)
 801110a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801110e:	601a      	str	r2, [r3, #0]
}
 8011110:	bf00      	nop
 8011112:	3714      	adds	r7, #20
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr
 801111c:	20000a2c 	.word	0x20000a2c
 8011120:	2000462c 	.word	0x2000462c
 8011124:	20004634 	.word	0x20004634
 8011128:	2000463c 	.word	0x2000463c
 801112c:	20004638 	.word	0x20004638
 8011130:	20004648 	.word	0x20004648

08011134 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011134:	b480      	push	{r7}
 8011136:	b085      	sub	sp, #20
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801113c:	4b28      	ldr	r3, [pc, #160]	@ (80111e0 <prvInsertBlockIntoFreeList+0xac>)
 801113e:	60fb      	str	r3, [r7, #12]
 8011140:	e002      	b.n	8011148 <prvInsertBlockIntoFreeList+0x14>
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	60fb      	str	r3, [r7, #12]
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	687a      	ldr	r2, [r7, #4]
 801114e:	429a      	cmp	r2, r3
 8011150:	d8f7      	bhi.n	8011142 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	685b      	ldr	r3, [r3, #4]
 801115a:	68ba      	ldr	r2, [r7, #8]
 801115c:	4413      	add	r3, r2
 801115e:	687a      	ldr	r2, [r7, #4]
 8011160:	429a      	cmp	r2, r3
 8011162:	d108      	bne.n	8011176 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	685a      	ldr	r2, [r3, #4]
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	685b      	ldr	r3, [r3, #4]
 801116c:	441a      	add	r2, r3
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	685b      	ldr	r3, [r3, #4]
 801117e:	68ba      	ldr	r2, [r7, #8]
 8011180:	441a      	add	r2, r3
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	429a      	cmp	r2, r3
 8011188:	d118      	bne.n	80111bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	681a      	ldr	r2, [r3, #0]
 801118e:	4b15      	ldr	r3, [pc, #84]	@ (80111e4 <prvInsertBlockIntoFreeList+0xb0>)
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	429a      	cmp	r2, r3
 8011194:	d00d      	beq.n	80111b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	685a      	ldr	r2, [r3, #4]
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	685b      	ldr	r3, [r3, #4]
 80111a0:	441a      	add	r2, r3
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	681b      	ldr	r3, [r3, #0]
 80111aa:	681a      	ldr	r2, [r3, #0]
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	601a      	str	r2, [r3, #0]
 80111b0:	e008      	b.n	80111c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80111b2:	4b0c      	ldr	r3, [pc, #48]	@ (80111e4 <prvInsertBlockIntoFreeList+0xb0>)
 80111b4:	681a      	ldr	r2, [r3, #0]
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	601a      	str	r2, [r3, #0]
 80111ba:	e003      	b.n	80111c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	681a      	ldr	r2, [r3, #0]
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80111c4:	68fa      	ldr	r2, [r7, #12]
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	429a      	cmp	r2, r3
 80111ca:	d002      	beq.n	80111d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	687a      	ldr	r2, [r7, #4]
 80111d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80111d2:	bf00      	nop
 80111d4:	3714      	adds	r7, #20
 80111d6:	46bd      	mov	sp, r7
 80111d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111dc:	4770      	bx	lr
 80111de:	bf00      	nop
 80111e0:	2000462c 	.word	0x2000462c
 80111e4:	20004634 	.word	0x20004634

080111e8 <malloc>:
 80111e8:	4b02      	ldr	r3, [pc, #8]	@ (80111f4 <malloc+0xc>)
 80111ea:	4601      	mov	r1, r0
 80111ec:	6818      	ldr	r0, [r3, #0]
 80111ee:	f000 b82d 	b.w	801124c <_malloc_r>
 80111f2:	bf00      	nop
 80111f4:	200000ac 	.word	0x200000ac

080111f8 <free>:
 80111f8:	4b02      	ldr	r3, [pc, #8]	@ (8011204 <free+0xc>)
 80111fa:	4601      	mov	r1, r0
 80111fc:	6818      	ldr	r0, [r3, #0]
 80111fe:	f000 bafd 	b.w	80117fc <_free_r>
 8011202:	bf00      	nop
 8011204:	200000ac 	.word	0x200000ac

08011208 <sbrk_aligned>:
 8011208:	b570      	push	{r4, r5, r6, lr}
 801120a:	4e0f      	ldr	r6, [pc, #60]	@ (8011248 <sbrk_aligned+0x40>)
 801120c:	460c      	mov	r4, r1
 801120e:	6831      	ldr	r1, [r6, #0]
 8011210:	4605      	mov	r5, r0
 8011212:	b911      	cbnz	r1, 801121a <sbrk_aligned+0x12>
 8011214:	f000 fa76 	bl	8011704 <_sbrk_r>
 8011218:	6030      	str	r0, [r6, #0]
 801121a:	4621      	mov	r1, r4
 801121c:	4628      	mov	r0, r5
 801121e:	f000 fa71 	bl	8011704 <_sbrk_r>
 8011222:	1c43      	adds	r3, r0, #1
 8011224:	d103      	bne.n	801122e <sbrk_aligned+0x26>
 8011226:	f04f 34ff 	mov.w	r4, #4294967295
 801122a:	4620      	mov	r0, r4
 801122c:	bd70      	pop	{r4, r5, r6, pc}
 801122e:	1cc4      	adds	r4, r0, #3
 8011230:	f024 0403 	bic.w	r4, r4, #3
 8011234:	42a0      	cmp	r0, r4
 8011236:	d0f8      	beq.n	801122a <sbrk_aligned+0x22>
 8011238:	1a21      	subs	r1, r4, r0
 801123a:	4628      	mov	r0, r5
 801123c:	f000 fa62 	bl	8011704 <_sbrk_r>
 8011240:	3001      	adds	r0, #1
 8011242:	d1f2      	bne.n	801122a <sbrk_aligned+0x22>
 8011244:	e7ef      	b.n	8011226 <sbrk_aligned+0x1e>
 8011246:	bf00      	nop
 8011248:	2000464c 	.word	0x2000464c

0801124c <_malloc_r>:
 801124c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011250:	1ccd      	adds	r5, r1, #3
 8011252:	f025 0503 	bic.w	r5, r5, #3
 8011256:	3508      	adds	r5, #8
 8011258:	2d0c      	cmp	r5, #12
 801125a:	bf38      	it	cc
 801125c:	250c      	movcc	r5, #12
 801125e:	2d00      	cmp	r5, #0
 8011260:	4606      	mov	r6, r0
 8011262:	db01      	blt.n	8011268 <_malloc_r+0x1c>
 8011264:	42a9      	cmp	r1, r5
 8011266:	d904      	bls.n	8011272 <_malloc_r+0x26>
 8011268:	230c      	movs	r3, #12
 801126a:	6033      	str	r3, [r6, #0]
 801126c:	2000      	movs	r0, #0
 801126e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011272:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011348 <_malloc_r+0xfc>
 8011276:	f000 f869 	bl	801134c <__malloc_lock>
 801127a:	f8d8 3000 	ldr.w	r3, [r8]
 801127e:	461c      	mov	r4, r3
 8011280:	bb44      	cbnz	r4, 80112d4 <_malloc_r+0x88>
 8011282:	4629      	mov	r1, r5
 8011284:	4630      	mov	r0, r6
 8011286:	f7ff ffbf 	bl	8011208 <sbrk_aligned>
 801128a:	1c43      	adds	r3, r0, #1
 801128c:	4604      	mov	r4, r0
 801128e:	d158      	bne.n	8011342 <_malloc_r+0xf6>
 8011290:	f8d8 4000 	ldr.w	r4, [r8]
 8011294:	4627      	mov	r7, r4
 8011296:	2f00      	cmp	r7, #0
 8011298:	d143      	bne.n	8011322 <_malloc_r+0xd6>
 801129a:	2c00      	cmp	r4, #0
 801129c:	d04b      	beq.n	8011336 <_malloc_r+0xea>
 801129e:	6823      	ldr	r3, [r4, #0]
 80112a0:	4639      	mov	r1, r7
 80112a2:	4630      	mov	r0, r6
 80112a4:	eb04 0903 	add.w	r9, r4, r3
 80112a8:	f000 fa2c 	bl	8011704 <_sbrk_r>
 80112ac:	4581      	cmp	r9, r0
 80112ae:	d142      	bne.n	8011336 <_malloc_r+0xea>
 80112b0:	6821      	ldr	r1, [r4, #0]
 80112b2:	1a6d      	subs	r5, r5, r1
 80112b4:	4629      	mov	r1, r5
 80112b6:	4630      	mov	r0, r6
 80112b8:	f7ff ffa6 	bl	8011208 <sbrk_aligned>
 80112bc:	3001      	adds	r0, #1
 80112be:	d03a      	beq.n	8011336 <_malloc_r+0xea>
 80112c0:	6823      	ldr	r3, [r4, #0]
 80112c2:	442b      	add	r3, r5
 80112c4:	6023      	str	r3, [r4, #0]
 80112c6:	f8d8 3000 	ldr.w	r3, [r8]
 80112ca:	685a      	ldr	r2, [r3, #4]
 80112cc:	bb62      	cbnz	r2, 8011328 <_malloc_r+0xdc>
 80112ce:	f8c8 7000 	str.w	r7, [r8]
 80112d2:	e00f      	b.n	80112f4 <_malloc_r+0xa8>
 80112d4:	6822      	ldr	r2, [r4, #0]
 80112d6:	1b52      	subs	r2, r2, r5
 80112d8:	d420      	bmi.n	801131c <_malloc_r+0xd0>
 80112da:	2a0b      	cmp	r2, #11
 80112dc:	d917      	bls.n	801130e <_malloc_r+0xc2>
 80112de:	1961      	adds	r1, r4, r5
 80112e0:	42a3      	cmp	r3, r4
 80112e2:	6025      	str	r5, [r4, #0]
 80112e4:	bf18      	it	ne
 80112e6:	6059      	strne	r1, [r3, #4]
 80112e8:	6863      	ldr	r3, [r4, #4]
 80112ea:	bf08      	it	eq
 80112ec:	f8c8 1000 	streq.w	r1, [r8]
 80112f0:	5162      	str	r2, [r4, r5]
 80112f2:	604b      	str	r3, [r1, #4]
 80112f4:	4630      	mov	r0, r6
 80112f6:	f000 f82f 	bl	8011358 <__malloc_unlock>
 80112fa:	f104 000b 	add.w	r0, r4, #11
 80112fe:	1d23      	adds	r3, r4, #4
 8011300:	f020 0007 	bic.w	r0, r0, #7
 8011304:	1ac2      	subs	r2, r0, r3
 8011306:	bf1c      	itt	ne
 8011308:	1a1b      	subne	r3, r3, r0
 801130a:	50a3      	strne	r3, [r4, r2]
 801130c:	e7af      	b.n	801126e <_malloc_r+0x22>
 801130e:	6862      	ldr	r2, [r4, #4]
 8011310:	42a3      	cmp	r3, r4
 8011312:	bf0c      	ite	eq
 8011314:	f8c8 2000 	streq.w	r2, [r8]
 8011318:	605a      	strne	r2, [r3, #4]
 801131a:	e7eb      	b.n	80112f4 <_malloc_r+0xa8>
 801131c:	4623      	mov	r3, r4
 801131e:	6864      	ldr	r4, [r4, #4]
 8011320:	e7ae      	b.n	8011280 <_malloc_r+0x34>
 8011322:	463c      	mov	r4, r7
 8011324:	687f      	ldr	r7, [r7, #4]
 8011326:	e7b6      	b.n	8011296 <_malloc_r+0x4a>
 8011328:	461a      	mov	r2, r3
 801132a:	685b      	ldr	r3, [r3, #4]
 801132c:	42a3      	cmp	r3, r4
 801132e:	d1fb      	bne.n	8011328 <_malloc_r+0xdc>
 8011330:	2300      	movs	r3, #0
 8011332:	6053      	str	r3, [r2, #4]
 8011334:	e7de      	b.n	80112f4 <_malloc_r+0xa8>
 8011336:	230c      	movs	r3, #12
 8011338:	6033      	str	r3, [r6, #0]
 801133a:	4630      	mov	r0, r6
 801133c:	f000 f80c 	bl	8011358 <__malloc_unlock>
 8011340:	e794      	b.n	801126c <_malloc_r+0x20>
 8011342:	6005      	str	r5, [r0, #0]
 8011344:	e7d6      	b.n	80112f4 <_malloc_r+0xa8>
 8011346:	bf00      	nop
 8011348:	20004650 	.word	0x20004650

0801134c <__malloc_lock>:
 801134c:	4801      	ldr	r0, [pc, #4]	@ (8011354 <__malloc_lock+0x8>)
 801134e:	f000 ba26 	b.w	801179e <__retarget_lock_acquire_recursive>
 8011352:	bf00      	nop
 8011354:	20004794 	.word	0x20004794

08011358 <__malloc_unlock>:
 8011358:	4801      	ldr	r0, [pc, #4]	@ (8011360 <__malloc_unlock+0x8>)
 801135a:	f000 ba21 	b.w	80117a0 <__retarget_lock_release_recursive>
 801135e:	bf00      	nop
 8011360:	20004794 	.word	0x20004794

08011364 <srand>:
 8011364:	b538      	push	{r3, r4, r5, lr}
 8011366:	4b10      	ldr	r3, [pc, #64]	@ (80113a8 <srand+0x44>)
 8011368:	681d      	ldr	r5, [r3, #0]
 801136a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801136c:	4604      	mov	r4, r0
 801136e:	b9b3      	cbnz	r3, 801139e <srand+0x3a>
 8011370:	2018      	movs	r0, #24
 8011372:	f7ff ff39 	bl	80111e8 <malloc>
 8011376:	4602      	mov	r2, r0
 8011378:	6328      	str	r0, [r5, #48]	@ 0x30
 801137a:	b920      	cbnz	r0, 8011386 <srand+0x22>
 801137c:	4b0b      	ldr	r3, [pc, #44]	@ (80113ac <srand+0x48>)
 801137e:	480c      	ldr	r0, [pc, #48]	@ (80113b0 <srand+0x4c>)
 8011380:	2146      	movs	r1, #70	@ 0x46
 8011382:	f000 fa1d 	bl	80117c0 <__assert_func>
 8011386:	490b      	ldr	r1, [pc, #44]	@ (80113b4 <srand+0x50>)
 8011388:	4b0b      	ldr	r3, [pc, #44]	@ (80113b8 <srand+0x54>)
 801138a:	e9c0 1300 	strd	r1, r3, [r0]
 801138e:	4b0b      	ldr	r3, [pc, #44]	@ (80113bc <srand+0x58>)
 8011390:	6083      	str	r3, [r0, #8]
 8011392:	230b      	movs	r3, #11
 8011394:	8183      	strh	r3, [r0, #12]
 8011396:	2100      	movs	r1, #0
 8011398:	2001      	movs	r0, #1
 801139a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801139e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80113a0:	2200      	movs	r2, #0
 80113a2:	611c      	str	r4, [r3, #16]
 80113a4:	615a      	str	r2, [r3, #20]
 80113a6:	bd38      	pop	{r3, r4, r5, pc}
 80113a8:	200000ac 	.word	0x200000ac
 80113ac:	08013210 	.word	0x08013210
 80113b0:	08013227 	.word	0x08013227
 80113b4:	abcd330e 	.word	0xabcd330e
 80113b8:	e66d1234 	.word	0xe66d1234
 80113bc:	0005deec 	.word	0x0005deec

080113c0 <rand>:
 80113c0:	4b16      	ldr	r3, [pc, #88]	@ (801141c <rand+0x5c>)
 80113c2:	b510      	push	{r4, lr}
 80113c4:	681c      	ldr	r4, [r3, #0]
 80113c6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80113c8:	b9b3      	cbnz	r3, 80113f8 <rand+0x38>
 80113ca:	2018      	movs	r0, #24
 80113cc:	f7ff ff0c 	bl	80111e8 <malloc>
 80113d0:	4602      	mov	r2, r0
 80113d2:	6320      	str	r0, [r4, #48]	@ 0x30
 80113d4:	b920      	cbnz	r0, 80113e0 <rand+0x20>
 80113d6:	4b12      	ldr	r3, [pc, #72]	@ (8011420 <rand+0x60>)
 80113d8:	4812      	ldr	r0, [pc, #72]	@ (8011424 <rand+0x64>)
 80113da:	2152      	movs	r1, #82	@ 0x52
 80113dc:	f000 f9f0 	bl	80117c0 <__assert_func>
 80113e0:	4911      	ldr	r1, [pc, #68]	@ (8011428 <rand+0x68>)
 80113e2:	4b12      	ldr	r3, [pc, #72]	@ (801142c <rand+0x6c>)
 80113e4:	e9c0 1300 	strd	r1, r3, [r0]
 80113e8:	4b11      	ldr	r3, [pc, #68]	@ (8011430 <rand+0x70>)
 80113ea:	6083      	str	r3, [r0, #8]
 80113ec:	230b      	movs	r3, #11
 80113ee:	8183      	strh	r3, [r0, #12]
 80113f0:	2100      	movs	r1, #0
 80113f2:	2001      	movs	r0, #1
 80113f4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80113f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80113fa:	480e      	ldr	r0, [pc, #56]	@ (8011434 <rand+0x74>)
 80113fc:	690b      	ldr	r3, [r1, #16]
 80113fe:	694c      	ldr	r4, [r1, #20]
 8011400:	4a0d      	ldr	r2, [pc, #52]	@ (8011438 <rand+0x78>)
 8011402:	4358      	muls	r0, r3
 8011404:	fb02 0004 	mla	r0, r2, r4, r0
 8011408:	fba3 3202 	umull	r3, r2, r3, r2
 801140c:	3301      	adds	r3, #1
 801140e:	eb40 0002 	adc.w	r0, r0, r2
 8011412:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8011416:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801141a:	bd10      	pop	{r4, pc}
 801141c:	200000ac 	.word	0x200000ac
 8011420:	08013210 	.word	0x08013210
 8011424:	08013227 	.word	0x08013227
 8011428:	abcd330e 	.word	0xabcd330e
 801142c:	e66d1234 	.word	0xe66d1234
 8011430:	0005deec 	.word	0x0005deec
 8011434:	5851f42d 	.word	0x5851f42d
 8011438:	4c957f2d 	.word	0x4c957f2d

0801143c <std>:
 801143c:	2300      	movs	r3, #0
 801143e:	b510      	push	{r4, lr}
 8011440:	4604      	mov	r4, r0
 8011442:	e9c0 3300 	strd	r3, r3, [r0]
 8011446:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801144a:	6083      	str	r3, [r0, #8]
 801144c:	8181      	strh	r1, [r0, #12]
 801144e:	6643      	str	r3, [r0, #100]	@ 0x64
 8011450:	81c2      	strh	r2, [r0, #14]
 8011452:	6183      	str	r3, [r0, #24]
 8011454:	4619      	mov	r1, r3
 8011456:	2208      	movs	r2, #8
 8011458:	305c      	adds	r0, #92	@ 0x5c
 801145a:	f000 f916 	bl	801168a <memset>
 801145e:	4b0d      	ldr	r3, [pc, #52]	@ (8011494 <std+0x58>)
 8011460:	6263      	str	r3, [r4, #36]	@ 0x24
 8011462:	4b0d      	ldr	r3, [pc, #52]	@ (8011498 <std+0x5c>)
 8011464:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011466:	4b0d      	ldr	r3, [pc, #52]	@ (801149c <std+0x60>)
 8011468:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801146a:	4b0d      	ldr	r3, [pc, #52]	@ (80114a0 <std+0x64>)
 801146c:	6323      	str	r3, [r4, #48]	@ 0x30
 801146e:	4b0d      	ldr	r3, [pc, #52]	@ (80114a4 <std+0x68>)
 8011470:	6224      	str	r4, [r4, #32]
 8011472:	429c      	cmp	r4, r3
 8011474:	d006      	beq.n	8011484 <std+0x48>
 8011476:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801147a:	4294      	cmp	r4, r2
 801147c:	d002      	beq.n	8011484 <std+0x48>
 801147e:	33d0      	adds	r3, #208	@ 0xd0
 8011480:	429c      	cmp	r4, r3
 8011482:	d105      	bne.n	8011490 <std+0x54>
 8011484:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801148c:	f000 b986 	b.w	801179c <__retarget_lock_init_recursive>
 8011490:	bd10      	pop	{r4, pc}
 8011492:	bf00      	nop
 8011494:	08011605 	.word	0x08011605
 8011498:	08011627 	.word	0x08011627
 801149c:	0801165f 	.word	0x0801165f
 80114a0:	08011683 	.word	0x08011683
 80114a4:	20004654 	.word	0x20004654

080114a8 <stdio_exit_handler>:
 80114a8:	4a02      	ldr	r2, [pc, #8]	@ (80114b4 <stdio_exit_handler+0xc>)
 80114aa:	4903      	ldr	r1, [pc, #12]	@ (80114b8 <stdio_exit_handler+0x10>)
 80114ac:	4803      	ldr	r0, [pc, #12]	@ (80114bc <stdio_exit_handler+0x14>)
 80114ae:	f000 b869 	b.w	8011584 <_fwalk_sglue>
 80114b2:	bf00      	nop
 80114b4:	200000a0 	.word	0x200000a0
 80114b8:	08011f61 	.word	0x08011f61
 80114bc:	200000b0 	.word	0x200000b0

080114c0 <cleanup_stdio>:
 80114c0:	6841      	ldr	r1, [r0, #4]
 80114c2:	4b0c      	ldr	r3, [pc, #48]	@ (80114f4 <cleanup_stdio+0x34>)
 80114c4:	4299      	cmp	r1, r3
 80114c6:	b510      	push	{r4, lr}
 80114c8:	4604      	mov	r4, r0
 80114ca:	d001      	beq.n	80114d0 <cleanup_stdio+0x10>
 80114cc:	f000 fd48 	bl	8011f60 <_fflush_r>
 80114d0:	68a1      	ldr	r1, [r4, #8]
 80114d2:	4b09      	ldr	r3, [pc, #36]	@ (80114f8 <cleanup_stdio+0x38>)
 80114d4:	4299      	cmp	r1, r3
 80114d6:	d002      	beq.n	80114de <cleanup_stdio+0x1e>
 80114d8:	4620      	mov	r0, r4
 80114da:	f000 fd41 	bl	8011f60 <_fflush_r>
 80114de:	68e1      	ldr	r1, [r4, #12]
 80114e0:	4b06      	ldr	r3, [pc, #24]	@ (80114fc <cleanup_stdio+0x3c>)
 80114e2:	4299      	cmp	r1, r3
 80114e4:	d004      	beq.n	80114f0 <cleanup_stdio+0x30>
 80114e6:	4620      	mov	r0, r4
 80114e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114ec:	f000 bd38 	b.w	8011f60 <_fflush_r>
 80114f0:	bd10      	pop	{r4, pc}
 80114f2:	bf00      	nop
 80114f4:	20004654 	.word	0x20004654
 80114f8:	200046bc 	.word	0x200046bc
 80114fc:	20004724 	.word	0x20004724

08011500 <global_stdio_init.part.0>:
 8011500:	b510      	push	{r4, lr}
 8011502:	4b0b      	ldr	r3, [pc, #44]	@ (8011530 <global_stdio_init.part.0+0x30>)
 8011504:	4c0b      	ldr	r4, [pc, #44]	@ (8011534 <global_stdio_init.part.0+0x34>)
 8011506:	4a0c      	ldr	r2, [pc, #48]	@ (8011538 <global_stdio_init.part.0+0x38>)
 8011508:	601a      	str	r2, [r3, #0]
 801150a:	4620      	mov	r0, r4
 801150c:	2200      	movs	r2, #0
 801150e:	2104      	movs	r1, #4
 8011510:	f7ff ff94 	bl	801143c <std>
 8011514:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011518:	2201      	movs	r2, #1
 801151a:	2109      	movs	r1, #9
 801151c:	f7ff ff8e 	bl	801143c <std>
 8011520:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011524:	2202      	movs	r2, #2
 8011526:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801152a:	2112      	movs	r1, #18
 801152c:	f7ff bf86 	b.w	801143c <std>
 8011530:	2000478c 	.word	0x2000478c
 8011534:	20004654 	.word	0x20004654
 8011538:	080114a9 	.word	0x080114a9

0801153c <__sfp_lock_acquire>:
 801153c:	4801      	ldr	r0, [pc, #4]	@ (8011544 <__sfp_lock_acquire+0x8>)
 801153e:	f000 b92e 	b.w	801179e <__retarget_lock_acquire_recursive>
 8011542:	bf00      	nop
 8011544:	20004795 	.word	0x20004795

08011548 <__sfp_lock_release>:
 8011548:	4801      	ldr	r0, [pc, #4]	@ (8011550 <__sfp_lock_release+0x8>)
 801154a:	f000 b929 	b.w	80117a0 <__retarget_lock_release_recursive>
 801154e:	bf00      	nop
 8011550:	20004795 	.word	0x20004795

08011554 <__sinit>:
 8011554:	b510      	push	{r4, lr}
 8011556:	4604      	mov	r4, r0
 8011558:	f7ff fff0 	bl	801153c <__sfp_lock_acquire>
 801155c:	6a23      	ldr	r3, [r4, #32]
 801155e:	b11b      	cbz	r3, 8011568 <__sinit+0x14>
 8011560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011564:	f7ff bff0 	b.w	8011548 <__sfp_lock_release>
 8011568:	4b04      	ldr	r3, [pc, #16]	@ (801157c <__sinit+0x28>)
 801156a:	6223      	str	r3, [r4, #32]
 801156c:	4b04      	ldr	r3, [pc, #16]	@ (8011580 <__sinit+0x2c>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d1f5      	bne.n	8011560 <__sinit+0xc>
 8011574:	f7ff ffc4 	bl	8011500 <global_stdio_init.part.0>
 8011578:	e7f2      	b.n	8011560 <__sinit+0xc>
 801157a:	bf00      	nop
 801157c:	080114c1 	.word	0x080114c1
 8011580:	2000478c 	.word	0x2000478c

08011584 <_fwalk_sglue>:
 8011584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011588:	4607      	mov	r7, r0
 801158a:	4688      	mov	r8, r1
 801158c:	4614      	mov	r4, r2
 801158e:	2600      	movs	r6, #0
 8011590:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011594:	f1b9 0901 	subs.w	r9, r9, #1
 8011598:	d505      	bpl.n	80115a6 <_fwalk_sglue+0x22>
 801159a:	6824      	ldr	r4, [r4, #0]
 801159c:	2c00      	cmp	r4, #0
 801159e:	d1f7      	bne.n	8011590 <_fwalk_sglue+0xc>
 80115a0:	4630      	mov	r0, r6
 80115a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115a6:	89ab      	ldrh	r3, [r5, #12]
 80115a8:	2b01      	cmp	r3, #1
 80115aa:	d907      	bls.n	80115bc <_fwalk_sglue+0x38>
 80115ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80115b0:	3301      	adds	r3, #1
 80115b2:	d003      	beq.n	80115bc <_fwalk_sglue+0x38>
 80115b4:	4629      	mov	r1, r5
 80115b6:	4638      	mov	r0, r7
 80115b8:	47c0      	blx	r8
 80115ba:	4306      	orrs	r6, r0
 80115bc:	3568      	adds	r5, #104	@ 0x68
 80115be:	e7e9      	b.n	8011594 <_fwalk_sglue+0x10>

080115c0 <siprintf>:
 80115c0:	b40e      	push	{r1, r2, r3}
 80115c2:	b510      	push	{r4, lr}
 80115c4:	b09d      	sub	sp, #116	@ 0x74
 80115c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80115c8:	9002      	str	r0, [sp, #8]
 80115ca:	9006      	str	r0, [sp, #24]
 80115cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80115d0:	480a      	ldr	r0, [pc, #40]	@ (80115fc <siprintf+0x3c>)
 80115d2:	9107      	str	r1, [sp, #28]
 80115d4:	9104      	str	r1, [sp, #16]
 80115d6:	490a      	ldr	r1, [pc, #40]	@ (8011600 <siprintf+0x40>)
 80115d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80115dc:	9105      	str	r1, [sp, #20]
 80115de:	2400      	movs	r4, #0
 80115e0:	a902      	add	r1, sp, #8
 80115e2:	6800      	ldr	r0, [r0, #0]
 80115e4:	9301      	str	r3, [sp, #4]
 80115e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80115e8:	f000 f9ae 	bl	8011948 <_svfiprintf_r>
 80115ec:	9b02      	ldr	r3, [sp, #8]
 80115ee:	701c      	strb	r4, [r3, #0]
 80115f0:	b01d      	add	sp, #116	@ 0x74
 80115f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80115f6:	b003      	add	sp, #12
 80115f8:	4770      	bx	lr
 80115fa:	bf00      	nop
 80115fc:	200000ac 	.word	0x200000ac
 8011600:	ffff0208 	.word	0xffff0208

08011604 <__sread>:
 8011604:	b510      	push	{r4, lr}
 8011606:	460c      	mov	r4, r1
 8011608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801160c:	f000 f868 	bl	80116e0 <_read_r>
 8011610:	2800      	cmp	r0, #0
 8011612:	bfab      	itete	ge
 8011614:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011616:	89a3      	ldrhlt	r3, [r4, #12]
 8011618:	181b      	addge	r3, r3, r0
 801161a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801161e:	bfac      	ite	ge
 8011620:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011622:	81a3      	strhlt	r3, [r4, #12]
 8011624:	bd10      	pop	{r4, pc}

08011626 <__swrite>:
 8011626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801162a:	461f      	mov	r7, r3
 801162c:	898b      	ldrh	r3, [r1, #12]
 801162e:	05db      	lsls	r3, r3, #23
 8011630:	4605      	mov	r5, r0
 8011632:	460c      	mov	r4, r1
 8011634:	4616      	mov	r6, r2
 8011636:	d505      	bpl.n	8011644 <__swrite+0x1e>
 8011638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801163c:	2302      	movs	r3, #2
 801163e:	2200      	movs	r2, #0
 8011640:	f000 f83c 	bl	80116bc <_lseek_r>
 8011644:	89a3      	ldrh	r3, [r4, #12]
 8011646:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801164a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801164e:	81a3      	strh	r3, [r4, #12]
 8011650:	4632      	mov	r2, r6
 8011652:	463b      	mov	r3, r7
 8011654:	4628      	mov	r0, r5
 8011656:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801165a:	f000 b863 	b.w	8011724 <_write_r>

0801165e <__sseek>:
 801165e:	b510      	push	{r4, lr}
 8011660:	460c      	mov	r4, r1
 8011662:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011666:	f000 f829 	bl	80116bc <_lseek_r>
 801166a:	1c43      	adds	r3, r0, #1
 801166c:	89a3      	ldrh	r3, [r4, #12]
 801166e:	bf15      	itete	ne
 8011670:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011672:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011676:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801167a:	81a3      	strheq	r3, [r4, #12]
 801167c:	bf18      	it	ne
 801167e:	81a3      	strhne	r3, [r4, #12]
 8011680:	bd10      	pop	{r4, pc}

08011682 <__sclose>:
 8011682:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011686:	f000 b809 	b.w	801169c <_close_r>

0801168a <memset>:
 801168a:	4402      	add	r2, r0
 801168c:	4603      	mov	r3, r0
 801168e:	4293      	cmp	r3, r2
 8011690:	d100      	bne.n	8011694 <memset+0xa>
 8011692:	4770      	bx	lr
 8011694:	f803 1b01 	strb.w	r1, [r3], #1
 8011698:	e7f9      	b.n	801168e <memset+0x4>
	...

0801169c <_close_r>:
 801169c:	b538      	push	{r3, r4, r5, lr}
 801169e:	4d06      	ldr	r5, [pc, #24]	@ (80116b8 <_close_r+0x1c>)
 80116a0:	2300      	movs	r3, #0
 80116a2:	4604      	mov	r4, r0
 80116a4:	4608      	mov	r0, r1
 80116a6:	602b      	str	r3, [r5, #0]
 80116a8:	f7f1 ffba 	bl	8003620 <_close>
 80116ac:	1c43      	adds	r3, r0, #1
 80116ae:	d102      	bne.n	80116b6 <_close_r+0x1a>
 80116b0:	682b      	ldr	r3, [r5, #0]
 80116b2:	b103      	cbz	r3, 80116b6 <_close_r+0x1a>
 80116b4:	6023      	str	r3, [r4, #0]
 80116b6:	bd38      	pop	{r3, r4, r5, pc}
 80116b8:	20004790 	.word	0x20004790

080116bc <_lseek_r>:
 80116bc:	b538      	push	{r3, r4, r5, lr}
 80116be:	4d07      	ldr	r5, [pc, #28]	@ (80116dc <_lseek_r+0x20>)
 80116c0:	4604      	mov	r4, r0
 80116c2:	4608      	mov	r0, r1
 80116c4:	4611      	mov	r1, r2
 80116c6:	2200      	movs	r2, #0
 80116c8:	602a      	str	r2, [r5, #0]
 80116ca:	461a      	mov	r2, r3
 80116cc:	f7f1 ffcf 	bl	800366e <_lseek>
 80116d0:	1c43      	adds	r3, r0, #1
 80116d2:	d102      	bne.n	80116da <_lseek_r+0x1e>
 80116d4:	682b      	ldr	r3, [r5, #0]
 80116d6:	b103      	cbz	r3, 80116da <_lseek_r+0x1e>
 80116d8:	6023      	str	r3, [r4, #0]
 80116da:	bd38      	pop	{r3, r4, r5, pc}
 80116dc:	20004790 	.word	0x20004790

080116e0 <_read_r>:
 80116e0:	b538      	push	{r3, r4, r5, lr}
 80116e2:	4d07      	ldr	r5, [pc, #28]	@ (8011700 <_read_r+0x20>)
 80116e4:	4604      	mov	r4, r0
 80116e6:	4608      	mov	r0, r1
 80116e8:	4611      	mov	r1, r2
 80116ea:	2200      	movs	r2, #0
 80116ec:	602a      	str	r2, [r5, #0]
 80116ee:	461a      	mov	r2, r3
 80116f0:	f7f1 ff5d 	bl	80035ae <_read>
 80116f4:	1c43      	adds	r3, r0, #1
 80116f6:	d102      	bne.n	80116fe <_read_r+0x1e>
 80116f8:	682b      	ldr	r3, [r5, #0]
 80116fa:	b103      	cbz	r3, 80116fe <_read_r+0x1e>
 80116fc:	6023      	str	r3, [r4, #0]
 80116fe:	bd38      	pop	{r3, r4, r5, pc}
 8011700:	20004790 	.word	0x20004790

08011704 <_sbrk_r>:
 8011704:	b538      	push	{r3, r4, r5, lr}
 8011706:	4d06      	ldr	r5, [pc, #24]	@ (8011720 <_sbrk_r+0x1c>)
 8011708:	2300      	movs	r3, #0
 801170a:	4604      	mov	r4, r0
 801170c:	4608      	mov	r0, r1
 801170e:	602b      	str	r3, [r5, #0]
 8011710:	f7f1 ffba 	bl	8003688 <_sbrk>
 8011714:	1c43      	adds	r3, r0, #1
 8011716:	d102      	bne.n	801171e <_sbrk_r+0x1a>
 8011718:	682b      	ldr	r3, [r5, #0]
 801171a:	b103      	cbz	r3, 801171e <_sbrk_r+0x1a>
 801171c:	6023      	str	r3, [r4, #0]
 801171e:	bd38      	pop	{r3, r4, r5, pc}
 8011720:	20004790 	.word	0x20004790

08011724 <_write_r>:
 8011724:	b538      	push	{r3, r4, r5, lr}
 8011726:	4d07      	ldr	r5, [pc, #28]	@ (8011744 <_write_r+0x20>)
 8011728:	4604      	mov	r4, r0
 801172a:	4608      	mov	r0, r1
 801172c:	4611      	mov	r1, r2
 801172e:	2200      	movs	r2, #0
 8011730:	602a      	str	r2, [r5, #0]
 8011732:	461a      	mov	r2, r3
 8011734:	f7f1 ff58 	bl	80035e8 <_write>
 8011738:	1c43      	adds	r3, r0, #1
 801173a:	d102      	bne.n	8011742 <_write_r+0x1e>
 801173c:	682b      	ldr	r3, [r5, #0]
 801173e:	b103      	cbz	r3, 8011742 <_write_r+0x1e>
 8011740:	6023      	str	r3, [r4, #0]
 8011742:	bd38      	pop	{r3, r4, r5, pc}
 8011744:	20004790 	.word	0x20004790

08011748 <__errno>:
 8011748:	4b01      	ldr	r3, [pc, #4]	@ (8011750 <__errno+0x8>)
 801174a:	6818      	ldr	r0, [r3, #0]
 801174c:	4770      	bx	lr
 801174e:	bf00      	nop
 8011750:	200000ac 	.word	0x200000ac

08011754 <__libc_init_array>:
 8011754:	b570      	push	{r4, r5, r6, lr}
 8011756:	4d0d      	ldr	r5, [pc, #52]	@ (801178c <__libc_init_array+0x38>)
 8011758:	4c0d      	ldr	r4, [pc, #52]	@ (8011790 <__libc_init_array+0x3c>)
 801175a:	1b64      	subs	r4, r4, r5
 801175c:	10a4      	asrs	r4, r4, #2
 801175e:	2600      	movs	r6, #0
 8011760:	42a6      	cmp	r6, r4
 8011762:	d109      	bne.n	8011778 <__libc_init_array+0x24>
 8011764:	4d0b      	ldr	r5, [pc, #44]	@ (8011794 <__libc_init_array+0x40>)
 8011766:	4c0c      	ldr	r4, [pc, #48]	@ (8011798 <__libc_init_array+0x44>)
 8011768:	f000 ff28 	bl	80125bc <_init>
 801176c:	1b64      	subs	r4, r4, r5
 801176e:	10a4      	asrs	r4, r4, #2
 8011770:	2600      	movs	r6, #0
 8011772:	42a6      	cmp	r6, r4
 8011774:	d105      	bne.n	8011782 <__libc_init_array+0x2e>
 8011776:	bd70      	pop	{r4, r5, r6, pc}
 8011778:	f855 3b04 	ldr.w	r3, [r5], #4
 801177c:	4798      	blx	r3
 801177e:	3601      	adds	r6, #1
 8011780:	e7ee      	b.n	8011760 <__libc_init_array+0xc>
 8011782:	f855 3b04 	ldr.w	r3, [r5], #4
 8011786:	4798      	blx	r3
 8011788:	3601      	adds	r6, #1
 801178a:	e7f2      	b.n	8011772 <__libc_init_array+0x1e>
 801178c:	080132f8 	.word	0x080132f8
 8011790:	080132f8 	.word	0x080132f8
 8011794:	080132f8 	.word	0x080132f8
 8011798:	080132fc 	.word	0x080132fc

0801179c <__retarget_lock_init_recursive>:
 801179c:	4770      	bx	lr

0801179e <__retarget_lock_acquire_recursive>:
 801179e:	4770      	bx	lr

080117a0 <__retarget_lock_release_recursive>:
 80117a0:	4770      	bx	lr

080117a2 <memcpy>:
 80117a2:	440a      	add	r2, r1
 80117a4:	4291      	cmp	r1, r2
 80117a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80117aa:	d100      	bne.n	80117ae <memcpy+0xc>
 80117ac:	4770      	bx	lr
 80117ae:	b510      	push	{r4, lr}
 80117b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80117b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80117b8:	4291      	cmp	r1, r2
 80117ba:	d1f9      	bne.n	80117b0 <memcpy+0xe>
 80117bc:	bd10      	pop	{r4, pc}
	...

080117c0 <__assert_func>:
 80117c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80117c2:	4614      	mov	r4, r2
 80117c4:	461a      	mov	r2, r3
 80117c6:	4b09      	ldr	r3, [pc, #36]	@ (80117ec <__assert_func+0x2c>)
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	4605      	mov	r5, r0
 80117cc:	68d8      	ldr	r0, [r3, #12]
 80117ce:	b14c      	cbz	r4, 80117e4 <__assert_func+0x24>
 80117d0:	4b07      	ldr	r3, [pc, #28]	@ (80117f0 <__assert_func+0x30>)
 80117d2:	9100      	str	r1, [sp, #0]
 80117d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80117d8:	4906      	ldr	r1, [pc, #24]	@ (80117f4 <__assert_func+0x34>)
 80117da:	462b      	mov	r3, r5
 80117dc:	f000 fbe8 	bl	8011fb0 <fiprintf>
 80117e0:	f000 fc12 	bl	8012008 <abort>
 80117e4:	4b04      	ldr	r3, [pc, #16]	@ (80117f8 <__assert_func+0x38>)
 80117e6:	461c      	mov	r4, r3
 80117e8:	e7f3      	b.n	80117d2 <__assert_func+0x12>
 80117ea:	bf00      	nop
 80117ec:	200000ac 	.word	0x200000ac
 80117f0:	0801327f 	.word	0x0801327f
 80117f4:	0801328c 	.word	0x0801328c
 80117f8:	080132ba 	.word	0x080132ba

080117fc <_free_r>:
 80117fc:	b538      	push	{r3, r4, r5, lr}
 80117fe:	4605      	mov	r5, r0
 8011800:	2900      	cmp	r1, #0
 8011802:	d041      	beq.n	8011888 <_free_r+0x8c>
 8011804:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011808:	1f0c      	subs	r4, r1, #4
 801180a:	2b00      	cmp	r3, #0
 801180c:	bfb8      	it	lt
 801180e:	18e4      	addlt	r4, r4, r3
 8011810:	f7ff fd9c 	bl	801134c <__malloc_lock>
 8011814:	4a1d      	ldr	r2, [pc, #116]	@ (801188c <_free_r+0x90>)
 8011816:	6813      	ldr	r3, [r2, #0]
 8011818:	b933      	cbnz	r3, 8011828 <_free_r+0x2c>
 801181a:	6063      	str	r3, [r4, #4]
 801181c:	6014      	str	r4, [r2, #0]
 801181e:	4628      	mov	r0, r5
 8011820:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011824:	f7ff bd98 	b.w	8011358 <__malloc_unlock>
 8011828:	42a3      	cmp	r3, r4
 801182a:	d908      	bls.n	801183e <_free_r+0x42>
 801182c:	6820      	ldr	r0, [r4, #0]
 801182e:	1821      	adds	r1, r4, r0
 8011830:	428b      	cmp	r3, r1
 8011832:	bf01      	itttt	eq
 8011834:	6819      	ldreq	r1, [r3, #0]
 8011836:	685b      	ldreq	r3, [r3, #4]
 8011838:	1809      	addeq	r1, r1, r0
 801183a:	6021      	streq	r1, [r4, #0]
 801183c:	e7ed      	b.n	801181a <_free_r+0x1e>
 801183e:	461a      	mov	r2, r3
 8011840:	685b      	ldr	r3, [r3, #4]
 8011842:	b10b      	cbz	r3, 8011848 <_free_r+0x4c>
 8011844:	42a3      	cmp	r3, r4
 8011846:	d9fa      	bls.n	801183e <_free_r+0x42>
 8011848:	6811      	ldr	r1, [r2, #0]
 801184a:	1850      	adds	r0, r2, r1
 801184c:	42a0      	cmp	r0, r4
 801184e:	d10b      	bne.n	8011868 <_free_r+0x6c>
 8011850:	6820      	ldr	r0, [r4, #0]
 8011852:	4401      	add	r1, r0
 8011854:	1850      	adds	r0, r2, r1
 8011856:	4283      	cmp	r3, r0
 8011858:	6011      	str	r1, [r2, #0]
 801185a:	d1e0      	bne.n	801181e <_free_r+0x22>
 801185c:	6818      	ldr	r0, [r3, #0]
 801185e:	685b      	ldr	r3, [r3, #4]
 8011860:	6053      	str	r3, [r2, #4]
 8011862:	4408      	add	r0, r1
 8011864:	6010      	str	r0, [r2, #0]
 8011866:	e7da      	b.n	801181e <_free_r+0x22>
 8011868:	d902      	bls.n	8011870 <_free_r+0x74>
 801186a:	230c      	movs	r3, #12
 801186c:	602b      	str	r3, [r5, #0]
 801186e:	e7d6      	b.n	801181e <_free_r+0x22>
 8011870:	6820      	ldr	r0, [r4, #0]
 8011872:	1821      	adds	r1, r4, r0
 8011874:	428b      	cmp	r3, r1
 8011876:	bf04      	itt	eq
 8011878:	6819      	ldreq	r1, [r3, #0]
 801187a:	685b      	ldreq	r3, [r3, #4]
 801187c:	6063      	str	r3, [r4, #4]
 801187e:	bf04      	itt	eq
 8011880:	1809      	addeq	r1, r1, r0
 8011882:	6021      	streq	r1, [r4, #0]
 8011884:	6054      	str	r4, [r2, #4]
 8011886:	e7ca      	b.n	801181e <_free_r+0x22>
 8011888:	bd38      	pop	{r3, r4, r5, pc}
 801188a:	bf00      	nop
 801188c:	20004650 	.word	0x20004650

08011890 <__ssputs_r>:
 8011890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011894:	688e      	ldr	r6, [r1, #8]
 8011896:	461f      	mov	r7, r3
 8011898:	42be      	cmp	r6, r7
 801189a:	680b      	ldr	r3, [r1, #0]
 801189c:	4682      	mov	sl, r0
 801189e:	460c      	mov	r4, r1
 80118a0:	4690      	mov	r8, r2
 80118a2:	d82d      	bhi.n	8011900 <__ssputs_r+0x70>
 80118a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80118a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80118ac:	d026      	beq.n	80118fc <__ssputs_r+0x6c>
 80118ae:	6965      	ldr	r5, [r4, #20]
 80118b0:	6909      	ldr	r1, [r1, #16]
 80118b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80118b6:	eba3 0901 	sub.w	r9, r3, r1
 80118ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80118be:	1c7b      	adds	r3, r7, #1
 80118c0:	444b      	add	r3, r9
 80118c2:	106d      	asrs	r5, r5, #1
 80118c4:	429d      	cmp	r5, r3
 80118c6:	bf38      	it	cc
 80118c8:	461d      	movcc	r5, r3
 80118ca:	0553      	lsls	r3, r2, #21
 80118cc:	d527      	bpl.n	801191e <__ssputs_r+0x8e>
 80118ce:	4629      	mov	r1, r5
 80118d0:	f7ff fcbc 	bl	801124c <_malloc_r>
 80118d4:	4606      	mov	r6, r0
 80118d6:	b360      	cbz	r0, 8011932 <__ssputs_r+0xa2>
 80118d8:	6921      	ldr	r1, [r4, #16]
 80118da:	464a      	mov	r2, r9
 80118dc:	f7ff ff61 	bl	80117a2 <memcpy>
 80118e0:	89a3      	ldrh	r3, [r4, #12]
 80118e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80118e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118ea:	81a3      	strh	r3, [r4, #12]
 80118ec:	6126      	str	r6, [r4, #16]
 80118ee:	6165      	str	r5, [r4, #20]
 80118f0:	444e      	add	r6, r9
 80118f2:	eba5 0509 	sub.w	r5, r5, r9
 80118f6:	6026      	str	r6, [r4, #0]
 80118f8:	60a5      	str	r5, [r4, #8]
 80118fa:	463e      	mov	r6, r7
 80118fc:	42be      	cmp	r6, r7
 80118fe:	d900      	bls.n	8011902 <__ssputs_r+0x72>
 8011900:	463e      	mov	r6, r7
 8011902:	6820      	ldr	r0, [r4, #0]
 8011904:	4632      	mov	r2, r6
 8011906:	4641      	mov	r1, r8
 8011908:	f000 fb64 	bl	8011fd4 <memmove>
 801190c:	68a3      	ldr	r3, [r4, #8]
 801190e:	1b9b      	subs	r3, r3, r6
 8011910:	60a3      	str	r3, [r4, #8]
 8011912:	6823      	ldr	r3, [r4, #0]
 8011914:	4433      	add	r3, r6
 8011916:	6023      	str	r3, [r4, #0]
 8011918:	2000      	movs	r0, #0
 801191a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801191e:	462a      	mov	r2, r5
 8011920:	f000 fb79 	bl	8012016 <_realloc_r>
 8011924:	4606      	mov	r6, r0
 8011926:	2800      	cmp	r0, #0
 8011928:	d1e0      	bne.n	80118ec <__ssputs_r+0x5c>
 801192a:	6921      	ldr	r1, [r4, #16]
 801192c:	4650      	mov	r0, sl
 801192e:	f7ff ff65 	bl	80117fc <_free_r>
 8011932:	230c      	movs	r3, #12
 8011934:	f8ca 3000 	str.w	r3, [sl]
 8011938:	89a3      	ldrh	r3, [r4, #12]
 801193a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801193e:	81a3      	strh	r3, [r4, #12]
 8011940:	f04f 30ff 	mov.w	r0, #4294967295
 8011944:	e7e9      	b.n	801191a <__ssputs_r+0x8a>
	...

08011948 <_svfiprintf_r>:
 8011948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801194c:	4698      	mov	r8, r3
 801194e:	898b      	ldrh	r3, [r1, #12]
 8011950:	061b      	lsls	r3, r3, #24
 8011952:	b09d      	sub	sp, #116	@ 0x74
 8011954:	4607      	mov	r7, r0
 8011956:	460d      	mov	r5, r1
 8011958:	4614      	mov	r4, r2
 801195a:	d510      	bpl.n	801197e <_svfiprintf_r+0x36>
 801195c:	690b      	ldr	r3, [r1, #16]
 801195e:	b973      	cbnz	r3, 801197e <_svfiprintf_r+0x36>
 8011960:	2140      	movs	r1, #64	@ 0x40
 8011962:	f7ff fc73 	bl	801124c <_malloc_r>
 8011966:	6028      	str	r0, [r5, #0]
 8011968:	6128      	str	r0, [r5, #16]
 801196a:	b930      	cbnz	r0, 801197a <_svfiprintf_r+0x32>
 801196c:	230c      	movs	r3, #12
 801196e:	603b      	str	r3, [r7, #0]
 8011970:	f04f 30ff 	mov.w	r0, #4294967295
 8011974:	b01d      	add	sp, #116	@ 0x74
 8011976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801197a:	2340      	movs	r3, #64	@ 0x40
 801197c:	616b      	str	r3, [r5, #20]
 801197e:	2300      	movs	r3, #0
 8011980:	9309      	str	r3, [sp, #36]	@ 0x24
 8011982:	2320      	movs	r3, #32
 8011984:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011988:	f8cd 800c 	str.w	r8, [sp, #12]
 801198c:	2330      	movs	r3, #48	@ 0x30
 801198e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011b2c <_svfiprintf_r+0x1e4>
 8011992:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011996:	f04f 0901 	mov.w	r9, #1
 801199a:	4623      	mov	r3, r4
 801199c:	469a      	mov	sl, r3
 801199e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80119a2:	b10a      	cbz	r2, 80119a8 <_svfiprintf_r+0x60>
 80119a4:	2a25      	cmp	r2, #37	@ 0x25
 80119a6:	d1f9      	bne.n	801199c <_svfiprintf_r+0x54>
 80119a8:	ebba 0b04 	subs.w	fp, sl, r4
 80119ac:	d00b      	beq.n	80119c6 <_svfiprintf_r+0x7e>
 80119ae:	465b      	mov	r3, fp
 80119b0:	4622      	mov	r2, r4
 80119b2:	4629      	mov	r1, r5
 80119b4:	4638      	mov	r0, r7
 80119b6:	f7ff ff6b 	bl	8011890 <__ssputs_r>
 80119ba:	3001      	adds	r0, #1
 80119bc:	f000 80a7 	beq.w	8011b0e <_svfiprintf_r+0x1c6>
 80119c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80119c2:	445a      	add	r2, fp
 80119c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80119c6:	f89a 3000 	ldrb.w	r3, [sl]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	f000 809f 	beq.w	8011b0e <_svfiprintf_r+0x1c6>
 80119d0:	2300      	movs	r3, #0
 80119d2:	f04f 32ff 	mov.w	r2, #4294967295
 80119d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80119da:	f10a 0a01 	add.w	sl, sl, #1
 80119de:	9304      	str	r3, [sp, #16]
 80119e0:	9307      	str	r3, [sp, #28]
 80119e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80119e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80119e8:	4654      	mov	r4, sl
 80119ea:	2205      	movs	r2, #5
 80119ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119f0:	484e      	ldr	r0, [pc, #312]	@ (8011b2c <_svfiprintf_r+0x1e4>)
 80119f2:	f7ee fbed 	bl	80001d0 <memchr>
 80119f6:	9a04      	ldr	r2, [sp, #16]
 80119f8:	b9d8      	cbnz	r0, 8011a32 <_svfiprintf_r+0xea>
 80119fa:	06d0      	lsls	r0, r2, #27
 80119fc:	bf44      	itt	mi
 80119fe:	2320      	movmi	r3, #32
 8011a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a04:	0711      	lsls	r1, r2, #28
 8011a06:	bf44      	itt	mi
 8011a08:	232b      	movmi	r3, #43	@ 0x2b
 8011a0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a0e:	f89a 3000 	ldrb.w	r3, [sl]
 8011a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a14:	d015      	beq.n	8011a42 <_svfiprintf_r+0xfa>
 8011a16:	9a07      	ldr	r2, [sp, #28]
 8011a18:	4654      	mov	r4, sl
 8011a1a:	2000      	movs	r0, #0
 8011a1c:	f04f 0c0a 	mov.w	ip, #10
 8011a20:	4621      	mov	r1, r4
 8011a22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a26:	3b30      	subs	r3, #48	@ 0x30
 8011a28:	2b09      	cmp	r3, #9
 8011a2a:	d94b      	bls.n	8011ac4 <_svfiprintf_r+0x17c>
 8011a2c:	b1b0      	cbz	r0, 8011a5c <_svfiprintf_r+0x114>
 8011a2e:	9207      	str	r2, [sp, #28]
 8011a30:	e014      	b.n	8011a5c <_svfiprintf_r+0x114>
 8011a32:	eba0 0308 	sub.w	r3, r0, r8
 8011a36:	fa09 f303 	lsl.w	r3, r9, r3
 8011a3a:	4313      	orrs	r3, r2
 8011a3c:	9304      	str	r3, [sp, #16]
 8011a3e:	46a2      	mov	sl, r4
 8011a40:	e7d2      	b.n	80119e8 <_svfiprintf_r+0xa0>
 8011a42:	9b03      	ldr	r3, [sp, #12]
 8011a44:	1d19      	adds	r1, r3, #4
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	9103      	str	r1, [sp, #12]
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	bfbb      	ittet	lt
 8011a4e:	425b      	neglt	r3, r3
 8011a50:	f042 0202 	orrlt.w	r2, r2, #2
 8011a54:	9307      	strge	r3, [sp, #28]
 8011a56:	9307      	strlt	r3, [sp, #28]
 8011a58:	bfb8      	it	lt
 8011a5a:	9204      	strlt	r2, [sp, #16]
 8011a5c:	7823      	ldrb	r3, [r4, #0]
 8011a5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8011a60:	d10a      	bne.n	8011a78 <_svfiprintf_r+0x130>
 8011a62:	7863      	ldrb	r3, [r4, #1]
 8011a64:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a66:	d132      	bne.n	8011ace <_svfiprintf_r+0x186>
 8011a68:	9b03      	ldr	r3, [sp, #12]
 8011a6a:	1d1a      	adds	r2, r3, #4
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	9203      	str	r2, [sp, #12]
 8011a70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011a74:	3402      	adds	r4, #2
 8011a76:	9305      	str	r3, [sp, #20]
 8011a78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011b3c <_svfiprintf_r+0x1f4>
 8011a7c:	7821      	ldrb	r1, [r4, #0]
 8011a7e:	2203      	movs	r2, #3
 8011a80:	4650      	mov	r0, sl
 8011a82:	f7ee fba5 	bl	80001d0 <memchr>
 8011a86:	b138      	cbz	r0, 8011a98 <_svfiprintf_r+0x150>
 8011a88:	9b04      	ldr	r3, [sp, #16]
 8011a8a:	eba0 000a 	sub.w	r0, r0, sl
 8011a8e:	2240      	movs	r2, #64	@ 0x40
 8011a90:	4082      	lsls	r2, r0
 8011a92:	4313      	orrs	r3, r2
 8011a94:	3401      	adds	r4, #1
 8011a96:	9304      	str	r3, [sp, #16]
 8011a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a9c:	4824      	ldr	r0, [pc, #144]	@ (8011b30 <_svfiprintf_r+0x1e8>)
 8011a9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011aa2:	2206      	movs	r2, #6
 8011aa4:	f7ee fb94 	bl	80001d0 <memchr>
 8011aa8:	2800      	cmp	r0, #0
 8011aaa:	d036      	beq.n	8011b1a <_svfiprintf_r+0x1d2>
 8011aac:	4b21      	ldr	r3, [pc, #132]	@ (8011b34 <_svfiprintf_r+0x1ec>)
 8011aae:	bb1b      	cbnz	r3, 8011af8 <_svfiprintf_r+0x1b0>
 8011ab0:	9b03      	ldr	r3, [sp, #12]
 8011ab2:	3307      	adds	r3, #7
 8011ab4:	f023 0307 	bic.w	r3, r3, #7
 8011ab8:	3308      	adds	r3, #8
 8011aba:	9303      	str	r3, [sp, #12]
 8011abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011abe:	4433      	add	r3, r6
 8011ac0:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ac2:	e76a      	b.n	801199a <_svfiprintf_r+0x52>
 8011ac4:	fb0c 3202 	mla	r2, ip, r2, r3
 8011ac8:	460c      	mov	r4, r1
 8011aca:	2001      	movs	r0, #1
 8011acc:	e7a8      	b.n	8011a20 <_svfiprintf_r+0xd8>
 8011ace:	2300      	movs	r3, #0
 8011ad0:	3401      	adds	r4, #1
 8011ad2:	9305      	str	r3, [sp, #20]
 8011ad4:	4619      	mov	r1, r3
 8011ad6:	f04f 0c0a 	mov.w	ip, #10
 8011ada:	4620      	mov	r0, r4
 8011adc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ae0:	3a30      	subs	r2, #48	@ 0x30
 8011ae2:	2a09      	cmp	r2, #9
 8011ae4:	d903      	bls.n	8011aee <_svfiprintf_r+0x1a6>
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d0c6      	beq.n	8011a78 <_svfiprintf_r+0x130>
 8011aea:	9105      	str	r1, [sp, #20]
 8011aec:	e7c4      	b.n	8011a78 <_svfiprintf_r+0x130>
 8011aee:	fb0c 2101 	mla	r1, ip, r1, r2
 8011af2:	4604      	mov	r4, r0
 8011af4:	2301      	movs	r3, #1
 8011af6:	e7f0      	b.n	8011ada <_svfiprintf_r+0x192>
 8011af8:	ab03      	add	r3, sp, #12
 8011afa:	9300      	str	r3, [sp, #0]
 8011afc:	462a      	mov	r2, r5
 8011afe:	4b0e      	ldr	r3, [pc, #56]	@ (8011b38 <_svfiprintf_r+0x1f0>)
 8011b00:	a904      	add	r1, sp, #16
 8011b02:	4638      	mov	r0, r7
 8011b04:	f3af 8000 	nop.w
 8011b08:	1c42      	adds	r2, r0, #1
 8011b0a:	4606      	mov	r6, r0
 8011b0c:	d1d6      	bne.n	8011abc <_svfiprintf_r+0x174>
 8011b0e:	89ab      	ldrh	r3, [r5, #12]
 8011b10:	065b      	lsls	r3, r3, #25
 8011b12:	f53f af2d 	bmi.w	8011970 <_svfiprintf_r+0x28>
 8011b16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011b18:	e72c      	b.n	8011974 <_svfiprintf_r+0x2c>
 8011b1a:	ab03      	add	r3, sp, #12
 8011b1c:	9300      	str	r3, [sp, #0]
 8011b1e:	462a      	mov	r2, r5
 8011b20:	4b05      	ldr	r3, [pc, #20]	@ (8011b38 <_svfiprintf_r+0x1f0>)
 8011b22:	a904      	add	r1, sp, #16
 8011b24:	4638      	mov	r0, r7
 8011b26:	f000 f879 	bl	8011c1c <_printf_i>
 8011b2a:	e7ed      	b.n	8011b08 <_svfiprintf_r+0x1c0>
 8011b2c:	080132bb 	.word	0x080132bb
 8011b30:	080132c5 	.word	0x080132c5
 8011b34:	00000000 	.word	0x00000000
 8011b38:	08011891 	.word	0x08011891
 8011b3c:	080132c1 	.word	0x080132c1

08011b40 <_printf_common>:
 8011b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b44:	4616      	mov	r6, r2
 8011b46:	4698      	mov	r8, r3
 8011b48:	688a      	ldr	r2, [r1, #8]
 8011b4a:	690b      	ldr	r3, [r1, #16]
 8011b4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011b50:	4293      	cmp	r3, r2
 8011b52:	bfb8      	it	lt
 8011b54:	4613      	movlt	r3, r2
 8011b56:	6033      	str	r3, [r6, #0]
 8011b58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011b5c:	4607      	mov	r7, r0
 8011b5e:	460c      	mov	r4, r1
 8011b60:	b10a      	cbz	r2, 8011b66 <_printf_common+0x26>
 8011b62:	3301      	adds	r3, #1
 8011b64:	6033      	str	r3, [r6, #0]
 8011b66:	6823      	ldr	r3, [r4, #0]
 8011b68:	0699      	lsls	r1, r3, #26
 8011b6a:	bf42      	ittt	mi
 8011b6c:	6833      	ldrmi	r3, [r6, #0]
 8011b6e:	3302      	addmi	r3, #2
 8011b70:	6033      	strmi	r3, [r6, #0]
 8011b72:	6825      	ldr	r5, [r4, #0]
 8011b74:	f015 0506 	ands.w	r5, r5, #6
 8011b78:	d106      	bne.n	8011b88 <_printf_common+0x48>
 8011b7a:	f104 0a19 	add.w	sl, r4, #25
 8011b7e:	68e3      	ldr	r3, [r4, #12]
 8011b80:	6832      	ldr	r2, [r6, #0]
 8011b82:	1a9b      	subs	r3, r3, r2
 8011b84:	42ab      	cmp	r3, r5
 8011b86:	dc26      	bgt.n	8011bd6 <_printf_common+0x96>
 8011b88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011b8c:	6822      	ldr	r2, [r4, #0]
 8011b8e:	3b00      	subs	r3, #0
 8011b90:	bf18      	it	ne
 8011b92:	2301      	movne	r3, #1
 8011b94:	0692      	lsls	r2, r2, #26
 8011b96:	d42b      	bmi.n	8011bf0 <_printf_common+0xb0>
 8011b98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011b9c:	4641      	mov	r1, r8
 8011b9e:	4638      	mov	r0, r7
 8011ba0:	47c8      	blx	r9
 8011ba2:	3001      	adds	r0, #1
 8011ba4:	d01e      	beq.n	8011be4 <_printf_common+0xa4>
 8011ba6:	6823      	ldr	r3, [r4, #0]
 8011ba8:	6922      	ldr	r2, [r4, #16]
 8011baa:	f003 0306 	and.w	r3, r3, #6
 8011bae:	2b04      	cmp	r3, #4
 8011bb0:	bf02      	ittt	eq
 8011bb2:	68e5      	ldreq	r5, [r4, #12]
 8011bb4:	6833      	ldreq	r3, [r6, #0]
 8011bb6:	1aed      	subeq	r5, r5, r3
 8011bb8:	68a3      	ldr	r3, [r4, #8]
 8011bba:	bf0c      	ite	eq
 8011bbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011bc0:	2500      	movne	r5, #0
 8011bc2:	4293      	cmp	r3, r2
 8011bc4:	bfc4      	itt	gt
 8011bc6:	1a9b      	subgt	r3, r3, r2
 8011bc8:	18ed      	addgt	r5, r5, r3
 8011bca:	2600      	movs	r6, #0
 8011bcc:	341a      	adds	r4, #26
 8011bce:	42b5      	cmp	r5, r6
 8011bd0:	d11a      	bne.n	8011c08 <_printf_common+0xc8>
 8011bd2:	2000      	movs	r0, #0
 8011bd4:	e008      	b.n	8011be8 <_printf_common+0xa8>
 8011bd6:	2301      	movs	r3, #1
 8011bd8:	4652      	mov	r2, sl
 8011bda:	4641      	mov	r1, r8
 8011bdc:	4638      	mov	r0, r7
 8011bde:	47c8      	blx	r9
 8011be0:	3001      	adds	r0, #1
 8011be2:	d103      	bne.n	8011bec <_printf_common+0xac>
 8011be4:	f04f 30ff 	mov.w	r0, #4294967295
 8011be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011bec:	3501      	adds	r5, #1
 8011bee:	e7c6      	b.n	8011b7e <_printf_common+0x3e>
 8011bf0:	18e1      	adds	r1, r4, r3
 8011bf2:	1c5a      	adds	r2, r3, #1
 8011bf4:	2030      	movs	r0, #48	@ 0x30
 8011bf6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011bfa:	4422      	add	r2, r4
 8011bfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011c00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011c04:	3302      	adds	r3, #2
 8011c06:	e7c7      	b.n	8011b98 <_printf_common+0x58>
 8011c08:	2301      	movs	r3, #1
 8011c0a:	4622      	mov	r2, r4
 8011c0c:	4641      	mov	r1, r8
 8011c0e:	4638      	mov	r0, r7
 8011c10:	47c8      	blx	r9
 8011c12:	3001      	adds	r0, #1
 8011c14:	d0e6      	beq.n	8011be4 <_printf_common+0xa4>
 8011c16:	3601      	adds	r6, #1
 8011c18:	e7d9      	b.n	8011bce <_printf_common+0x8e>
	...

08011c1c <_printf_i>:
 8011c1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011c20:	7e0f      	ldrb	r7, [r1, #24]
 8011c22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011c24:	2f78      	cmp	r7, #120	@ 0x78
 8011c26:	4691      	mov	r9, r2
 8011c28:	4680      	mov	r8, r0
 8011c2a:	460c      	mov	r4, r1
 8011c2c:	469a      	mov	sl, r3
 8011c2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011c32:	d807      	bhi.n	8011c44 <_printf_i+0x28>
 8011c34:	2f62      	cmp	r7, #98	@ 0x62
 8011c36:	d80a      	bhi.n	8011c4e <_printf_i+0x32>
 8011c38:	2f00      	cmp	r7, #0
 8011c3a:	f000 80d1 	beq.w	8011de0 <_printf_i+0x1c4>
 8011c3e:	2f58      	cmp	r7, #88	@ 0x58
 8011c40:	f000 80b8 	beq.w	8011db4 <_printf_i+0x198>
 8011c44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011c48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011c4c:	e03a      	b.n	8011cc4 <_printf_i+0xa8>
 8011c4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011c52:	2b15      	cmp	r3, #21
 8011c54:	d8f6      	bhi.n	8011c44 <_printf_i+0x28>
 8011c56:	a101      	add	r1, pc, #4	@ (adr r1, 8011c5c <_printf_i+0x40>)
 8011c58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011c5c:	08011cb5 	.word	0x08011cb5
 8011c60:	08011cc9 	.word	0x08011cc9
 8011c64:	08011c45 	.word	0x08011c45
 8011c68:	08011c45 	.word	0x08011c45
 8011c6c:	08011c45 	.word	0x08011c45
 8011c70:	08011c45 	.word	0x08011c45
 8011c74:	08011cc9 	.word	0x08011cc9
 8011c78:	08011c45 	.word	0x08011c45
 8011c7c:	08011c45 	.word	0x08011c45
 8011c80:	08011c45 	.word	0x08011c45
 8011c84:	08011c45 	.word	0x08011c45
 8011c88:	08011dc7 	.word	0x08011dc7
 8011c8c:	08011cf3 	.word	0x08011cf3
 8011c90:	08011d81 	.word	0x08011d81
 8011c94:	08011c45 	.word	0x08011c45
 8011c98:	08011c45 	.word	0x08011c45
 8011c9c:	08011de9 	.word	0x08011de9
 8011ca0:	08011c45 	.word	0x08011c45
 8011ca4:	08011cf3 	.word	0x08011cf3
 8011ca8:	08011c45 	.word	0x08011c45
 8011cac:	08011c45 	.word	0x08011c45
 8011cb0:	08011d89 	.word	0x08011d89
 8011cb4:	6833      	ldr	r3, [r6, #0]
 8011cb6:	1d1a      	adds	r2, r3, #4
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	6032      	str	r2, [r6, #0]
 8011cbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011cc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011cc4:	2301      	movs	r3, #1
 8011cc6:	e09c      	b.n	8011e02 <_printf_i+0x1e6>
 8011cc8:	6833      	ldr	r3, [r6, #0]
 8011cca:	6820      	ldr	r0, [r4, #0]
 8011ccc:	1d19      	adds	r1, r3, #4
 8011cce:	6031      	str	r1, [r6, #0]
 8011cd0:	0606      	lsls	r6, r0, #24
 8011cd2:	d501      	bpl.n	8011cd8 <_printf_i+0xbc>
 8011cd4:	681d      	ldr	r5, [r3, #0]
 8011cd6:	e003      	b.n	8011ce0 <_printf_i+0xc4>
 8011cd8:	0645      	lsls	r5, r0, #25
 8011cda:	d5fb      	bpl.n	8011cd4 <_printf_i+0xb8>
 8011cdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011ce0:	2d00      	cmp	r5, #0
 8011ce2:	da03      	bge.n	8011cec <_printf_i+0xd0>
 8011ce4:	232d      	movs	r3, #45	@ 0x2d
 8011ce6:	426d      	negs	r5, r5
 8011ce8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011cec:	4858      	ldr	r0, [pc, #352]	@ (8011e50 <_printf_i+0x234>)
 8011cee:	230a      	movs	r3, #10
 8011cf0:	e011      	b.n	8011d16 <_printf_i+0xfa>
 8011cf2:	6821      	ldr	r1, [r4, #0]
 8011cf4:	6833      	ldr	r3, [r6, #0]
 8011cf6:	0608      	lsls	r0, r1, #24
 8011cf8:	f853 5b04 	ldr.w	r5, [r3], #4
 8011cfc:	d402      	bmi.n	8011d04 <_printf_i+0xe8>
 8011cfe:	0649      	lsls	r1, r1, #25
 8011d00:	bf48      	it	mi
 8011d02:	b2ad      	uxthmi	r5, r5
 8011d04:	2f6f      	cmp	r7, #111	@ 0x6f
 8011d06:	4852      	ldr	r0, [pc, #328]	@ (8011e50 <_printf_i+0x234>)
 8011d08:	6033      	str	r3, [r6, #0]
 8011d0a:	bf14      	ite	ne
 8011d0c:	230a      	movne	r3, #10
 8011d0e:	2308      	moveq	r3, #8
 8011d10:	2100      	movs	r1, #0
 8011d12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011d16:	6866      	ldr	r6, [r4, #4]
 8011d18:	60a6      	str	r6, [r4, #8]
 8011d1a:	2e00      	cmp	r6, #0
 8011d1c:	db05      	blt.n	8011d2a <_printf_i+0x10e>
 8011d1e:	6821      	ldr	r1, [r4, #0]
 8011d20:	432e      	orrs	r6, r5
 8011d22:	f021 0104 	bic.w	r1, r1, #4
 8011d26:	6021      	str	r1, [r4, #0]
 8011d28:	d04b      	beq.n	8011dc2 <_printf_i+0x1a6>
 8011d2a:	4616      	mov	r6, r2
 8011d2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8011d30:	fb03 5711 	mls	r7, r3, r1, r5
 8011d34:	5dc7      	ldrb	r7, [r0, r7]
 8011d36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011d3a:	462f      	mov	r7, r5
 8011d3c:	42bb      	cmp	r3, r7
 8011d3e:	460d      	mov	r5, r1
 8011d40:	d9f4      	bls.n	8011d2c <_printf_i+0x110>
 8011d42:	2b08      	cmp	r3, #8
 8011d44:	d10b      	bne.n	8011d5e <_printf_i+0x142>
 8011d46:	6823      	ldr	r3, [r4, #0]
 8011d48:	07df      	lsls	r7, r3, #31
 8011d4a:	d508      	bpl.n	8011d5e <_printf_i+0x142>
 8011d4c:	6923      	ldr	r3, [r4, #16]
 8011d4e:	6861      	ldr	r1, [r4, #4]
 8011d50:	4299      	cmp	r1, r3
 8011d52:	bfde      	ittt	le
 8011d54:	2330      	movle	r3, #48	@ 0x30
 8011d56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011d5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011d5e:	1b92      	subs	r2, r2, r6
 8011d60:	6122      	str	r2, [r4, #16]
 8011d62:	f8cd a000 	str.w	sl, [sp]
 8011d66:	464b      	mov	r3, r9
 8011d68:	aa03      	add	r2, sp, #12
 8011d6a:	4621      	mov	r1, r4
 8011d6c:	4640      	mov	r0, r8
 8011d6e:	f7ff fee7 	bl	8011b40 <_printf_common>
 8011d72:	3001      	adds	r0, #1
 8011d74:	d14a      	bne.n	8011e0c <_printf_i+0x1f0>
 8011d76:	f04f 30ff 	mov.w	r0, #4294967295
 8011d7a:	b004      	add	sp, #16
 8011d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d80:	6823      	ldr	r3, [r4, #0]
 8011d82:	f043 0320 	orr.w	r3, r3, #32
 8011d86:	6023      	str	r3, [r4, #0]
 8011d88:	4832      	ldr	r0, [pc, #200]	@ (8011e54 <_printf_i+0x238>)
 8011d8a:	2778      	movs	r7, #120	@ 0x78
 8011d8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011d90:	6823      	ldr	r3, [r4, #0]
 8011d92:	6831      	ldr	r1, [r6, #0]
 8011d94:	061f      	lsls	r7, r3, #24
 8011d96:	f851 5b04 	ldr.w	r5, [r1], #4
 8011d9a:	d402      	bmi.n	8011da2 <_printf_i+0x186>
 8011d9c:	065f      	lsls	r7, r3, #25
 8011d9e:	bf48      	it	mi
 8011da0:	b2ad      	uxthmi	r5, r5
 8011da2:	6031      	str	r1, [r6, #0]
 8011da4:	07d9      	lsls	r1, r3, #31
 8011da6:	bf44      	itt	mi
 8011da8:	f043 0320 	orrmi.w	r3, r3, #32
 8011dac:	6023      	strmi	r3, [r4, #0]
 8011dae:	b11d      	cbz	r5, 8011db8 <_printf_i+0x19c>
 8011db0:	2310      	movs	r3, #16
 8011db2:	e7ad      	b.n	8011d10 <_printf_i+0xf4>
 8011db4:	4826      	ldr	r0, [pc, #152]	@ (8011e50 <_printf_i+0x234>)
 8011db6:	e7e9      	b.n	8011d8c <_printf_i+0x170>
 8011db8:	6823      	ldr	r3, [r4, #0]
 8011dba:	f023 0320 	bic.w	r3, r3, #32
 8011dbe:	6023      	str	r3, [r4, #0]
 8011dc0:	e7f6      	b.n	8011db0 <_printf_i+0x194>
 8011dc2:	4616      	mov	r6, r2
 8011dc4:	e7bd      	b.n	8011d42 <_printf_i+0x126>
 8011dc6:	6833      	ldr	r3, [r6, #0]
 8011dc8:	6825      	ldr	r5, [r4, #0]
 8011dca:	6961      	ldr	r1, [r4, #20]
 8011dcc:	1d18      	adds	r0, r3, #4
 8011dce:	6030      	str	r0, [r6, #0]
 8011dd0:	062e      	lsls	r6, r5, #24
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	d501      	bpl.n	8011dda <_printf_i+0x1be>
 8011dd6:	6019      	str	r1, [r3, #0]
 8011dd8:	e002      	b.n	8011de0 <_printf_i+0x1c4>
 8011dda:	0668      	lsls	r0, r5, #25
 8011ddc:	d5fb      	bpl.n	8011dd6 <_printf_i+0x1ba>
 8011dde:	8019      	strh	r1, [r3, #0]
 8011de0:	2300      	movs	r3, #0
 8011de2:	6123      	str	r3, [r4, #16]
 8011de4:	4616      	mov	r6, r2
 8011de6:	e7bc      	b.n	8011d62 <_printf_i+0x146>
 8011de8:	6833      	ldr	r3, [r6, #0]
 8011dea:	1d1a      	adds	r2, r3, #4
 8011dec:	6032      	str	r2, [r6, #0]
 8011dee:	681e      	ldr	r6, [r3, #0]
 8011df0:	6862      	ldr	r2, [r4, #4]
 8011df2:	2100      	movs	r1, #0
 8011df4:	4630      	mov	r0, r6
 8011df6:	f7ee f9eb 	bl	80001d0 <memchr>
 8011dfa:	b108      	cbz	r0, 8011e00 <_printf_i+0x1e4>
 8011dfc:	1b80      	subs	r0, r0, r6
 8011dfe:	6060      	str	r0, [r4, #4]
 8011e00:	6863      	ldr	r3, [r4, #4]
 8011e02:	6123      	str	r3, [r4, #16]
 8011e04:	2300      	movs	r3, #0
 8011e06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e0a:	e7aa      	b.n	8011d62 <_printf_i+0x146>
 8011e0c:	6923      	ldr	r3, [r4, #16]
 8011e0e:	4632      	mov	r2, r6
 8011e10:	4649      	mov	r1, r9
 8011e12:	4640      	mov	r0, r8
 8011e14:	47d0      	blx	sl
 8011e16:	3001      	adds	r0, #1
 8011e18:	d0ad      	beq.n	8011d76 <_printf_i+0x15a>
 8011e1a:	6823      	ldr	r3, [r4, #0]
 8011e1c:	079b      	lsls	r3, r3, #30
 8011e1e:	d413      	bmi.n	8011e48 <_printf_i+0x22c>
 8011e20:	68e0      	ldr	r0, [r4, #12]
 8011e22:	9b03      	ldr	r3, [sp, #12]
 8011e24:	4298      	cmp	r0, r3
 8011e26:	bfb8      	it	lt
 8011e28:	4618      	movlt	r0, r3
 8011e2a:	e7a6      	b.n	8011d7a <_printf_i+0x15e>
 8011e2c:	2301      	movs	r3, #1
 8011e2e:	4632      	mov	r2, r6
 8011e30:	4649      	mov	r1, r9
 8011e32:	4640      	mov	r0, r8
 8011e34:	47d0      	blx	sl
 8011e36:	3001      	adds	r0, #1
 8011e38:	d09d      	beq.n	8011d76 <_printf_i+0x15a>
 8011e3a:	3501      	adds	r5, #1
 8011e3c:	68e3      	ldr	r3, [r4, #12]
 8011e3e:	9903      	ldr	r1, [sp, #12]
 8011e40:	1a5b      	subs	r3, r3, r1
 8011e42:	42ab      	cmp	r3, r5
 8011e44:	dcf2      	bgt.n	8011e2c <_printf_i+0x210>
 8011e46:	e7eb      	b.n	8011e20 <_printf_i+0x204>
 8011e48:	2500      	movs	r5, #0
 8011e4a:	f104 0619 	add.w	r6, r4, #25
 8011e4e:	e7f5      	b.n	8011e3c <_printf_i+0x220>
 8011e50:	080132cc 	.word	0x080132cc
 8011e54:	080132dd 	.word	0x080132dd

08011e58 <__sflush_r>:
 8011e58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e60:	0716      	lsls	r6, r2, #28
 8011e62:	4605      	mov	r5, r0
 8011e64:	460c      	mov	r4, r1
 8011e66:	d454      	bmi.n	8011f12 <__sflush_r+0xba>
 8011e68:	684b      	ldr	r3, [r1, #4]
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	dc02      	bgt.n	8011e74 <__sflush_r+0x1c>
 8011e6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	dd48      	ble.n	8011f06 <__sflush_r+0xae>
 8011e74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011e76:	2e00      	cmp	r6, #0
 8011e78:	d045      	beq.n	8011f06 <__sflush_r+0xae>
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011e80:	682f      	ldr	r7, [r5, #0]
 8011e82:	6a21      	ldr	r1, [r4, #32]
 8011e84:	602b      	str	r3, [r5, #0]
 8011e86:	d030      	beq.n	8011eea <__sflush_r+0x92>
 8011e88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011e8a:	89a3      	ldrh	r3, [r4, #12]
 8011e8c:	0759      	lsls	r1, r3, #29
 8011e8e:	d505      	bpl.n	8011e9c <__sflush_r+0x44>
 8011e90:	6863      	ldr	r3, [r4, #4]
 8011e92:	1ad2      	subs	r2, r2, r3
 8011e94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011e96:	b10b      	cbz	r3, 8011e9c <__sflush_r+0x44>
 8011e98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011e9a:	1ad2      	subs	r2, r2, r3
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011ea0:	6a21      	ldr	r1, [r4, #32]
 8011ea2:	4628      	mov	r0, r5
 8011ea4:	47b0      	blx	r6
 8011ea6:	1c43      	adds	r3, r0, #1
 8011ea8:	89a3      	ldrh	r3, [r4, #12]
 8011eaa:	d106      	bne.n	8011eba <__sflush_r+0x62>
 8011eac:	6829      	ldr	r1, [r5, #0]
 8011eae:	291d      	cmp	r1, #29
 8011eb0:	d82b      	bhi.n	8011f0a <__sflush_r+0xb2>
 8011eb2:	4a2a      	ldr	r2, [pc, #168]	@ (8011f5c <__sflush_r+0x104>)
 8011eb4:	40ca      	lsrs	r2, r1
 8011eb6:	07d6      	lsls	r6, r2, #31
 8011eb8:	d527      	bpl.n	8011f0a <__sflush_r+0xb2>
 8011eba:	2200      	movs	r2, #0
 8011ebc:	6062      	str	r2, [r4, #4]
 8011ebe:	04d9      	lsls	r1, r3, #19
 8011ec0:	6922      	ldr	r2, [r4, #16]
 8011ec2:	6022      	str	r2, [r4, #0]
 8011ec4:	d504      	bpl.n	8011ed0 <__sflush_r+0x78>
 8011ec6:	1c42      	adds	r2, r0, #1
 8011ec8:	d101      	bne.n	8011ece <__sflush_r+0x76>
 8011eca:	682b      	ldr	r3, [r5, #0]
 8011ecc:	b903      	cbnz	r3, 8011ed0 <__sflush_r+0x78>
 8011ece:	6560      	str	r0, [r4, #84]	@ 0x54
 8011ed0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011ed2:	602f      	str	r7, [r5, #0]
 8011ed4:	b1b9      	cbz	r1, 8011f06 <__sflush_r+0xae>
 8011ed6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011eda:	4299      	cmp	r1, r3
 8011edc:	d002      	beq.n	8011ee4 <__sflush_r+0x8c>
 8011ede:	4628      	mov	r0, r5
 8011ee0:	f7ff fc8c 	bl	80117fc <_free_r>
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	6363      	str	r3, [r4, #52]	@ 0x34
 8011ee8:	e00d      	b.n	8011f06 <__sflush_r+0xae>
 8011eea:	2301      	movs	r3, #1
 8011eec:	4628      	mov	r0, r5
 8011eee:	47b0      	blx	r6
 8011ef0:	4602      	mov	r2, r0
 8011ef2:	1c50      	adds	r0, r2, #1
 8011ef4:	d1c9      	bne.n	8011e8a <__sflush_r+0x32>
 8011ef6:	682b      	ldr	r3, [r5, #0]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d0c6      	beq.n	8011e8a <__sflush_r+0x32>
 8011efc:	2b1d      	cmp	r3, #29
 8011efe:	d001      	beq.n	8011f04 <__sflush_r+0xac>
 8011f00:	2b16      	cmp	r3, #22
 8011f02:	d11e      	bne.n	8011f42 <__sflush_r+0xea>
 8011f04:	602f      	str	r7, [r5, #0]
 8011f06:	2000      	movs	r0, #0
 8011f08:	e022      	b.n	8011f50 <__sflush_r+0xf8>
 8011f0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f0e:	b21b      	sxth	r3, r3
 8011f10:	e01b      	b.n	8011f4a <__sflush_r+0xf2>
 8011f12:	690f      	ldr	r7, [r1, #16]
 8011f14:	2f00      	cmp	r7, #0
 8011f16:	d0f6      	beq.n	8011f06 <__sflush_r+0xae>
 8011f18:	0793      	lsls	r3, r2, #30
 8011f1a:	680e      	ldr	r6, [r1, #0]
 8011f1c:	bf08      	it	eq
 8011f1e:	694b      	ldreq	r3, [r1, #20]
 8011f20:	600f      	str	r7, [r1, #0]
 8011f22:	bf18      	it	ne
 8011f24:	2300      	movne	r3, #0
 8011f26:	eba6 0807 	sub.w	r8, r6, r7
 8011f2a:	608b      	str	r3, [r1, #8]
 8011f2c:	f1b8 0f00 	cmp.w	r8, #0
 8011f30:	dde9      	ble.n	8011f06 <__sflush_r+0xae>
 8011f32:	6a21      	ldr	r1, [r4, #32]
 8011f34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011f36:	4643      	mov	r3, r8
 8011f38:	463a      	mov	r2, r7
 8011f3a:	4628      	mov	r0, r5
 8011f3c:	47b0      	blx	r6
 8011f3e:	2800      	cmp	r0, #0
 8011f40:	dc08      	bgt.n	8011f54 <__sflush_r+0xfc>
 8011f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f4a:	81a3      	strh	r3, [r4, #12]
 8011f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8011f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f54:	4407      	add	r7, r0
 8011f56:	eba8 0800 	sub.w	r8, r8, r0
 8011f5a:	e7e7      	b.n	8011f2c <__sflush_r+0xd4>
 8011f5c:	20400001 	.word	0x20400001

08011f60 <_fflush_r>:
 8011f60:	b538      	push	{r3, r4, r5, lr}
 8011f62:	690b      	ldr	r3, [r1, #16]
 8011f64:	4605      	mov	r5, r0
 8011f66:	460c      	mov	r4, r1
 8011f68:	b913      	cbnz	r3, 8011f70 <_fflush_r+0x10>
 8011f6a:	2500      	movs	r5, #0
 8011f6c:	4628      	mov	r0, r5
 8011f6e:	bd38      	pop	{r3, r4, r5, pc}
 8011f70:	b118      	cbz	r0, 8011f7a <_fflush_r+0x1a>
 8011f72:	6a03      	ldr	r3, [r0, #32]
 8011f74:	b90b      	cbnz	r3, 8011f7a <_fflush_r+0x1a>
 8011f76:	f7ff faed 	bl	8011554 <__sinit>
 8011f7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d0f3      	beq.n	8011f6a <_fflush_r+0xa>
 8011f82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011f84:	07d0      	lsls	r0, r2, #31
 8011f86:	d404      	bmi.n	8011f92 <_fflush_r+0x32>
 8011f88:	0599      	lsls	r1, r3, #22
 8011f8a:	d402      	bmi.n	8011f92 <_fflush_r+0x32>
 8011f8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011f8e:	f7ff fc06 	bl	801179e <__retarget_lock_acquire_recursive>
 8011f92:	4628      	mov	r0, r5
 8011f94:	4621      	mov	r1, r4
 8011f96:	f7ff ff5f 	bl	8011e58 <__sflush_r>
 8011f9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011f9c:	07da      	lsls	r2, r3, #31
 8011f9e:	4605      	mov	r5, r0
 8011fa0:	d4e4      	bmi.n	8011f6c <_fflush_r+0xc>
 8011fa2:	89a3      	ldrh	r3, [r4, #12]
 8011fa4:	059b      	lsls	r3, r3, #22
 8011fa6:	d4e1      	bmi.n	8011f6c <_fflush_r+0xc>
 8011fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011faa:	f7ff fbf9 	bl	80117a0 <__retarget_lock_release_recursive>
 8011fae:	e7dd      	b.n	8011f6c <_fflush_r+0xc>

08011fb0 <fiprintf>:
 8011fb0:	b40e      	push	{r1, r2, r3}
 8011fb2:	b503      	push	{r0, r1, lr}
 8011fb4:	4601      	mov	r1, r0
 8011fb6:	ab03      	add	r3, sp, #12
 8011fb8:	4805      	ldr	r0, [pc, #20]	@ (8011fd0 <fiprintf+0x20>)
 8011fba:	f853 2b04 	ldr.w	r2, [r3], #4
 8011fbe:	6800      	ldr	r0, [r0, #0]
 8011fc0:	9301      	str	r3, [sp, #4]
 8011fc2:	f000 f87f 	bl	80120c4 <_vfiprintf_r>
 8011fc6:	b002      	add	sp, #8
 8011fc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011fcc:	b003      	add	sp, #12
 8011fce:	4770      	bx	lr
 8011fd0:	200000ac 	.word	0x200000ac

08011fd4 <memmove>:
 8011fd4:	4288      	cmp	r0, r1
 8011fd6:	b510      	push	{r4, lr}
 8011fd8:	eb01 0402 	add.w	r4, r1, r2
 8011fdc:	d902      	bls.n	8011fe4 <memmove+0x10>
 8011fde:	4284      	cmp	r4, r0
 8011fe0:	4623      	mov	r3, r4
 8011fe2:	d807      	bhi.n	8011ff4 <memmove+0x20>
 8011fe4:	1e43      	subs	r3, r0, #1
 8011fe6:	42a1      	cmp	r1, r4
 8011fe8:	d008      	beq.n	8011ffc <memmove+0x28>
 8011fea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011fee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011ff2:	e7f8      	b.n	8011fe6 <memmove+0x12>
 8011ff4:	4402      	add	r2, r0
 8011ff6:	4601      	mov	r1, r0
 8011ff8:	428a      	cmp	r2, r1
 8011ffa:	d100      	bne.n	8011ffe <memmove+0x2a>
 8011ffc:	bd10      	pop	{r4, pc}
 8011ffe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012002:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012006:	e7f7      	b.n	8011ff8 <memmove+0x24>

08012008 <abort>:
 8012008:	b508      	push	{r3, lr}
 801200a:	2006      	movs	r0, #6
 801200c:	f000 fa2e 	bl	801246c <raise>
 8012010:	2001      	movs	r0, #1
 8012012:	f7f1 fac1 	bl	8003598 <_exit>

08012016 <_realloc_r>:
 8012016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801201a:	4607      	mov	r7, r0
 801201c:	4614      	mov	r4, r2
 801201e:	460d      	mov	r5, r1
 8012020:	b921      	cbnz	r1, 801202c <_realloc_r+0x16>
 8012022:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012026:	4611      	mov	r1, r2
 8012028:	f7ff b910 	b.w	801124c <_malloc_r>
 801202c:	b92a      	cbnz	r2, 801203a <_realloc_r+0x24>
 801202e:	f7ff fbe5 	bl	80117fc <_free_r>
 8012032:	4625      	mov	r5, r4
 8012034:	4628      	mov	r0, r5
 8012036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801203a:	f000 fa33 	bl	80124a4 <_malloc_usable_size_r>
 801203e:	4284      	cmp	r4, r0
 8012040:	4606      	mov	r6, r0
 8012042:	d802      	bhi.n	801204a <_realloc_r+0x34>
 8012044:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012048:	d8f4      	bhi.n	8012034 <_realloc_r+0x1e>
 801204a:	4621      	mov	r1, r4
 801204c:	4638      	mov	r0, r7
 801204e:	f7ff f8fd 	bl	801124c <_malloc_r>
 8012052:	4680      	mov	r8, r0
 8012054:	b908      	cbnz	r0, 801205a <_realloc_r+0x44>
 8012056:	4645      	mov	r5, r8
 8012058:	e7ec      	b.n	8012034 <_realloc_r+0x1e>
 801205a:	42b4      	cmp	r4, r6
 801205c:	4622      	mov	r2, r4
 801205e:	4629      	mov	r1, r5
 8012060:	bf28      	it	cs
 8012062:	4632      	movcs	r2, r6
 8012064:	f7ff fb9d 	bl	80117a2 <memcpy>
 8012068:	4629      	mov	r1, r5
 801206a:	4638      	mov	r0, r7
 801206c:	f7ff fbc6 	bl	80117fc <_free_r>
 8012070:	e7f1      	b.n	8012056 <_realloc_r+0x40>

08012072 <__sfputc_r>:
 8012072:	6893      	ldr	r3, [r2, #8]
 8012074:	3b01      	subs	r3, #1
 8012076:	2b00      	cmp	r3, #0
 8012078:	b410      	push	{r4}
 801207a:	6093      	str	r3, [r2, #8]
 801207c:	da08      	bge.n	8012090 <__sfputc_r+0x1e>
 801207e:	6994      	ldr	r4, [r2, #24]
 8012080:	42a3      	cmp	r3, r4
 8012082:	db01      	blt.n	8012088 <__sfputc_r+0x16>
 8012084:	290a      	cmp	r1, #10
 8012086:	d103      	bne.n	8012090 <__sfputc_r+0x1e>
 8012088:	f85d 4b04 	ldr.w	r4, [sp], #4
 801208c:	f000 b932 	b.w	80122f4 <__swbuf_r>
 8012090:	6813      	ldr	r3, [r2, #0]
 8012092:	1c58      	adds	r0, r3, #1
 8012094:	6010      	str	r0, [r2, #0]
 8012096:	7019      	strb	r1, [r3, #0]
 8012098:	4608      	mov	r0, r1
 801209a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801209e:	4770      	bx	lr

080120a0 <__sfputs_r>:
 80120a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120a2:	4606      	mov	r6, r0
 80120a4:	460f      	mov	r7, r1
 80120a6:	4614      	mov	r4, r2
 80120a8:	18d5      	adds	r5, r2, r3
 80120aa:	42ac      	cmp	r4, r5
 80120ac:	d101      	bne.n	80120b2 <__sfputs_r+0x12>
 80120ae:	2000      	movs	r0, #0
 80120b0:	e007      	b.n	80120c2 <__sfputs_r+0x22>
 80120b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120b6:	463a      	mov	r2, r7
 80120b8:	4630      	mov	r0, r6
 80120ba:	f7ff ffda 	bl	8012072 <__sfputc_r>
 80120be:	1c43      	adds	r3, r0, #1
 80120c0:	d1f3      	bne.n	80120aa <__sfputs_r+0xa>
 80120c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080120c4 <_vfiprintf_r>:
 80120c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120c8:	460d      	mov	r5, r1
 80120ca:	b09d      	sub	sp, #116	@ 0x74
 80120cc:	4614      	mov	r4, r2
 80120ce:	4698      	mov	r8, r3
 80120d0:	4606      	mov	r6, r0
 80120d2:	b118      	cbz	r0, 80120dc <_vfiprintf_r+0x18>
 80120d4:	6a03      	ldr	r3, [r0, #32]
 80120d6:	b90b      	cbnz	r3, 80120dc <_vfiprintf_r+0x18>
 80120d8:	f7ff fa3c 	bl	8011554 <__sinit>
 80120dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120de:	07d9      	lsls	r1, r3, #31
 80120e0:	d405      	bmi.n	80120ee <_vfiprintf_r+0x2a>
 80120e2:	89ab      	ldrh	r3, [r5, #12]
 80120e4:	059a      	lsls	r2, r3, #22
 80120e6:	d402      	bmi.n	80120ee <_vfiprintf_r+0x2a>
 80120e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120ea:	f7ff fb58 	bl	801179e <__retarget_lock_acquire_recursive>
 80120ee:	89ab      	ldrh	r3, [r5, #12]
 80120f0:	071b      	lsls	r3, r3, #28
 80120f2:	d501      	bpl.n	80120f8 <_vfiprintf_r+0x34>
 80120f4:	692b      	ldr	r3, [r5, #16]
 80120f6:	b99b      	cbnz	r3, 8012120 <_vfiprintf_r+0x5c>
 80120f8:	4629      	mov	r1, r5
 80120fa:	4630      	mov	r0, r6
 80120fc:	f000 f938 	bl	8012370 <__swsetup_r>
 8012100:	b170      	cbz	r0, 8012120 <_vfiprintf_r+0x5c>
 8012102:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012104:	07dc      	lsls	r4, r3, #31
 8012106:	d504      	bpl.n	8012112 <_vfiprintf_r+0x4e>
 8012108:	f04f 30ff 	mov.w	r0, #4294967295
 801210c:	b01d      	add	sp, #116	@ 0x74
 801210e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012112:	89ab      	ldrh	r3, [r5, #12]
 8012114:	0598      	lsls	r0, r3, #22
 8012116:	d4f7      	bmi.n	8012108 <_vfiprintf_r+0x44>
 8012118:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801211a:	f7ff fb41 	bl	80117a0 <__retarget_lock_release_recursive>
 801211e:	e7f3      	b.n	8012108 <_vfiprintf_r+0x44>
 8012120:	2300      	movs	r3, #0
 8012122:	9309      	str	r3, [sp, #36]	@ 0x24
 8012124:	2320      	movs	r3, #32
 8012126:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801212a:	f8cd 800c 	str.w	r8, [sp, #12]
 801212e:	2330      	movs	r3, #48	@ 0x30
 8012130:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80122e0 <_vfiprintf_r+0x21c>
 8012134:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012138:	f04f 0901 	mov.w	r9, #1
 801213c:	4623      	mov	r3, r4
 801213e:	469a      	mov	sl, r3
 8012140:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012144:	b10a      	cbz	r2, 801214a <_vfiprintf_r+0x86>
 8012146:	2a25      	cmp	r2, #37	@ 0x25
 8012148:	d1f9      	bne.n	801213e <_vfiprintf_r+0x7a>
 801214a:	ebba 0b04 	subs.w	fp, sl, r4
 801214e:	d00b      	beq.n	8012168 <_vfiprintf_r+0xa4>
 8012150:	465b      	mov	r3, fp
 8012152:	4622      	mov	r2, r4
 8012154:	4629      	mov	r1, r5
 8012156:	4630      	mov	r0, r6
 8012158:	f7ff ffa2 	bl	80120a0 <__sfputs_r>
 801215c:	3001      	adds	r0, #1
 801215e:	f000 80a7 	beq.w	80122b0 <_vfiprintf_r+0x1ec>
 8012162:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012164:	445a      	add	r2, fp
 8012166:	9209      	str	r2, [sp, #36]	@ 0x24
 8012168:	f89a 3000 	ldrb.w	r3, [sl]
 801216c:	2b00      	cmp	r3, #0
 801216e:	f000 809f 	beq.w	80122b0 <_vfiprintf_r+0x1ec>
 8012172:	2300      	movs	r3, #0
 8012174:	f04f 32ff 	mov.w	r2, #4294967295
 8012178:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801217c:	f10a 0a01 	add.w	sl, sl, #1
 8012180:	9304      	str	r3, [sp, #16]
 8012182:	9307      	str	r3, [sp, #28]
 8012184:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012188:	931a      	str	r3, [sp, #104]	@ 0x68
 801218a:	4654      	mov	r4, sl
 801218c:	2205      	movs	r2, #5
 801218e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012192:	4853      	ldr	r0, [pc, #332]	@ (80122e0 <_vfiprintf_r+0x21c>)
 8012194:	f7ee f81c 	bl	80001d0 <memchr>
 8012198:	9a04      	ldr	r2, [sp, #16]
 801219a:	b9d8      	cbnz	r0, 80121d4 <_vfiprintf_r+0x110>
 801219c:	06d1      	lsls	r1, r2, #27
 801219e:	bf44      	itt	mi
 80121a0:	2320      	movmi	r3, #32
 80121a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80121a6:	0713      	lsls	r3, r2, #28
 80121a8:	bf44      	itt	mi
 80121aa:	232b      	movmi	r3, #43	@ 0x2b
 80121ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80121b0:	f89a 3000 	ldrb.w	r3, [sl]
 80121b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80121b6:	d015      	beq.n	80121e4 <_vfiprintf_r+0x120>
 80121b8:	9a07      	ldr	r2, [sp, #28]
 80121ba:	4654      	mov	r4, sl
 80121bc:	2000      	movs	r0, #0
 80121be:	f04f 0c0a 	mov.w	ip, #10
 80121c2:	4621      	mov	r1, r4
 80121c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80121c8:	3b30      	subs	r3, #48	@ 0x30
 80121ca:	2b09      	cmp	r3, #9
 80121cc:	d94b      	bls.n	8012266 <_vfiprintf_r+0x1a2>
 80121ce:	b1b0      	cbz	r0, 80121fe <_vfiprintf_r+0x13a>
 80121d0:	9207      	str	r2, [sp, #28]
 80121d2:	e014      	b.n	80121fe <_vfiprintf_r+0x13a>
 80121d4:	eba0 0308 	sub.w	r3, r0, r8
 80121d8:	fa09 f303 	lsl.w	r3, r9, r3
 80121dc:	4313      	orrs	r3, r2
 80121de:	9304      	str	r3, [sp, #16]
 80121e0:	46a2      	mov	sl, r4
 80121e2:	e7d2      	b.n	801218a <_vfiprintf_r+0xc6>
 80121e4:	9b03      	ldr	r3, [sp, #12]
 80121e6:	1d19      	adds	r1, r3, #4
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	9103      	str	r1, [sp, #12]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	bfbb      	ittet	lt
 80121f0:	425b      	neglt	r3, r3
 80121f2:	f042 0202 	orrlt.w	r2, r2, #2
 80121f6:	9307      	strge	r3, [sp, #28]
 80121f8:	9307      	strlt	r3, [sp, #28]
 80121fa:	bfb8      	it	lt
 80121fc:	9204      	strlt	r2, [sp, #16]
 80121fe:	7823      	ldrb	r3, [r4, #0]
 8012200:	2b2e      	cmp	r3, #46	@ 0x2e
 8012202:	d10a      	bne.n	801221a <_vfiprintf_r+0x156>
 8012204:	7863      	ldrb	r3, [r4, #1]
 8012206:	2b2a      	cmp	r3, #42	@ 0x2a
 8012208:	d132      	bne.n	8012270 <_vfiprintf_r+0x1ac>
 801220a:	9b03      	ldr	r3, [sp, #12]
 801220c:	1d1a      	adds	r2, r3, #4
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	9203      	str	r2, [sp, #12]
 8012212:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012216:	3402      	adds	r4, #2
 8012218:	9305      	str	r3, [sp, #20]
 801221a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80122f0 <_vfiprintf_r+0x22c>
 801221e:	7821      	ldrb	r1, [r4, #0]
 8012220:	2203      	movs	r2, #3
 8012222:	4650      	mov	r0, sl
 8012224:	f7ed ffd4 	bl	80001d0 <memchr>
 8012228:	b138      	cbz	r0, 801223a <_vfiprintf_r+0x176>
 801222a:	9b04      	ldr	r3, [sp, #16]
 801222c:	eba0 000a 	sub.w	r0, r0, sl
 8012230:	2240      	movs	r2, #64	@ 0x40
 8012232:	4082      	lsls	r2, r0
 8012234:	4313      	orrs	r3, r2
 8012236:	3401      	adds	r4, #1
 8012238:	9304      	str	r3, [sp, #16]
 801223a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801223e:	4829      	ldr	r0, [pc, #164]	@ (80122e4 <_vfiprintf_r+0x220>)
 8012240:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012244:	2206      	movs	r2, #6
 8012246:	f7ed ffc3 	bl	80001d0 <memchr>
 801224a:	2800      	cmp	r0, #0
 801224c:	d03f      	beq.n	80122ce <_vfiprintf_r+0x20a>
 801224e:	4b26      	ldr	r3, [pc, #152]	@ (80122e8 <_vfiprintf_r+0x224>)
 8012250:	bb1b      	cbnz	r3, 801229a <_vfiprintf_r+0x1d6>
 8012252:	9b03      	ldr	r3, [sp, #12]
 8012254:	3307      	adds	r3, #7
 8012256:	f023 0307 	bic.w	r3, r3, #7
 801225a:	3308      	adds	r3, #8
 801225c:	9303      	str	r3, [sp, #12]
 801225e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012260:	443b      	add	r3, r7
 8012262:	9309      	str	r3, [sp, #36]	@ 0x24
 8012264:	e76a      	b.n	801213c <_vfiprintf_r+0x78>
 8012266:	fb0c 3202 	mla	r2, ip, r2, r3
 801226a:	460c      	mov	r4, r1
 801226c:	2001      	movs	r0, #1
 801226e:	e7a8      	b.n	80121c2 <_vfiprintf_r+0xfe>
 8012270:	2300      	movs	r3, #0
 8012272:	3401      	adds	r4, #1
 8012274:	9305      	str	r3, [sp, #20]
 8012276:	4619      	mov	r1, r3
 8012278:	f04f 0c0a 	mov.w	ip, #10
 801227c:	4620      	mov	r0, r4
 801227e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012282:	3a30      	subs	r2, #48	@ 0x30
 8012284:	2a09      	cmp	r2, #9
 8012286:	d903      	bls.n	8012290 <_vfiprintf_r+0x1cc>
 8012288:	2b00      	cmp	r3, #0
 801228a:	d0c6      	beq.n	801221a <_vfiprintf_r+0x156>
 801228c:	9105      	str	r1, [sp, #20]
 801228e:	e7c4      	b.n	801221a <_vfiprintf_r+0x156>
 8012290:	fb0c 2101 	mla	r1, ip, r1, r2
 8012294:	4604      	mov	r4, r0
 8012296:	2301      	movs	r3, #1
 8012298:	e7f0      	b.n	801227c <_vfiprintf_r+0x1b8>
 801229a:	ab03      	add	r3, sp, #12
 801229c:	9300      	str	r3, [sp, #0]
 801229e:	462a      	mov	r2, r5
 80122a0:	4b12      	ldr	r3, [pc, #72]	@ (80122ec <_vfiprintf_r+0x228>)
 80122a2:	a904      	add	r1, sp, #16
 80122a4:	4630      	mov	r0, r6
 80122a6:	f3af 8000 	nop.w
 80122aa:	4607      	mov	r7, r0
 80122ac:	1c78      	adds	r0, r7, #1
 80122ae:	d1d6      	bne.n	801225e <_vfiprintf_r+0x19a>
 80122b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80122b2:	07d9      	lsls	r1, r3, #31
 80122b4:	d405      	bmi.n	80122c2 <_vfiprintf_r+0x1fe>
 80122b6:	89ab      	ldrh	r3, [r5, #12]
 80122b8:	059a      	lsls	r2, r3, #22
 80122ba:	d402      	bmi.n	80122c2 <_vfiprintf_r+0x1fe>
 80122bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80122be:	f7ff fa6f 	bl	80117a0 <__retarget_lock_release_recursive>
 80122c2:	89ab      	ldrh	r3, [r5, #12]
 80122c4:	065b      	lsls	r3, r3, #25
 80122c6:	f53f af1f 	bmi.w	8012108 <_vfiprintf_r+0x44>
 80122ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80122cc:	e71e      	b.n	801210c <_vfiprintf_r+0x48>
 80122ce:	ab03      	add	r3, sp, #12
 80122d0:	9300      	str	r3, [sp, #0]
 80122d2:	462a      	mov	r2, r5
 80122d4:	4b05      	ldr	r3, [pc, #20]	@ (80122ec <_vfiprintf_r+0x228>)
 80122d6:	a904      	add	r1, sp, #16
 80122d8:	4630      	mov	r0, r6
 80122da:	f7ff fc9f 	bl	8011c1c <_printf_i>
 80122de:	e7e4      	b.n	80122aa <_vfiprintf_r+0x1e6>
 80122e0:	080132bb 	.word	0x080132bb
 80122e4:	080132c5 	.word	0x080132c5
 80122e8:	00000000 	.word	0x00000000
 80122ec:	080120a1 	.word	0x080120a1
 80122f0:	080132c1 	.word	0x080132c1

080122f4 <__swbuf_r>:
 80122f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122f6:	460e      	mov	r6, r1
 80122f8:	4614      	mov	r4, r2
 80122fa:	4605      	mov	r5, r0
 80122fc:	b118      	cbz	r0, 8012306 <__swbuf_r+0x12>
 80122fe:	6a03      	ldr	r3, [r0, #32]
 8012300:	b90b      	cbnz	r3, 8012306 <__swbuf_r+0x12>
 8012302:	f7ff f927 	bl	8011554 <__sinit>
 8012306:	69a3      	ldr	r3, [r4, #24]
 8012308:	60a3      	str	r3, [r4, #8]
 801230a:	89a3      	ldrh	r3, [r4, #12]
 801230c:	071a      	lsls	r2, r3, #28
 801230e:	d501      	bpl.n	8012314 <__swbuf_r+0x20>
 8012310:	6923      	ldr	r3, [r4, #16]
 8012312:	b943      	cbnz	r3, 8012326 <__swbuf_r+0x32>
 8012314:	4621      	mov	r1, r4
 8012316:	4628      	mov	r0, r5
 8012318:	f000 f82a 	bl	8012370 <__swsetup_r>
 801231c:	b118      	cbz	r0, 8012326 <__swbuf_r+0x32>
 801231e:	f04f 37ff 	mov.w	r7, #4294967295
 8012322:	4638      	mov	r0, r7
 8012324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012326:	6823      	ldr	r3, [r4, #0]
 8012328:	6922      	ldr	r2, [r4, #16]
 801232a:	1a98      	subs	r0, r3, r2
 801232c:	6963      	ldr	r3, [r4, #20]
 801232e:	b2f6      	uxtb	r6, r6
 8012330:	4283      	cmp	r3, r0
 8012332:	4637      	mov	r7, r6
 8012334:	dc05      	bgt.n	8012342 <__swbuf_r+0x4e>
 8012336:	4621      	mov	r1, r4
 8012338:	4628      	mov	r0, r5
 801233a:	f7ff fe11 	bl	8011f60 <_fflush_r>
 801233e:	2800      	cmp	r0, #0
 8012340:	d1ed      	bne.n	801231e <__swbuf_r+0x2a>
 8012342:	68a3      	ldr	r3, [r4, #8]
 8012344:	3b01      	subs	r3, #1
 8012346:	60a3      	str	r3, [r4, #8]
 8012348:	6823      	ldr	r3, [r4, #0]
 801234a:	1c5a      	adds	r2, r3, #1
 801234c:	6022      	str	r2, [r4, #0]
 801234e:	701e      	strb	r6, [r3, #0]
 8012350:	6962      	ldr	r2, [r4, #20]
 8012352:	1c43      	adds	r3, r0, #1
 8012354:	429a      	cmp	r2, r3
 8012356:	d004      	beq.n	8012362 <__swbuf_r+0x6e>
 8012358:	89a3      	ldrh	r3, [r4, #12]
 801235a:	07db      	lsls	r3, r3, #31
 801235c:	d5e1      	bpl.n	8012322 <__swbuf_r+0x2e>
 801235e:	2e0a      	cmp	r6, #10
 8012360:	d1df      	bne.n	8012322 <__swbuf_r+0x2e>
 8012362:	4621      	mov	r1, r4
 8012364:	4628      	mov	r0, r5
 8012366:	f7ff fdfb 	bl	8011f60 <_fflush_r>
 801236a:	2800      	cmp	r0, #0
 801236c:	d0d9      	beq.n	8012322 <__swbuf_r+0x2e>
 801236e:	e7d6      	b.n	801231e <__swbuf_r+0x2a>

08012370 <__swsetup_r>:
 8012370:	b538      	push	{r3, r4, r5, lr}
 8012372:	4b29      	ldr	r3, [pc, #164]	@ (8012418 <__swsetup_r+0xa8>)
 8012374:	4605      	mov	r5, r0
 8012376:	6818      	ldr	r0, [r3, #0]
 8012378:	460c      	mov	r4, r1
 801237a:	b118      	cbz	r0, 8012384 <__swsetup_r+0x14>
 801237c:	6a03      	ldr	r3, [r0, #32]
 801237e:	b90b      	cbnz	r3, 8012384 <__swsetup_r+0x14>
 8012380:	f7ff f8e8 	bl	8011554 <__sinit>
 8012384:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012388:	0719      	lsls	r1, r3, #28
 801238a:	d422      	bmi.n	80123d2 <__swsetup_r+0x62>
 801238c:	06da      	lsls	r2, r3, #27
 801238e:	d407      	bmi.n	80123a0 <__swsetup_r+0x30>
 8012390:	2209      	movs	r2, #9
 8012392:	602a      	str	r2, [r5, #0]
 8012394:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012398:	81a3      	strh	r3, [r4, #12]
 801239a:	f04f 30ff 	mov.w	r0, #4294967295
 801239e:	e033      	b.n	8012408 <__swsetup_r+0x98>
 80123a0:	0758      	lsls	r0, r3, #29
 80123a2:	d512      	bpl.n	80123ca <__swsetup_r+0x5a>
 80123a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80123a6:	b141      	cbz	r1, 80123ba <__swsetup_r+0x4a>
 80123a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80123ac:	4299      	cmp	r1, r3
 80123ae:	d002      	beq.n	80123b6 <__swsetup_r+0x46>
 80123b0:	4628      	mov	r0, r5
 80123b2:	f7ff fa23 	bl	80117fc <_free_r>
 80123b6:	2300      	movs	r3, #0
 80123b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80123ba:	89a3      	ldrh	r3, [r4, #12]
 80123bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80123c0:	81a3      	strh	r3, [r4, #12]
 80123c2:	2300      	movs	r3, #0
 80123c4:	6063      	str	r3, [r4, #4]
 80123c6:	6923      	ldr	r3, [r4, #16]
 80123c8:	6023      	str	r3, [r4, #0]
 80123ca:	89a3      	ldrh	r3, [r4, #12]
 80123cc:	f043 0308 	orr.w	r3, r3, #8
 80123d0:	81a3      	strh	r3, [r4, #12]
 80123d2:	6923      	ldr	r3, [r4, #16]
 80123d4:	b94b      	cbnz	r3, 80123ea <__swsetup_r+0x7a>
 80123d6:	89a3      	ldrh	r3, [r4, #12]
 80123d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80123dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80123e0:	d003      	beq.n	80123ea <__swsetup_r+0x7a>
 80123e2:	4621      	mov	r1, r4
 80123e4:	4628      	mov	r0, r5
 80123e6:	f000 f88b 	bl	8012500 <__smakebuf_r>
 80123ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123ee:	f013 0201 	ands.w	r2, r3, #1
 80123f2:	d00a      	beq.n	801240a <__swsetup_r+0x9a>
 80123f4:	2200      	movs	r2, #0
 80123f6:	60a2      	str	r2, [r4, #8]
 80123f8:	6962      	ldr	r2, [r4, #20]
 80123fa:	4252      	negs	r2, r2
 80123fc:	61a2      	str	r2, [r4, #24]
 80123fe:	6922      	ldr	r2, [r4, #16]
 8012400:	b942      	cbnz	r2, 8012414 <__swsetup_r+0xa4>
 8012402:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012406:	d1c5      	bne.n	8012394 <__swsetup_r+0x24>
 8012408:	bd38      	pop	{r3, r4, r5, pc}
 801240a:	0799      	lsls	r1, r3, #30
 801240c:	bf58      	it	pl
 801240e:	6962      	ldrpl	r2, [r4, #20]
 8012410:	60a2      	str	r2, [r4, #8]
 8012412:	e7f4      	b.n	80123fe <__swsetup_r+0x8e>
 8012414:	2000      	movs	r0, #0
 8012416:	e7f7      	b.n	8012408 <__swsetup_r+0x98>
 8012418:	200000ac 	.word	0x200000ac

0801241c <_raise_r>:
 801241c:	291f      	cmp	r1, #31
 801241e:	b538      	push	{r3, r4, r5, lr}
 8012420:	4605      	mov	r5, r0
 8012422:	460c      	mov	r4, r1
 8012424:	d904      	bls.n	8012430 <_raise_r+0x14>
 8012426:	2316      	movs	r3, #22
 8012428:	6003      	str	r3, [r0, #0]
 801242a:	f04f 30ff 	mov.w	r0, #4294967295
 801242e:	bd38      	pop	{r3, r4, r5, pc}
 8012430:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012432:	b112      	cbz	r2, 801243a <_raise_r+0x1e>
 8012434:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012438:	b94b      	cbnz	r3, 801244e <_raise_r+0x32>
 801243a:	4628      	mov	r0, r5
 801243c:	f000 f830 	bl	80124a0 <_getpid_r>
 8012440:	4622      	mov	r2, r4
 8012442:	4601      	mov	r1, r0
 8012444:	4628      	mov	r0, r5
 8012446:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801244a:	f000 b817 	b.w	801247c <_kill_r>
 801244e:	2b01      	cmp	r3, #1
 8012450:	d00a      	beq.n	8012468 <_raise_r+0x4c>
 8012452:	1c59      	adds	r1, r3, #1
 8012454:	d103      	bne.n	801245e <_raise_r+0x42>
 8012456:	2316      	movs	r3, #22
 8012458:	6003      	str	r3, [r0, #0]
 801245a:	2001      	movs	r0, #1
 801245c:	e7e7      	b.n	801242e <_raise_r+0x12>
 801245e:	2100      	movs	r1, #0
 8012460:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012464:	4620      	mov	r0, r4
 8012466:	4798      	blx	r3
 8012468:	2000      	movs	r0, #0
 801246a:	e7e0      	b.n	801242e <_raise_r+0x12>

0801246c <raise>:
 801246c:	4b02      	ldr	r3, [pc, #8]	@ (8012478 <raise+0xc>)
 801246e:	4601      	mov	r1, r0
 8012470:	6818      	ldr	r0, [r3, #0]
 8012472:	f7ff bfd3 	b.w	801241c <_raise_r>
 8012476:	bf00      	nop
 8012478:	200000ac 	.word	0x200000ac

0801247c <_kill_r>:
 801247c:	b538      	push	{r3, r4, r5, lr}
 801247e:	4d07      	ldr	r5, [pc, #28]	@ (801249c <_kill_r+0x20>)
 8012480:	2300      	movs	r3, #0
 8012482:	4604      	mov	r4, r0
 8012484:	4608      	mov	r0, r1
 8012486:	4611      	mov	r1, r2
 8012488:	602b      	str	r3, [r5, #0]
 801248a:	f7f1 f875 	bl	8003578 <_kill>
 801248e:	1c43      	adds	r3, r0, #1
 8012490:	d102      	bne.n	8012498 <_kill_r+0x1c>
 8012492:	682b      	ldr	r3, [r5, #0]
 8012494:	b103      	cbz	r3, 8012498 <_kill_r+0x1c>
 8012496:	6023      	str	r3, [r4, #0]
 8012498:	bd38      	pop	{r3, r4, r5, pc}
 801249a:	bf00      	nop
 801249c:	20004790 	.word	0x20004790

080124a0 <_getpid_r>:
 80124a0:	f7f1 b862 	b.w	8003568 <_getpid>

080124a4 <_malloc_usable_size_r>:
 80124a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80124a8:	1f18      	subs	r0, r3, #4
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	bfbc      	itt	lt
 80124ae:	580b      	ldrlt	r3, [r1, r0]
 80124b0:	18c0      	addlt	r0, r0, r3
 80124b2:	4770      	bx	lr

080124b4 <__swhatbuf_r>:
 80124b4:	b570      	push	{r4, r5, r6, lr}
 80124b6:	460c      	mov	r4, r1
 80124b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124bc:	2900      	cmp	r1, #0
 80124be:	b096      	sub	sp, #88	@ 0x58
 80124c0:	4615      	mov	r5, r2
 80124c2:	461e      	mov	r6, r3
 80124c4:	da0d      	bge.n	80124e2 <__swhatbuf_r+0x2e>
 80124c6:	89a3      	ldrh	r3, [r4, #12]
 80124c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80124cc:	f04f 0100 	mov.w	r1, #0
 80124d0:	bf14      	ite	ne
 80124d2:	2340      	movne	r3, #64	@ 0x40
 80124d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80124d8:	2000      	movs	r0, #0
 80124da:	6031      	str	r1, [r6, #0]
 80124dc:	602b      	str	r3, [r5, #0]
 80124de:	b016      	add	sp, #88	@ 0x58
 80124e0:	bd70      	pop	{r4, r5, r6, pc}
 80124e2:	466a      	mov	r2, sp
 80124e4:	f000 f848 	bl	8012578 <_fstat_r>
 80124e8:	2800      	cmp	r0, #0
 80124ea:	dbec      	blt.n	80124c6 <__swhatbuf_r+0x12>
 80124ec:	9901      	ldr	r1, [sp, #4]
 80124ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80124f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80124f6:	4259      	negs	r1, r3
 80124f8:	4159      	adcs	r1, r3
 80124fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80124fe:	e7eb      	b.n	80124d8 <__swhatbuf_r+0x24>

08012500 <__smakebuf_r>:
 8012500:	898b      	ldrh	r3, [r1, #12]
 8012502:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012504:	079d      	lsls	r5, r3, #30
 8012506:	4606      	mov	r6, r0
 8012508:	460c      	mov	r4, r1
 801250a:	d507      	bpl.n	801251c <__smakebuf_r+0x1c>
 801250c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012510:	6023      	str	r3, [r4, #0]
 8012512:	6123      	str	r3, [r4, #16]
 8012514:	2301      	movs	r3, #1
 8012516:	6163      	str	r3, [r4, #20]
 8012518:	b003      	add	sp, #12
 801251a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801251c:	ab01      	add	r3, sp, #4
 801251e:	466a      	mov	r2, sp
 8012520:	f7ff ffc8 	bl	80124b4 <__swhatbuf_r>
 8012524:	9f00      	ldr	r7, [sp, #0]
 8012526:	4605      	mov	r5, r0
 8012528:	4639      	mov	r1, r7
 801252a:	4630      	mov	r0, r6
 801252c:	f7fe fe8e 	bl	801124c <_malloc_r>
 8012530:	b948      	cbnz	r0, 8012546 <__smakebuf_r+0x46>
 8012532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012536:	059a      	lsls	r2, r3, #22
 8012538:	d4ee      	bmi.n	8012518 <__smakebuf_r+0x18>
 801253a:	f023 0303 	bic.w	r3, r3, #3
 801253e:	f043 0302 	orr.w	r3, r3, #2
 8012542:	81a3      	strh	r3, [r4, #12]
 8012544:	e7e2      	b.n	801250c <__smakebuf_r+0xc>
 8012546:	89a3      	ldrh	r3, [r4, #12]
 8012548:	6020      	str	r0, [r4, #0]
 801254a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801254e:	81a3      	strh	r3, [r4, #12]
 8012550:	9b01      	ldr	r3, [sp, #4]
 8012552:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012556:	b15b      	cbz	r3, 8012570 <__smakebuf_r+0x70>
 8012558:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801255c:	4630      	mov	r0, r6
 801255e:	f000 f81d 	bl	801259c <_isatty_r>
 8012562:	b128      	cbz	r0, 8012570 <__smakebuf_r+0x70>
 8012564:	89a3      	ldrh	r3, [r4, #12]
 8012566:	f023 0303 	bic.w	r3, r3, #3
 801256a:	f043 0301 	orr.w	r3, r3, #1
 801256e:	81a3      	strh	r3, [r4, #12]
 8012570:	89a3      	ldrh	r3, [r4, #12]
 8012572:	431d      	orrs	r5, r3
 8012574:	81a5      	strh	r5, [r4, #12]
 8012576:	e7cf      	b.n	8012518 <__smakebuf_r+0x18>

08012578 <_fstat_r>:
 8012578:	b538      	push	{r3, r4, r5, lr}
 801257a:	4d07      	ldr	r5, [pc, #28]	@ (8012598 <_fstat_r+0x20>)
 801257c:	2300      	movs	r3, #0
 801257e:	4604      	mov	r4, r0
 8012580:	4608      	mov	r0, r1
 8012582:	4611      	mov	r1, r2
 8012584:	602b      	str	r3, [r5, #0]
 8012586:	f7f1 f857 	bl	8003638 <_fstat>
 801258a:	1c43      	adds	r3, r0, #1
 801258c:	d102      	bne.n	8012594 <_fstat_r+0x1c>
 801258e:	682b      	ldr	r3, [r5, #0]
 8012590:	b103      	cbz	r3, 8012594 <_fstat_r+0x1c>
 8012592:	6023      	str	r3, [r4, #0]
 8012594:	bd38      	pop	{r3, r4, r5, pc}
 8012596:	bf00      	nop
 8012598:	20004790 	.word	0x20004790

0801259c <_isatty_r>:
 801259c:	b538      	push	{r3, r4, r5, lr}
 801259e:	4d06      	ldr	r5, [pc, #24]	@ (80125b8 <_isatty_r+0x1c>)
 80125a0:	2300      	movs	r3, #0
 80125a2:	4604      	mov	r4, r0
 80125a4:	4608      	mov	r0, r1
 80125a6:	602b      	str	r3, [r5, #0]
 80125a8:	f7f1 f856 	bl	8003658 <_isatty>
 80125ac:	1c43      	adds	r3, r0, #1
 80125ae:	d102      	bne.n	80125b6 <_isatty_r+0x1a>
 80125b0:	682b      	ldr	r3, [r5, #0]
 80125b2:	b103      	cbz	r3, 80125b6 <_isatty_r+0x1a>
 80125b4:	6023      	str	r3, [r4, #0]
 80125b6:	bd38      	pop	{r3, r4, r5, pc}
 80125b8:	20004790 	.word	0x20004790

080125bc <_init>:
 80125bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125be:	bf00      	nop
 80125c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80125c2:	bc08      	pop	{r3}
 80125c4:	469e      	mov	lr, r3
 80125c6:	4770      	bx	lr

080125c8 <_fini>:
 80125c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125ca:	bf00      	nop
 80125cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80125ce:	bc08      	pop	{r3}
 80125d0:	469e      	mov	lr, r3
 80125d2:	4770      	bx	lr
