#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun  1 19:22:22 2024
# Process ID: 19000
# Current directory: D:/B.Tech/RTL_resources/verilog FPGA course Projects/Demo_IP/Demo_IP.runs/synth_1
# Command line: vivado.exe -log ripple_carry_adder_4bit_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ripple_carry_adder_4bit_wrapper.tcl
# Log file: D:/B.Tech/RTL_resources/verilog FPGA course Projects/Demo_IP/Demo_IP.runs/synth_1/ripple_carry_adder_4bit_wrapper.vds
# Journal file: D:/B.Tech/RTL_resources/verilog FPGA course Projects/Demo_IP/Demo_IP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ripple_carry_adder_4bit_wrapper.tcl -notrace
