

================================================================
== Vivado HLS Report for 'ALU'
================================================================
* Date:           Thu May 15 01:14:32 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        ALU_4bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                    |                       |  Latency  |  Interval | Pipeline|
        |              Instance              |         Module        | min | max | min | max |   Type  |
        +------------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |stg_10_ALU_perform_operation_fu_48  |ALU_perform_operation  |    0|    0|    0|    0|   none  |
        +------------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     64|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     64|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+-----------------------+---------+-------+---+----+
    |              Instance              |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------------+-----------------------+---------+-------+---+----+
    |stg_10_ALU_perform_operation_fu_48  |ALU_perform_operation  |        0|      0|  0|  64|
    +------------------------------------+-----------------------+---------+-------+---+----+
    |Total                               |                       |        0|      0|  0|  64|
    +------------------------------------+-----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+---------+--------------+---------+
|   RTL Ports  | Dir | Bits| Protocol| Source Object|  C Type |
+--------------+-----+-----+---------+--------------+---------+
|A             |  in |    4| ap_none |       A      | pointer |
|B             |  in |    4| ap_none |       B      | pointer |
|op_code       |  in |    3| ap_none |    op_code   | pointer |
|result        | out |    4|  ap_vld |    result    | pointer |
|carry_borrow  | out |    1|  ap_vld | carry_borrow | pointer |
+--------------+-----+-----+---------+--------------+---------+

