WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 50, DATA misses = 46. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 1. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 4. Winner = INSTR
Heartbeat CPU 0 instructions: 10000002 cycles: 1714787 heartbeat IPC: 5.832 cumulative IPC: 5.832 (Simulation time: 00 hr 00 min 20 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 4. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 21. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 106, DATA misses = 108. Winner = INSTR
Heartbeat CPU 0 instructions: 20000002 cycles: 3430994 heartbeat IPC: 5.827 cumulative IPC: 5.829 (Simulation time: 00 hr 00 min 41 sec)
[DUEL] Epoch ended. INSTR misses = 40, DATA misses = 23. Winner = DATA
Heartbeat CPU 0 instructions: 30000001 cycles: 5097738 heartbeat IPC: 6 cumulative IPC: 5.885 (Simulation time: 00 hr 01 min 00 sec)
Warmup finished CPU 0 instructions: 30000001 cycles: 5097739 cumulative IPC: 5.885 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 30000001 cycles: 5097739 cumulative IPC: 5.885 (Simulation time: 00 hr 01 min 00 sec)
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 40000003 cycles: 6765790 heartbeat IPC: 5.995 cumulative IPC: 5.995 (Simulation time: 00 hr 01 min 22 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 50000001 cycles: 8433676 heartbeat IPC: 5.996 cumulative IPC: 5.995 (Simulation time: 00 hr 01 min 44 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 60000003 cycles: 10108150 heartbeat IPC: 5.972 cumulative IPC: 5.988 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 11774803 heartbeat IPC: 6 cumulative IPC: 5.991 (Simulation time: 00 hr 02 min 28 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 80000009 cycles: 13441789 heartbeat IPC: 5.999 cumulative IPC: 5.992 (Simulation time: 00 hr 02 min 50 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 15108653 heartbeat IPC: 5.999 cumulative IPC: 5.993 (Simulation time: 00 hr 03 min 12 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto55.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 24. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 9, DATA misses = 12. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 2. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 4. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 1. Winner = INSTR
Heartbeat CPU 0 instructions: 100000007 cycles: 17464871 heartbeat IPC: 4.244 cumulative IPC: 5.66 (Simulation time: 00 hr 03 min 39 sec)
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 5. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 11. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 63, DATA misses = 63. Winner = INSTR
Heartbeat CPU 0 instructions: 110000005 cycles: 19626496 heartbeat IPC: 4.626 cumulative IPC: 5.506 (Simulation time: 00 hr 04 min 04 sec)
[DUEL] Epoch ended. INSTR misses = 30, DATA misses = 12. Winner = DATA
Heartbeat CPU 0 instructions: 120000001 cycles: 21305508 heartbeat IPC: 5.956 cumulative IPC: 5.553 (Simulation time: 00 hr 04 min 26 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 130000002 cycles: 22973167 heartbeat IPC: 5.996 cumulative IPC: 5.594 (Simulation time: 00 hr 04 min 48 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 17875429 cumulative IPC: 5.594 (Simulation time: 00 hr 04 min 48 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 17875429 cumulative IPC: 5.594 (Simulation time: 00 hr 04 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto55.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 5.594 instructions: 100000001 cycles: 17875429
CPU 0 Branch Prediction Accuracy: 98.99% MPKI: 0.2827 Average ROB Occupancy at Mispredict: 27.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0144
BRANCH_INDIRECT: 0.135
BRANCH_CONDITIONAL: 0.0666
BRANCH_DIRECT_CALL: 0.0399
BRANCH_INDIRECT_CALL: 0.00478
BRANCH_RETURN: 0.0222

LLC TOTAL        ACCESS:     115036 HIT:      81204 MISS:      33832
LLC LOAD         ACCESS:      12691 HIT:       6157 MISS:       6534
LLC RFO          ACCESS:      35732 HIT:      28350 MISS:       7382
LLC PREFETCH     ACCESS:      26899 HIT:      13648 MISS:      13251
LLC WRITE        ACCESS:      39067 HIT:      32930 MISS:       6137
LLC TRANSLATION  ACCESS:        647 HIT:        119 MISS:        528
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 147.8 cycles
cpu0_DTLB TOTAL        ACCESS:    8570645 HIT:    8559397 MISS:      11248
cpu0_DTLB LOAD         ACCESS:    8570645 HIT:    8559397 MISS:      11248
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.43 cycles
cpu0_ITLB TOTAL        ACCESS:    7024571 HIT:    7020442 MISS:       4129
cpu0_ITLB LOAD         ACCESS:    7024571 HIT:    7020442 MISS:       4129
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21.69 cycles
cpu0_L1D TOTAL        ACCESS:   10434422 HIT:   10273945 MISS:     160477
cpu0_L1D LOAD         ACCESS:    5431929 HIT:    5389691 MISS:      42238
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:     139709 HIT:     114983 MISS:      24726
cpu0_L1D WRITE        ACCESS:    4861449 HIT:    4768787 MISS:      92662
cpu0_L1D TRANSLATION  ACCESS:       1335 HIT:        484 MISS:        851
cpu0_L1D PREFETCH REQUESTED:     964840 ISSUED:     139709 USEFUL:       3002 USELESS:        432
cpu0_L1D AVERAGE MISS LATENCY: 28.15 cycles
cpu0_L1I TOTAL        ACCESS:   11337314 HIT:   11285458 MISS:      51856
cpu0_L1I LOAD         ACCESS:    4230035 HIT:    4215240 MISS:      14795
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:    7107279 HIT:    7070218 MISS:      37061
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:   25168635 ISSUED:    7107279 USEFUL:      19315 USELESS:      15530
cpu0_L1I AVERAGE MISS LATENCY: 27.36 cycles
cpu0_L2C TOTAL        ACCESS:     264498 HIT:     165622 MISS:      98876
cpu0_L2C LOAD         ACCESS:      38098 HIT:      22304 MISS:      15794
cpu0_L2C RFO          ACCESS:      38486 HIT:       2744 MISS:      35742
cpu0_L2C PREFETCH     ACCESS:     143012 HIT:      96319 MISS:      46693
cpu0_L2C WRITE        ACCESS:      44081 HIT:      44081 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        821 HIT:        174 MISS:        647
cpu0_L2C PREFETCH REQUESTED:      92569 ISSUED:      88541 USEFUL:       6944 USELESS:       6491
cpu0_L2C AVERAGE MISS LATENCY: 63.48 cycles
cpu0_STLB TOTAL        ACCESS:       6855 HIT:       5631 MISS:       1224
cpu0_STLB LOAD         ACCESS:       6855 HIT:       5631 MISS:       1224
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 143.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6913
  ROW_BUFFER_MISS:       7110
 AVG DBUS CONGESTED CYCLE: 3.883
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        562
  FULL:       3493

Channel 1 RQ ROW_BUFFER_HIT:       6752
  ROW_BUFFER_MISS:       6917
 AVG DBUS CONGESTED CYCLE: 3.867
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:        527
  FULL:       3211
BERTI TO_L1: 566944 TO_L2: 844850 TO_L2_BC_MSHR: 440111
BERTI AVG_LAT: 52.959 NUM_TRACK_LATENCY: 62386 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 261603 NO_CROSS_PAGE: 1150191
BERTI FOUND_BERTI: 744280 NO_FOUND_BERTI: 6989120
BERTI AVERAGE_ISSUED: 4.53787
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 1f31 7cc40 464807 / 4230318
IP misses: f7cb 3df2c0 60 / 15078
IP hits: 0 0 0 / 0
IP late: 381c e0700 17 / 6921
IP wrong: f801 3e0040 37 / 15449
miss rate: 0.00356428
coverage: 0
coverage_late: 0.459014
accuracy: 0
accuracy_late: 0.309388
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 2187
max bb size: 56
formats: 512 0 2053 1008 457 999 0 
hist_lookups: 2092 2062 1392 1264 1206 942 744 532 356 293 194 142 104 59 23 0 3 3144 
hist_lookups_evict: 0.0206158 %
hist_lookups_shortlat: 21.6053 %
bb_found_hist: 0 308035 139839 133242 35255 60017 499 341 33319 45102 2 52388 66408 2836 8 9 1 30378 0 0 0 21322 7537 0 0 0 0 0 36003 33191 0 11231 33186 0 22953 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 0 0 1 0 0 30375 0 0 0 0 0 0 0 
bb_found_summary: 10509503 1103490 9.52388
entangled_found_hist: 0 492460 63302 321612 3224 497 77 0 
entangled_found_summary: 1599743 881172 1.81548
bb_ent_found_hist: 0 421078 151972 240772 3984 155314 1555 541 414 110835 0 67060 34 27 11 44 12248 1 0 0 0 20941 0 0 0 0 0 0 11252 0 0 5 9 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 145307 0 0 0 0 0 0 0 
bb_ent_found_summary: 13081749 1343412 9.73771
