// Seed: 253694183
module module_0 (
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output reg id_6,
    output id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input id_12,
    output logic id_13
);
  always @(posedge "" or posedge id_12) begin
    if (1) id_6 <= 1 + id_11;
    if (1 * id_10) begin
      @(posedge 1) id_13 = id_9;
    end
  end
endmodule
