Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov  3 21:25:46 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.848        0.000                      0                    2        0.563        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.848        0.000                      0                    2        0.563        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.642ns (29.263%)  route 1.552ns (70.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.147    clk_wiz_0_inst/CLK
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  clk_wiz_0_inst/num_reg[0]/Q
                         net (fo=2, routed)           1.552     7.217    clk_wiz_0_inst/num_reg_n_0_[0]
    SLICE_X2Y30          LUT1 (Prop_lut1_I0_O)        0.124     7.341 r  clk_wiz_0_inst/num[0]_i_1/O
                         net (fo=1, routed)           0.000     7.341    clk_wiz_0_inst/next_num[0]
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.508    14.849    clk_wiz_0_inst/CLK
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.077    15.189    clk_wiz_0_inst/num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.666ns (30.028%)  route 1.552ns (69.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.147    clk_wiz_0_inst/CLK
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_wiz_0_inst/num_reg[0]/Q
                         net (fo=2, routed)           1.552     7.217    clk_wiz_0_inst/num_reg_n_0_[0]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.148     7.365 r  clk_wiz_0_inst/num[1]_i_1/O
                         net (fo=1, routed)           0.000     7.365    clk_wiz_0_inst/next_num[1]
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.508    14.849    clk_wiz_0_inst/CLK
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.118    15.230    clk_wiz_0_inst/num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.245ns (35.327%)  route 0.449ns (64.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.587     1.470    clk_wiz_0_inst/CLK
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148     1.618 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=23, routed)          0.449     2.067    clk_wiz_0_inst/Q[0]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.097     2.164 r  clk_wiz_0_inst/num[1]_i_1/O
                         net (fo=1, routed)           0.000     2.164    clk_wiz_0_inst/next_num[1]
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.856     1.983    clk_wiz_0_inst/CLK
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.131     1.601    clk_wiz_0_inst/num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.592%)  route 0.677ns (76.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.587     1.470    clk_wiz_0_inst/CLK
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.634 f  clk_wiz_0_inst/num_reg[0]/Q
                         net (fo=2, routed)           0.677     2.311    clk_wiz_0_inst/num_reg_n_0_[0]
    SLICE_X2Y30          LUT1 (Prop_lut1_I0_O)        0.045     2.356 r  clk_wiz_0_inst/num[0]_i_1/O
                         net (fo=1, routed)           0.000     2.356    clk_wiz_0_inst/next_num[0]
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.856     1.983    clk_wiz_0_inst/CLK
    SLICE_X2Y30          FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120     1.590    clk_wiz_0_inst/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.766    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    clk_wiz_0_inst/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    clk_wiz_0_inst/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    clk_wiz_0_inst/num_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 4.608ns (54.955%)  route 3.777ns (45.045%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.441     2.091    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.119     2.210 r  vga_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.438     4.647    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.738     8.386 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.386    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 4.607ns (57.208%)  route 3.446ns (42.792%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.441     2.091    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.119     2.210 r  vga_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.106     4.316    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.737     8.053 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.053    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.051ns  (logic 4.394ns (54.584%)  route 3.656ns (45.416%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.446     2.095    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.124     2.219 r  vga_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.312     4.531    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     8.051 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.051    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.399ns (55.582%)  route 3.515ns (44.418%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.446     2.095    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.124     2.219 r  vga_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.171     4.390    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     7.914 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.914    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.890ns  (logic 4.583ns (58.095%)  route 3.306ns (41.905%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.441     2.091    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.119     2.210 r  vga_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.966     4.176    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.713     7.890 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.890    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.879ns  (logic 4.400ns (55.840%)  route 3.479ns (44.160%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.441     2.091    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I1_O)        0.124     2.215 r  vga_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.140     4.354    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.879 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.879    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.853ns  (logic 4.399ns (56.018%)  route 3.454ns (43.982%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.446     2.095    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.124     2.219 r  vga_inst/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.110     4.329    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     7.853 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.853    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 4.599ns (58.723%)  route 3.233ns (41.277%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.441     2.091    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.119     2.210 r  vga_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.893     4.103    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.729     7.831 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.831    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.378ns (56.738%)  route 3.338ns (43.262%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.441     2.091    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I1_O)        0.124     2.215 r  vga_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.999     4.213    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     7.717 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.717    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 4.394ns (57.956%)  route 3.187ns (42.044%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 f  vga_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.898     1.525    vga_inst/line_cnt_reg[6]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  vga_inst/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.441     2.091    vga_inst/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I1_O)        0.124     2.215 r  vga_inst/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.848     4.062    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     7.581 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.581    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.239ns (66.295%)  route 0.122ns (33.705%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  vga_inst/line_cnt_reg[7]/Q
                         net (fo=6, routed)           0.122     0.316    vga_inst/line_cnt_reg[7]
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.361 r  vga_inst/line_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000     0.361    vga_inst/p_0_in__0[9]
    SLICE_X0Y30          FDRE                                         r  vga_inst/line_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.280ns (76.716%)  route 0.085ns (23.284%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[8]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.181     0.181 r  vga_inst/pixel_cnt_reg[8]/Q
                         net (fo=9, routed)           0.085     0.266    vga_inst/pixel_cnt_reg[8]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.099     0.365 r  vga_inst/pixel_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.365    vga_inst/p_0_in[9]
    SLICE_X3Y31          FDRE                                         r  vga_inst/pixel_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vsync_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.239ns (62.692%)  route 0.142ns (37.308%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[2]/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  vga_inst/line_cnt_reg[2]/Q
                         net (fo=8, routed)           0.142     0.336    vga_inst/line_cnt_reg[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.045     0.381 r  vga_inst/vsync_i_i_1/O
                         net (fo=1, routed)           0.000     0.381    vga_inst/vsync_i_i_1_n_0
    SLICE_X1Y29          FDSE                                         r  vga_inst/vsync_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.262ns (62.933%)  route 0.154ns (37.067%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[3]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  vga_inst/pixel_cnt_reg[3]/Q
                         net (fo=5, routed)           0.154     0.371    vga_inst/pixel_cnt_reg[3]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.045     0.416 r  vga_inst/pixel_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.416    vga_inst/p_0_in[5]
    SLICE_X2Y31          FDRE                                         r  vga_inst/pixel_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.239ns (56.830%)  route 0.182ns (43.170%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[6]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  vga_inst/pixel_cnt_reg[6]/Q
                         net (fo=8, routed)           0.182     0.376    vga_inst/pixel_cnt_reg[6]
    SLICE_X3Y31          LUT4 (Prop_lut4_I2_O)        0.045     0.421 r  vga_inst/pixel_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.421    vga_inst/p_0_in[7]
    SLICE_X3Y31          FDRE                                         r  vga_inst/pixel_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.242ns (57.136%)  route 0.182ns (42.864%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[6]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  vga_inst/pixel_cnt_reg[6]/Q
                         net (fo=8, routed)           0.182     0.376    vga_inst/pixel_cnt_reg[6]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.048     0.424 r  vga_inst/pixel_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.424    vga_inst/p_0_in[8]
    SLICE_X3Y31          FDRE                                         r  vga_inst/pixel_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.239ns (55.520%)  route 0.191ns (44.480%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[6]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  vga_inst/pixel_cnt_reg[6]/Q
                         net (fo=8, routed)           0.191     0.385    vga_inst/pixel_cnt_reg[6]
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.045     0.430 r  vga_inst/pixel_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.430    vga_inst/p_0_in[6]
    SLICE_X3Y30          FDRE                                         r  vga_inst/pixel_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.262ns (60.026%)  route 0.174ns (39.974%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[0]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  vga_inst/line_cnt_reg[0]/Q
                         net (fo=9, routed)           0.174     0.391    vga_inst/line_cnt_reg[0]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.045     0.436 r  vga_inst/line_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.436    vga_inst/p_0_in__0[5]
    SLICE_X0Y29          FDRE                                         r  vga_inst/line_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/hsync_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.280ns (63.258%)  route 0.163ns (36.742%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[8]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.181     0.181 r  vga_inst/pixel_cnt_reg[8]/Q
                         net (fo=9, routed)           0.163     0.344    vga_inst/pixel_cnt_reg[8]
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.099     0.443 r  vga_inst/hsync_i_i_1/O
                         net (fo=1, routed)           0.000     0.443    vga_inst/hsync_i_i_1_n_0
    SLICE_X3Y29          FDSE                                         r  vga_inst/hsync_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.239ns (53.766%)  route 0.206ns (46.234%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[4]/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  vga_inst/line_cnt_reg[4]/Q
                         net (fo=6, routed)           0.206     0.400    vga_inst/line_cnt_reg[4]
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.045     0.445 r  vga_inst/line_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.445    vga_inst/p_0_in__0[4]
    SLICE_X0Y29          FDRE                                         r  vga_inst/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





