#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12a7043d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a704570 .scope module, "tb_peripherals" "tb_peripherals" 3 5;
 .timescale -9 -12;
v0x12a718f10_0 .net "beep_data_out", 31 0, v0x12a714e00_0;  1 drivers
v0x12a718fa0_0 .net "beep_out", 0 0, v0x12a714ff0_0;  1 drivers
v0x12a719030_0 .var "bus_addr", 31 0;
v0x12a7190c0_0 .var "bus_byte_sel", 3 0;
v0x12a719150_0 .var "bus_en", 0 0;
v0x12a7191e0_0 .var "bus_we", 0 0;
v0x12a719270_0 .var "bus_write_data", 31 0;
v0x12a719300_0 .var "clk", 0 0;
v0x12a719390_0 .net "digits_data_out", 7 0, v0x12a715c80_0;  1 drivers
v0x12a7194a0_0 .net "digits_data_out_read", 31 0, v0x12a715bb0_0;  1 drivers
v0x12a719530_0 .net "digits_sel_out", 7 0, v0x12a716030_0;  1 drivers
v0x12a7195c0_0 .var "keyboard_cols_in", 3 0;
v0x12a719650_0 .net "keyboard_data_out", 31 0, v0x12a716f70_0;  1 drivers
v0x12a7196e0_0 .net "keyboard_rows_out", 3 0, v0x12a717270_0;  1 drivers
v0x12a719790_0 .net "led_GLD_out", 7 0, v0x12a717950_0;  1 drivers
v0x12a719840_0 .net "led_RLD_out", 7 0, v0x12a717a00_0;  1 drivers
v0x12a7198f0_0 .net "led_YLD_out", 7 0, v0x12a717ab0_0;  1 drivers
v0x12a719aa0_0 .net "leds_data_out", 31 0, v0x12a717e20_0;  1 drivers
v0x12a719b30_0 .var "rst", 0 0;
v0x12a719bc0_0 .net "switches_data_out", 31 0, v0x12a718960_0;  1 drivers
v0x12a719c50_0 .var "switches_in", 23 0;
S_0x12a7046e0 .scope module, "u_beep" "beep" 3 86, 4 13 0, S_0x12a704570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 4 "byte_sel";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "signal_out";
v0x12a704a60_0 .net "addr", 31 0, v0x12a719030_0;  1 drivers
v0x12a714b20_0 .net "byte_sel", 3 0, v0x12a7190c0_0;  1 drivers
v0x12a714bc0_0 .net "clk", 0 0, v0x12a719300_0;  1 drivers
v0x12a714c70_0 .var "count", 15 0;
v0x12a714d10_0 .net "data_in", 31 0, v0x12a719270_0;  1 drivers
v0x12a714e00_0 .var "data_out", 31 0;
v0x12a714eb0_0 .net "en", 0 0, v0x12a719150_0;  1 drivers
v0x12a714f50_0 .net "rst", 0 0, v0x12a719b30_0;  1 drivers
v0x12a714ff0_0 .var "signal_out", 0 0;
v0x12a715100_0 .net "we", 0 0, v0x12a7191e0_0;  1 drivers
E_0x12a7049d0/0 .event anyedge, v0x12a714f50_0, v0x12a714eb0_0, v0x12a704a60_0, v0x12a715100_0;
E_0x12a7049d0/1 .event anyedge, v0x12a714ff0_0;
E_0x12a7049d0 .event/or E_0x12a7049d0/0, E_0x12a7049d0/1;
E_0x12a704a10 .event posedge, v0x12a714bc0_0;
S_0x12a715270 .scope module, "u_digits" "digits" 3 72, 5 13 0, S_0x12a704570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 4 "byte_sel";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 8 "sel_out";
    .port_info 9 /OUTPUT 8 "digital_out";
v0x12a7158b0_0 .net "addr", 31 0, v0x12a719030_0;  alias, 1 drivers
v0x12a715980_0 .net "byte_sel", 3 0, v0x12a7190c0_0;  alias, 1 drivers
v0x12a715a30_0 .net "clk", 0 0, v0x12a719300_0;  alias, 1 drivers
v0x12a715b00_0 .net "data_in", 31 0, v0x12a719270_0;  alias, 1 drivers
v0x12a715bb0_0 .var "data_out", 31 0;
v0x12a715c80_0 .var "digital_out", 7 0;
v0x12a715d20_0 .net "en", 0 0, v0x12a719150_0;  alias, 1 drivers
v0x12a715db0_0 .var "high_digits_data", 31 0;
v0x12a715e50_0 .var "low_digits_data", 31 0;
v0x12a715f80_0 .net "rst", 0 0, v0x12a719b30_0;  alias, 1 drivers
v0x12a716030_0 .var "sel_out", 7 0;
v0x12a7160c0_0 .var "special_reg", 31 0;
v0x12a716150_0 .net "we", 0 0, v0x12a7191e0_0;  alias, 1 drivers
E_0x12a715520/0 .event anyedge, v0x12a714f50_0, v0x12a714eb0_0, v0x12a715100_0, v0x12a704a60_0;
E_0x12a715520/1 .event anyedge, v0x12a715e50_0, v0x12a715db0_0, v0x12a7160c0_0;
E_0x12a715520 .event/or E_0x12a715520/0, E_0x12a715520/1;
S_0x12a7155a0 .scope function.vec4.s8, "digit_to_7seg" "digit_to_7seg" 5 39, 5 39 0, S_0x12a715270;
 .timescale -9 -12;
v0x12a715760_0 .var "digit", 3 0;
; Variable digit_to_7seg is vec4 return value of scope S_0x12a7155a0
TD_tb_peripherals.u_digits.digit_to_7seg ;
    %load/vec4 v0x12a715760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 192, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 192, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 249, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 164, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 176, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 153, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 146, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 130, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 248, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 128, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 152, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 136, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 131, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 167, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 161, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 134, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 142, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to digit_to_7seg (store_vec4_to_lval)
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %end;
S_0x12a7162d0 .scope module, "u_keyboard" "keyboard" 3 99, 6 13 0, S_0x12a704570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 4 "byte_sel";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /INPUT 4 "cols";
    .port_info 9 /OUTPUT 4 "rows";
P_0x12a716460 .param/l "COUNT" 0 6 36, +C4<00000000000000000100111000100000>;
P_0x12a7164a0 .param/l "MIGHT_HAVE_KEY" 0 6 39, C4<0001>;
P_0x12a7164e0 .param/l "NO_KEY" 0 6 38, C4<0000>;
P_0x12a716520 .param/l "SCAN_ROW0" 0 6 40, C4<0010>;
P_0x12a716560 .param/l "SCAN_ROW1" 0 6 41, C4<0011>;
P_0x12a7165a0 .param/l "SCAN_ROW2" 0 6 42, C4<0100>;
P_0x12a7165e0 .param/l "SCAN_ROW3" 0 6 43, C4<0101>;
P_0x12a716620 .param/l "YES_KEY" 0 6 44, C4<0110>;
v0x12a716aa0_0 .net "addr", 31 0, v0x12a719030_0;  alias, 1 drivers
v0x12a716b90_0 .net "byte_sel", 3 0, v0x12a7190c0_0;  alias, 1 drivers
v0x12a716c70_0 .net "clk", 0 0, v0x12a719300_0;  alias, 1 drivers
v0x12a716d40_0 .net "cols", 3 0, v0x12a7195c0_0;  1 drivers
v0x12a716dd0_0 .var "count", 15 0;
v0x12a716ea0_0 .net "data_in", 31 0, v0x12a719270_0;  alias, 1 drivers
v0x12a716f70_0 .var "data_out", 31 0;
v0x12a717000_0 .net "en", 0 0, v0x12a719150_0;  alias, 1 drivers
v0x12a7170d0_0 .var "key_pressed", 0 0;
v0x12a7171e0_0 .var "key_value_reg", 31 0;
v0x12a717270_0 .var "rows", 3 0;
v0x12a717310_0 .net "rst", 0 0, v0x12a719b30_0;  alias, 1 drivers
v0x12a7173a0_0 .var "state", 3 0;
v0x12a717450_0 .net "we", 0 0, v0x12a7191e0_0;  alias, 1 drivers
E_0x12a716a30/0 .event anyedge, v0x12a714f50_0, v0x12a704a60_0, v0x12a714eb0_0, v0x12a715100_0;
E_0x12a716a30/1 .event anyedge, v0x12a7171e0_0, v0x12a7170d0_0;
E_0x12a716a30 .event/or E_0x12a716a30/0, E_0x12a716a30/1;
S_0x12a7175f0 .scope module, "u_leds" "leds" 3 44, 7 10 0, S_0x12a704570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 4 "byte_sel";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 8 "RLD";
    .port_info 9 /OUTPUT 8 "YLD";
    .port_info 10 /OUTPUT 8 "GLD";
v0x12a717950_0 .var "GLD", 7 0;
v0x12a717a00_0 .var "RLD", 7 0;
v0x12a717ab0_0 .var "YLD", 7 0;
v0x12a717b70_0 .net "addr", 31 0, v0x12a719030_0;  alias, 1 drivers
v0x12a717c10_0 .net "byte_sel", 3 0, v0x12a7190c0_0;  alias, 1 drivers
v0x12a717cf0_0 .net "clk", 0 0, v0x12a719300_0;  alias, 1 drivers
v0x12a717d80_0 .net "data_in", 31 0, v0x12a719270_0;  alias, 1 drivers
v0x12a717e20_0 .var "data_out", 31 0;
v0x12a717ed0_0 .net "en", 0 0, v0x12a719150_0;  alias, 1 drivers
v0x12a717fe0_0 .net "rst", 0 0, v0x12a719b30_0;  alias, 1 drivers
v0x12a718070_0 .net "we", 0 0, v0x12a7191e0_0;  alias, 1 drivers
E_0x12a7178d0/0 .event anyedge, v0x12a714f50_0, v0x12a704a60_0, v0x12a714eb0_0, v0x12a715100_0;
E_0x12a7178d0/1 .event anyedge, v0x12a717a00_0, v0x12a717ab0_0, v0x12a717950_0;
E_0x12a7178d0 .event/or E_0x12a7178d0/0, E_0x12a7178d0/1;
S_0x12a7181f0 .scope module, "u_switches" "switches" 3 59, 8 10 0, S_0x12a704570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 4 "byte_sel";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /INPUT 24 "switch_in";
v0x12a718500_0 .net "addr", 31 0, v0x12a719030_0;  alias, 1 drivers
v0x12a718630_0 .net "byte_sel", 3 0, v0x12a7190c0_0;  alias, 1 drivers
v0x12a718740_0 .net "clk", 0 0, v0x12a719300_0;  alias, 1 drivers
v0x12a718850_0 .net "data_in", 31 0, v0x12a719270_0;  alias, 1 drivers
v0x12a718960_0 .var "data_out", 31 0;
v0x12a7189f0_0 .net "en", 0 0, v0x12a719150_0;  alias, 1 drivers
v0x12a718b00_0 .net "rst", 0 0, v0x12a719b30_0;  alias, 1 drivers
v0x12a718c10_0 .net "switch_in", 23 0, v0x12a719c50_0;  1 drivers
v0x12a718ca0_0 .var "switch_reg", 23 0;
v0x12a718db0_0 .net "we", 0 0, v0x12a7191e0_0;  alias, 1 drivers
E_0x12a718490/0 .event anyedge, v0x12a714f50_0, v0x12a704a60_0, v0x12a714eb0_0, v0x12a715100_0;
E_0x12a718490/1 .event anyedge, v0x12a718ca0_0;
E_0x12a718490 .event/or E_0x12a718490/0, E_0x12a718490/1;
    .scope S_0x12a7175f0;
T_1 ;
    %wait E_0x12a704a10;
    %load/vec4 v0x12a717fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12a717a00_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x12a717ab0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x12a717950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12a717b70_0;
    %cmpi/e 4294966368, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.5, 4;
    %load/vec4 v0x12a717ed0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x12a718070_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12a717d80_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x12a717a00_0, 0;
    %load/vec4 v0x12a717d80_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x12a717ab0_0, 0;
    %load/vec4 v0x12a717d80_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x12a717950_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12a7175f0;
T_2 ;
    %wait E_0x12a7178d0;
    %load/vec4 v0x12a717fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a717e20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12a717b70_0;
    %cmpi/e 4294966368, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.5, 4;
    %load/vec4 v0x12a717ed0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x12a718070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x12a717a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12a717ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12a717950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12a717e20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a717e20_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12a7181f0;
T_3 ;
    %wait E_0x12a704a10;
    %load/vec4 v0x12a718b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x12a718ca0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12a718c10_0;
    %assign/vec4 v0x12a718ca0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12a7181f0;
T_4 ;
    %wait E_0x12a718490;
    %load/vec4 v0x12a718b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a718960_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12a718500_0;
    %cmpi/e 4294966384, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x12a7189f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x12a718db0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12a718ca0_0;
    %pad/u 32;
    %assign/vec4 v0x12a718960_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a718960_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12a715270;
T_5 ;
    %wait E_0x12a704a10;
    %load/vec4 v0x12a715f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a715e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a715db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a7160c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x12a716030_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x12a715c80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12a715d20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.4, 4;
    %load/vec4 v0x12a716150_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12a7158b0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x12a715b00_0;
    %assign/vec4 v0x12a715e50_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x12a715b00_0;
    %assign/vec4 v0x12a715db0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x12a715b00_0;
    %assign/vec4 v0x12a7160c0_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.2 ;
T_5.1 ;
    %load/vec4 v0x12a7160c0_0;
    %parti/s 8, 8, 5;
    %inv;
    %assign/vec4 v0x12a716030_0, 0;
    %load/vec4 v0x12a715e50_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x12a715760_0, 0, 4;
    %callf/vec4 TD_tb_peripherals.u_digits.digit_to_7seg, S_0x12a7155a0;
    %assign/vec4 v0x12a715c80_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12a715270;
T_6 ;
    %wait E_0x12a715520;
    %load/vec4 v0x12a715f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a715bb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12a715d20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x12a716150_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x12a7158b0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a715bb0_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x12a715e50_0;
    %assign/vec4 v0x12a715bb0_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x12a715db0_0;
    %assign/vec4 v0x12a715bb0_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x12a7160c0_0;
    %assign/vec4 v0x12a715bb0_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a715bb0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12a7046e0;
T_7 ;
    %wait E_0x12a704a10;
    %load/vec4 v0x12a714f50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a714ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12a714c70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12a714eb0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.5, 4;
    %load/vec4 v0x12a704a60_0;
    %pushi/vec4 4294966544, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x12a715100_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x12a714d10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a714ff0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a714ff0_0, 0;
T_7.7 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12a7046e0;
T_8 ;
    %wait E_0x12a7049d0;
    %load/vec4 v0x12a714f50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a714e00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12a714eb0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.5, 4;
    %load/vec4 v0x12a704a60_0;
    %pushi/vec4 4294966544, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x12a715100_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 28;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x12a714ff0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12a714e00_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a714e00_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12a7162d0;
T_9 ;
    %wait E_0x12a704a10;
    %load/vec4 v0x12a717310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a717270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12a716dd0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12a7173a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %jmp T_9.10;
T_9.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a717270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12a716dd0_0, 0;
    %load/vec4 v0x12a716d40_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
T_9.11 ;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x12a716dd0_0;
    %pad/u 32;
    %cmpi/ne 20000, 0, 32;
    %jmp/0xz  T_9.13, 4;
    %load/vec4 v0x12a716dd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x12a716dd0_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12a716dd0_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x12a717270_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
T_9.16 ;
T_9.14 ;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.17, 4;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x12a717270_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_9.19, 4;
    %pushi/vec4 13, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_9.21, 4;
    %pushi/vec4 12, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.24;
T_9.23 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
T_9.25 ;
T_9.24 ;
T_9.22 ;
T_9.20 ;
T_9.18 ;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.27, 4;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x12a717270_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %jmp T_9.28;
T_9.27 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_9.29, 4;
    %pushi/vec4 15, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.30;
T_9.29 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_9.33, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.34;
T_9.33 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.35, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
T_9.35 ;
T_9.34 ;
T_9.32 ;
T_9.30 ;
T_9.28 ;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.37, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x12a717270_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_9.39, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.40;
T_9.39 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_9.41, 4;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.42;
T_9.41 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_9.43, 4;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.44;
T_9.43 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.45, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
T_9.45 ;
T_9.44 ;
T_9.42 ;
T_9.40 ;
T_9.38 ;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.47, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a717270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %jmp T_9.48;
T_9.47 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_9.49, 4;
    %pushi/vec4 14, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.50;
T_9.49 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_9.51, 4;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.52;
T_9.51 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_9.53, 4;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.54;
T_9.53 ;
    %load/vec4 v0x12a716d40_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.55, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
T_9.55 ;
T_9.54 ;
T_9.52 ;
T_9.50 ;
T_9.48 ;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 238, 0, 8;
    %jmp/0xz  T_9.57, 4;
    %pushi/vec4 13, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.58;
T_9.57 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 237, 0, 8;
    %jmp/0xz  T_9.59, 4;
    %pushi/vec4 12, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.60;
T_9.59 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_9.61, 4;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.62;
T_9.61 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 231, 0, 8;
    %jmp/0xz  T_9.63, 4;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.64;
T_9.63 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 222, 0, 8;
    %jmp/0xz  T_9.65, 4;
    %pushi/vec4 15, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.66;
T_9.65 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 221, 0, 8;
    %jmp/0xz  T_9.67, 4;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.68;
T_9.67 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 219, 0, 8;
    %jmp/0xz  T_9.69, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.70;
T_9.69 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 215, 0, 8;
    %jmp/0xz  T_9.71, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.72;
T_9.71 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 190, 0, 8;
    %jmp/0xz  T_9.73, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.74;
T_9.73 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 189, 0, 8;
    %jmp/0xz  T_9.75, 4;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.76;
T_9.75 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_9.77, 4;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.78;
T_9.77 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 183, 0, 8;
    %jmp/0xz  T_9.79, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.80;
T_9.79 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 126, 0, 8;
    %jmp/0xz  T_9.81, 4;
    %pushi/vec4 14, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.82;
T_9.81 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 125, 0, 8;
    %jmp/0xz  T_9.83, 4;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.84;
T_9.83 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 123, 0, 8;
    %jmp/0xz  T_9.85, 4;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.86;
T_9.85 ;
    %load/vec4 v0x12a717270_0;
    %load/vec4 v0x12a716d40_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 119, 0, 8;
    %jmp/0xz  T_9.87, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
    %jmp T_9.88;
T_9.87 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x12a7171e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
T_9.88 ;
T_9.86 ;
T_9.84 ;
T_9.82 ;
T_9.80 ;
T_9.78 ;
T_9.76 ;
T_9.74 ;
T_9.72 ;
T_9.70 ;
T_9.68 ;
T_9.66 ;
T_9.64 ;
T_9.62 ;
T_9.60 ;
T_9.58 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12a7173a0_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %load/vec4 v0x12a716aa0_0;
    %cmpi/e 4294966290, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.92, 4;
    %load/vec4 v0x12a717000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.92;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.91, 9;
    %load/vec4 v0x12a717450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.91;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.89, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a7170d0_0, 0;
T_9.89 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12a7162d0;
T_10 ;
    %wait E_0x12a716a30;
    %load/vec4 v0x12a717310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a716f70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x12a716aa0_0;
    %cmpi/e 4294966288, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.5, 4;
    %load/vec4 v0x12a717000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %load/vec4 v0x12a717450_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x12a7171e0_0;
    %assign/vec4 v0x12a716f70_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x12a716aa0_0;
    %cmpi/e 4294966290, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.9, 4;
    %load/vec4 v0x12a717000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.8, 9;
    %load/vec4 v0x12a717450_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x12a7170d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12a716f70_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12a716f70_0, 0;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12a704570;
T_11 ;
    %delay 10000, 0;
    %load/vec4 v0x12a719300_0;
    %inv;
    %store/vec4 v0x12a719300_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12a704570;
T_12 ;
    %vpi_call/w 3 117 "$dumpfile", "peripherals_waveform.vcd" {0 0 0};
    %vpi_call/w 3 118 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12a704570 {0 0 0};
    %vpi_call/w 3 120 "$display", "=== \345\274\200\345\247\213\345\244\226\350\256\276\347\213\254\347\253\213\344\273\277\347\234\237\346\265\213\350\257\225 ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719b30_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x12a719c50_0, 0, 24;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12a7195c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a719270_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12a7190c0_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719b30_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 140 "$display", "\346\265\213\350\257\225 1: LED \346\216\247\345\210\266" {0 0 0};
    %pushi/vec4 4294966368, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v0x12a719270_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %vpi_call/w 3 151 "$display", "LED \350\276\223\345\207\272 - R:%h Y:%h G:%h", v0x12a719840_0, v0x12a7198f0_0, v0x12a719790_0 {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 3 158 "$display", "\346\265\213\350\257\225 2: \346\213\250\347\240\201\345\274\200\345\205\263\350\257\273\345\217\226" {0 0 0};
    %pushi/vec4 1193046, 0, 24;
    %store/vec4 v0x12a719c50_0, 0, 24;
    %delay 100000, 0;
    %pushi/vec4 4294966384, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %vpi_call/w 3 171 "$display", "\345\274\200\345\205\263\350\257\273\345\217\226\345\200\274: %h", v0x12a719bc0_0 {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 3 177 "$display", "\346\265\213\350\257\225 3: \346\225\260\347\240\201\347\256\241\346\230\276\347\244\272" {0 0 0};
    %pushi/vec4 4294966272, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12a719270_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %pushi/vec4 4294966274, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 2596069104, 0, 32;
    %store/vec4 v0x12a719270_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %pushi/vec4 4294966276, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0x12a719270_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %pushi/vec4 4294966272, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 211 "$display", "\346\225\260\347\240\201\347\256\241\344\275\2164\344\275\215: %h", v0x12a7194a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 4294966274, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 218 "$display", "\346\225\260\347\240\201\347\256\241\351\253\2304\344\275\215: %h", v0x12a7194a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 4294966276, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 225 "$display", "\346\225\260\347\240\201\347\256\241\347\211\271\346\256\212\345\257\204\345\255\230\345\231\250: %h", v0x12a7194a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %vpi_call/w 3 228 "$display", "\346\225\260\347\240\201\347\256\241\350\276\223\345\207\272 - \344\275\215\351\200\211:%h \346\256\265\351\200\211:%h", v0x12a719530_0, v0x12a719390_0 {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 3 234 "$display", "\346\265\213\350\257\225 4: \350\234\202\351\270\243\345\231\250\346\216\247\345\210\266" {0 0 0};
    %pushi/vec4 4294966544, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12a719270_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %vpi_call/w 3 245 "$display", "\350\234\202\351\270\243\345\231\250\347\212\266\346\200\201 (1=\345\274\200): %b", v0x12a718fa0_0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 4294966544, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a719270_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %vpi_call/w 3 257 "$display", "\350\234\202\351\270\243\345\231\250\347\212\266\346\200\201 (0=\345\205\263): %b", v0x12a718fa0_0 {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 3 263 "$display", "\346\265\213\350\257\225 5: \351\224\256\347\233\230\346\211\253\346\217\217" {0 0 0};
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12a7195c0_0, 0, 4;
    %delay 2000000, 0;
    %pushi/vec4 4294966288, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %vpi_call/w 3 274 "$display", "\351\224\256\347\233\230\351\224\256\345\200\274: %h", v0x12a719650_0 {0 0 0};
    %pushi/vec4 4294966290, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %vpi_call/w 3 282 "$display", "\351\224\256\347\233\230\347\212\266\346\200\201: %b", &PV<v0x12a719650_0, 0, 1> {0 0 0};
    %pushi/vec4 4294966290, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a719270_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %pushi/vec4 4294966290, 0, 32;
    %store/vec4 v0x12a719030_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a7191e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a719150_0, 0, 1;
    %vpi_call/w 3 299 "$display", "\351\224\256\347\233\230\347\212\266\346\200\201(\346\270\205\351\233\266\345\220\216): %b", &PV<v0x12a719650_0, 0, 1> {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 3 306 "$display", "=== \345\244\226\350\256\276\344\273\277\347\234\237\346\265\213\350\257\225\345\256\214\346\210\220 ===" {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 3 308 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "MIPS-CPU/MIPS-CPU.srcs/sources_1/interface/tb_peripherals.v";
    "MIPS-CPU/MIPS-CPU.srcs/sources_1/interface/beep.v";
    "MIPS-CPU/MIPS-CPU.srcs/sources_1/interface/digits.v";
    "MIPS-CPU/MIPS-CPU.srcs/sources_1/interface/keyboard.v";
    "MIPS-CPU/MIPS-CPU.srcs/sources_1/interface/leds.v";
    "MIPS-CPU/MIPS-CPU.srcs/sources_1/interface/switches.v";
