Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Oct  9 16:04:40 2018
| Host         : idlab52-OptiPlex-790 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file prototype_watchman_wrapper_timing_summary_routed.rpt -pb prototype_watchman_wrapper_timing_summary_routed.pb -rpx prototype_watchman_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : prototype_watchman_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.176      -24.581                      4                12646        0.017        0.000                      0                12646        3.750        0.000                       0                  4968  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.176      -24.581                      4                12646        0.017        0.000                      0                12646        3.750        0.000                       0                  4968  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -6.176ns,  Total Violation      -24.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.176ns  (required time - arrival time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.053ns  (logic 8.272ns (51.528%)  route 7.781ns (48.472%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.667     2.975    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X19Y34         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/Q
                         net (fo=9, routed)           0.413     3.844    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[1]
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.500 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.500    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.834 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[8]_i_2/O[1]
                         net (fo=20, routed)          0.448     5.283    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/in5[6]
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.303     5.586 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222/O
                         net (fo=1, routed)           0.000     5.586    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.136 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.136    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.000     6.250    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     6.364    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_131_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.698 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_279/O[1]
                         net (fo=3, routed)           0.576     7.274    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[18]
    SLICE_X17Y41         LUT3 (Prop_lut3_I0_O)        0.303     7.577 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_284/O
                         net (fo=12, routed)          0.884     8.461    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_284_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_234/O
                         net (fo=2, routed)           0.841     9.425    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_234_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_238/O
                         net (fo=1, routed)           0.000     9.549    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_238_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.129 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.949    11.078    prototype_watchman_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.332    11.410 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.690    12.100    prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I3_O)        0.327    12.427 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    12.427    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.828 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.828    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.067 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.577    13.644    prototype_watchman_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.331    13.975 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.580    14.555    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_10[1]
    SLICE_X11Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    15.143 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.143    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.477 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.587    16.065    prototype_watchman_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    16.615 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.581    17.196    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.299    17.495 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    17.495    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.073 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[2]
                         net (fo=4, routed)           0.655    18.727    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_5
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.301    19.028 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[1]_i_1/O
                         net (fo=1, routed)           0.000    19.028    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[1]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.504    12.696    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y38         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.079    12.852    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -19.028    
  -------------------------------------------------------------------
                         slack                                 -6.176    

Slack (VIOLATED) :        -6.172ns  (required time - arrival time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 8.272ns (51.541%)  route 7.777ns (48.459%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.667     2.975    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X19Y34         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/Q
                         net (fo=9, routed)           0.413     3.844    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[1]
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.500 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.500    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.834 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[8]_i_2/O[1]
                         net (fo=20, routed)          0.448     5.283    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/in5[6]
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.303     5.586 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222/O
                         net (fo=1, routed)           0.000     5.586    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.136 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.136    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.000     6.250    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     6.364    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_131_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.698 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_279/O[1]
                         net (fo=3, routed)           0.576     7.274    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[18]
    SLICE_X17Y41         LUT3 (Prop_lut3_I0_O)        0.303     7.577 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_284/O
                         net (fo=12, routed)          0.884     8.461    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_284_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_234/O
                         net (fo=2, routed)           0.841     9.425    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_234_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_238/O
                         net (fo=1, routed)           0.000     9.549    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_238_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.129 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.949    11.078    prototype_watchman_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.332    11.410 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.690    12.100    prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I3_O)        0.327    12.427 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    12.427    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.828 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.828    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.067 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.577    13.644    prototype_watchman_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.331    13.975 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.580    14.555    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_10[1]
    SLICE_X11Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    15.143 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.143    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.477 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.587    16.065    prototype_watchman_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    16.615 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.581    17.196    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.299    17.495 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    17.495    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.073 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[2]
                         net (fo=4, routed)           0.651    18.723    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_5
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.301    19.024 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_2/O
                         net (fo=1, routed)           0.000    19.024    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_2_n_0
    SLICE_X12Y38         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.504    12.696    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y38         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.079    12.852    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -19.024    
  -------------------------------------------------------------------
                         slack                                 -6.172    

Slack (VIOLATED) :        -6.159ns  (required time - arrival time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.988ns  (logic 8.272ns (51.737%)  route 7.716ns (48.263%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.667     2.975    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X19Y34         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/Q
                         net (fo=9, routed)           0.413     3.844    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[1]
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.500 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.500    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.834 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[8]_i_2/O[1]
                         net (fo=20, routed)          0.448     5.283    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/in5[6]
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.303     5.586 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222/O
                         net (fo=1, routed)           0.000     5.586    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.136 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.136    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.000     6.250    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     6.364    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_131_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.698 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_279/O[1]
                         net (fo=3, routed)           0.576     7.274    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[18]
    SLICE_X17Y41         LUT3 (Prop_lut3_I0_O)        0.303     7.577 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_284/O
                         net (fo=12, routed)          0.884     8.461    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_284_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_234/O
                         net (fo=2, routed)           0.841     9.425    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_234_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_238/O
                         net (fo=1, routed)           0.000     9.549    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_238_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.129 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.949    11.078    prototype_watchman_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.332    11.410 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.690    12.100    prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I3_O)        0.327    12.427 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    12.427    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.828 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.828    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.067 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.577    13.644    prototype_watchman_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.331    13.975 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.580    14.555    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_10[1]
    SLICE_X11Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    15.143 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.143    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.477 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.587    16.065    prototype_watchman_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    16.615 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.581    17.196    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.299    17.495 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    17.495    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.073 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[2]
                         net (fo=4, routed)           0.590    18.662    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_5
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.301    18.963 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000    18.963    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[2]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.504    12.696    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X9Y38          FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.032    12.805    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -18.963    
  -------------------------------------------------------------------
                         slack                                 -6.159    

Slack (VIOLATED) :        -6.073ns  (required time - arrival time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.951ns  (logic 8.343ns (52.303%)  route 7.608ns (47.697%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.667     2.975    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X19Y34         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[1]/Q
                         net (fo=9, routed)           0.413     3.844    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[1]
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.500 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.500    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.834 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[8]_i_2/O[1]
                         net (fo=20, routed)          0.448     5.283    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/in5[6]
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.303     5.586 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222/O
                         net (fo=1, routed)           0.000     5.586    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.136 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.136    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.000     6.250    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     6.364    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_131_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.698 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_279/O[1]
                         net (fo=3, routed)           0.576     7.274    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[18]
    SLICE_X17Y41         LUT3 (Prop_lut3_I0_O)        0.303     7.577 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_284/O
                         net (fo=12, routed)          0.884     8.461    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_284_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_234/O
                         net (fo=2, routed)           0.841     9.425    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_234_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_238/O
                         net (fo=1, routed)           0.000     9.549    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_238_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.129 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.949    11.078    prototype_watchman_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.332    11.410 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.690    12.100    prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I3_O)        0.327    12.427 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    12.427    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.828 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.828    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.067 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.577    13.644    prototype_watchman_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.331    13.975 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.580    14.555    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_10[1]
    SLICE_X11Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    15.143 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.143    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.477 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.587    16.065    prototype_watchman_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    16.615 r  prototype_watchman_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.581    17.196    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.299    17.495 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    17.495    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.138 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[3]
                         net (fo=4, routed)           0.482    18.619    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_4
    SLICE_X12Y39         LUT5 (Prop_lut5_I0_O)        0.307    18.926 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000    18.926    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[0]_i_1_n_0
    SLICE_X12Y39         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.505    12.697    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y39         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X12Y39         FDRE (Setup_fdre_C_D)        0.079    12.853    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -18.926    
  -------------------------------------------------------------------
                         slack                                 -6.073    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 2.983ns (35.110%)  route 5.513ns (64.890%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.668     2.976    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X26Y36         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/Q
                         net (fo=5, routed)           1.050     4.482    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[1]
    SLICE_X23Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.606 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_53/O
                         net (fo=1, routed)           0.000     4.606    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_53_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.138 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.138    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_33_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.252    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.366 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.366    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.480 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.480    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.594    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.708    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.930 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[0]
                         net (fo=3, routed)           0.930     6.860    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[25]
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.299     7.159 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_17/O
                         net (fo=1, routed)           0.000     7.159    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_17_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.691 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.092     8.783    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X24Y40         LUT5 (Prop_lut5_I2_O)        0.124     8.907 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          1.116    10.023    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I0_O)        0.124    10.147 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1/O
                         net (fo=4, routed)           1.325    11.472    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1_n_0
    SLICE_X12Y39         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.505    12.697    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y39         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.504    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 2.983ns (35.818%)  route 5.345ns (64.182%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.668     2.976    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X26Y36         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/Q
                         net (fo=5, routed)           1.050     4.482    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[1]
    SLICE_X23Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.606 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_53/O
                         net (fo=1, routed)           0.000     4.606    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_53_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.138 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.138    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_33_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.252    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.366 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.366    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.480 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.480    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.594    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.708    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.930 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[0]
                         net (fo=3, routed)           0.930     6.860    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[25]
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.299     7.159 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_17/O
                         net (fo=1, routed)           0.000     7.159    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_17_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.691 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.092     8.783    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X24Y40         LUT5 (Prop_lut5_I2_O)        0.124     8.907 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          1.116    10.023    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I0_O)        0.124    10.147 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1/O
                         net (fo=4, routed)           1.157    11.304    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.504    12.696    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X9Y38          FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/C
                         clock pessimism              0.130    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    12.467    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 2.983ns (35.932%)  route 5.319ns (64.068%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.668     2.976    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X26Y36         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/Q
                         net (fo=5, routed)           1.050     4.482    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[1]
    SLICE_X23Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.606 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_53/O
                         net (fo=1, routed)           0.000     4.606    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_53_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.138 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.138    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_33_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.252    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.366 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.366    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.480 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.480    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.594    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.708    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.930 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[0]
                         net (fo=3, routed)           0.930     6.860    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[25]
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.299     7.159 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_17/O
                         net (fo=1, routed)           0.000     7.159    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_17_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.691 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.092     8.783    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X24Y40         LUT5 (Prop_lut5_I2_O)        0.124     8.907 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          1.116    10.023    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I0_O)        0.124    10.147 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1/O
                         net (fo=4, routed)           1.131    11.278    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.504    12.696    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y38         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/C
                         clock pessimism              0.130    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.503    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -11.278    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 2.983ns (35.932%)  route 5.319ns (64.068%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.668     2.976    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X26Y36         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/Q
                         net (fo=5, routed)           1.050     4.482    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[1]
    SLICE_X23Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.606 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_53/O
                         net (fo=1, routed)           0.000     4.606    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_53_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.138 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.138    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_33_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.252    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.366 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.366    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.480 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.480    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.594 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.594    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.708    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.930 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[0]
                         net (fo=3, routed)           0.930     6.860    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[25]
    SLICE_X22Y39         LUT4 (Prop_lut4_I1_O)        0.299     7.159 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_17/O
                         net (fo=1, routed)           0.000     7.159    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_17_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.691 f  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.092     8.783    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X24Y40         LUT5 (Prop_lut5_I2_O)        0.124     8.907 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          1.116    10.023    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I0_O)        0.124    10.147 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1/O
                         net (fo=4, routed)           1.131    11.278    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.504    12.696    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y38         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/C
                         clock pessimism              0.130    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.503    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -11.278    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 prototype_watchman_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 1.706ns (20.948%)  route 6.438ns (79.052%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.765     3.073    prototype_watchman_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  prototype_watchman_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.264     6.671    prototype_watchman_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.795 r  prototype_watchman_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.623     7.418    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.542 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][31]_i_2/O
                         net (fo=40, routed)          3.065    10.607    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X32Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[6][7]_i_1/O
                         net (fo=8, routed)           0.486    11.217    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[6][7]_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.494    12.686    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y34         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[6][1]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X32Y34         FDRE (Setup_fdre_C_CE)      -0.169    12.493    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 prototype_watchman_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 1.706ns (20.948%)  route 6.438ns (79.052%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.765     3.073    prototype_watchman_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  prototype_watchman_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.264     6.671    prototype_watchman_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.795 r  prototype_watchman_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.623     7.418    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.542 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][31]_i_2/O
                         net (fo=40, routed)          3.065    10.607    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X32Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[6][7]_i_1/O
                         net (fo=8, routed)           0.486    11.217    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[6][7]_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        1.494    12.686    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y34         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[6][3]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X32Y34         FDRE (Setup_fdre_C_CE)      -0.169    12.493    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.654%)  route 0.179ns (58.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.582     0.923    prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.179     1.230    prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[27]
    SLICE_X3Y49          FDRE                                         r  prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.854     1.224    prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.018     1.213    prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg7_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg14_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.297%)  route 0.199ns (51.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.562     0.903    prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y50         FDRE                                         r  prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg7_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg7_reg[8]/Q
                         net (fo=2, routed)           0.199     1.243    prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg7[8]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.288 r  prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg14[8]_i_1/O
                         net (fo=1, routed)           0.000     1.288    prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/or[8]
    SLICE_X31Y49         FDRE                                         r  prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg14_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.832     1.202    prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y49         FDRE                                         r  prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg14_reg[8]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg14_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[3][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mode_s_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.401%)  route 0.208ns (59.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.561     0.902    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y47         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[3][31]/Q
                         net (fo=2, routed)           0.208     1.250    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/reg_reg[3][31][31]
    SLICE_X24Y45         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mode_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.828     1.198    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X24Y45         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mode_s_reg[31]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.063     1.227    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mode_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.699%)  route 0.204ns (52.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.565     0.906    prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.204     1.251    prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X7Y48          LUT3 (Prop_lut3_I2_O)        0.045     1.296 r  prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.296    prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1_n_0
    SLICE_X7Y48          FDRE                                         r  prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.835     1.205    prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X7Y48          FDRE                                         r  prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.092     1.268    prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.566     0.907    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X9Y4           FDRE                                         r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.048 r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.103    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X8Y4           RAMD32                                       r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.834     1.204    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X8Y4           RAMD32                                       r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X8Y4           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.067    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[3][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mode_s_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.323%)  route 0.182ns (58.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.560     0.901    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y46         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[3][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[3][29]/Q
                         net (fo=2, routed)           0.182     1.210    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/reg_reg[3][31][29]
    SLICE_X24Y45         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mode_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.828     1.198    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X24Y45         FDRE                                         r  prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mode_s_reg[29]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.009     1.173    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mode_s_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.081%)  route 0.229ns (61.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.554     0.895    prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y32         FDRE                                         r  prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[31]/Q
                         net (fo=2, routed)           0.229     1.265    prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[31]_0[31]
    SLICE_X17Y31         FDRE                                         r  prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.822     1.192    prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X17Y31         FDRE                                         r  prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X17Y31         FDRE (Hold_fdre_C_D)         0.066     1.224    prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 prototype_watchman_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.112%)  route 0.208ns (61.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.584     0.925    prototype_watchman_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X2Y50          FDRE                                         r  prototype_watchman_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  prototype_watchman_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[59]/Q
                         net (fo=1, routed)           0.208     1.260    prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[40]
    SLICE_X2Y42          FDRE                                         r  prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.852     1.222    prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X2Y42          FDRE                                         r  prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.022     1.215    prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.564     0.905    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y10          FDRE                                         r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.229     1.275    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X8Y10          RAMD32                                       r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.832     1.202    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X8Y10          RAMD32                                       r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.285     0.918    
    SLICE_X8Y10          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.227    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.564     0.905    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y10          FDRE                                         r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.229     1.275    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X8Y10          RAMD32                                       r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    prototype_watchman_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4970, routed)        0.832     1.202    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X8Y10          RAMD32                                       r  prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
                         clock pessimism             -0.285     0.918    
    SLICE_X8Y10          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.227    prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { prototype_watchman_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6     prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6     prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  prototype_watchman_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y40    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/FSM_onehot_mst_exec_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y40    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/FSM_onehot_mst_exec_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y41    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/FSM_onehot_mst_exec_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y35    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y39    prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][10]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y1      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y1      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y1      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y1      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y2      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y8      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y8      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y8      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y8      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y8      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y8      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y8      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y8      prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y3     prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y3     prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK



