Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0dc78296a90b4d938dbd45ae959ce7d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec3to8_tb_behav xil_defaultlib.dec3to8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dec_dataflow of entity xil_defaultlib.dec3to8 [dec3to8_default]
Compiling architecture tb of entity xil_defaultlib.dec3to8_tb
Built simulation snapshot dec3to8_tb_behav
