<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2022.1.0.10</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</p>
        <p>Date: Wed May 17 09:22:54 2023
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>Top</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPF300TS_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_ht, slow_lv_lt, fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>100.000</td>
                <td>10.000</td>
                <td>76.032</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>181.818</td>
                <td>5.500</td>
                <td>2.954</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</td>
                <td>6.250</td>
                <td>160.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Data_Block_0/Communication_Builder_0/state_reg[2]:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h2>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7]:CLK</td>
                <td>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32/INST_RAM1K20_IP:B_ADDR[7]</td>
                <td>21.034</td>
                <td>76.032</td>
                <td>27.435</td>
                <td>103.467</td>
                <td>0.400</td>
                <td>21.468</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6]:CLK</td>
                <td>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34/INST_RAM1K20_IP:B_ADDR[6]</td>
                <td>21.026</td>
                <td>76.040</td>
                <td>27.427</td>
                <td>103.467</td>
                <td>0.411</td>
                <td>21.460</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6]:CLK</td>
                <td>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19/INST_RAM1K20_IP:B_ADDR[6]</td>
                <td>21.032</td>
                <td>76.047</td>
                <td>27.433</td>
                <td>103.480</td>
                <td>0.411</td>
                <td>21.453</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7]:CLK</td>
                <td>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59/INST_RAM1K20_IP:B_ADDR[7]</td>
                <td>20.971</td>
                <td>76.082</td>
                <td>27.372</td>
                <td>103.454</td>
                <td>0.400</td>
                <td>21.418</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6]:CLK</td>
                <td>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34/INST_RAM1K20_IP:B_ADDR[6]</td>
                <td>20.904</td>
                <td>76.168</td>
                <td>27.305</td>
                <td>103.473</td>
                <td>0.411</td>
                <td>21.332</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32/INST_RAM1K20_IP:B_ADDR[7]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>103.467</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>27.435</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>76.032</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.009</td>
                <td>4.009</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>4.324</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.616</td>
                <td>4.940</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>4.940</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.238</td>
                <td>5.178</td>
                <td>27</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.530</td>
                <td>5.708</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.076</td>
                <td>5.784</td>
                <td>1445</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.617</td>
                <td>6.401</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.203</td>
                <td>6.604</td>
                <td>577</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32/INST_RAM1K20_IP:B_ADDR[7]</td>
                <td>net</td>
                <td>Data_Block_0/Communication_Builder_0_Sample_RAM_R_Address[7]</td>
                <td/>
                <td>+</td>
                <td>20.831</td>
                <td>27.435</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>27.435</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>100.000</td>
                <td>100.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>100.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.373</td>
                <td>103.373</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.269</td>
                <td>103.642</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.490</td>
                <td>104.132</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>104.132</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.207</td>
                <td>104.339</td>
                <td>27</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.451</td>
                <td>104.790</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.066</td>
                <td>104.856</td>
                <td>36</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32/INST_RAM1K20_IP:B_CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.672</td>
                <td>105.528</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.839</td>
                <td>106.367</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>2.500</td>
                <td>103.867</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32/INST_RAM1K20_IP:B_ADDR[7]</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:RAM1K20_IP</td>
                <td>-</td>
                <td>0.400</td>
                <td>103.467</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>103.467</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>ADC_sdio</td>
                <td>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</td>
                <td>3.398</td>
                <td/>
                <td>3.398</td>
                <td/>
                <td>0.000</td>
                <td>-0.243</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: ADC_sdio</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.398</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ADC_sdio</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>1.173</td>
                <td>1.173</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOBI:YIN</td>
                <td>net</td>
                <td>ADC_sdio_iobuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>1.173</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOBI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOBI_IB_OB_EB</td>
                <td>+</td>
                <td>0.150</td>
                <td>1.323</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</td>
                <td>net</td>
                <td>ADC_sdio_in</td>
                <td/>
                <td>+</td>
                <td>2.075</td>
                <td>3.398</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.398</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.273</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.185</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.351</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.141</td>
                <td>N/C</td>
                <td>27</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.312</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.044</td>
                <td>N/C</td>
                <td>1445</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/rx_data_buffer[0]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.335</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>2.500</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Controler_0/ADI_SPI_0/sdio_cl:CLK</td>
                <td>ADC_sdio</td>
                <td>10.180</td>
                <td/>
                <td>16.581</td>
                <td/>
                <td>16.581</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>UART_Protocol_1/Communication_TX_Arbiter_0/Communication_Data_Full:CLK</td>
                <td>DBGport_5</td>
                <td>9.069</td>
                <td/>
                <td>15.769</td>
                <td/>
                <td>15.769</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Data_Block_0/Communication_Builder_0/Communication_Data_Enable:CLK</td>
                <td>DBGport_4</td>
                <td>8.446</td>
                <td/>
                <td>15.116</td>
                <td/>
                <td>15.116</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Controler_0/ADI_SPI_0/sdio_1:CLK</td>
                <td>ADC_sdio</td>
                <td>7.858</td>
                <td/>
                <td>14.267</td>
                <td/>
                <td>14.267</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Data_Block_0/Communication_Builder_0/Communication_Data_Req:CLK</td>
                <td>DBGport_6</td>
                <td>7.072</td>
                <td/>
                <td>13.772</td>
                <td/>
                <td>13.772</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Controler_0/ADI_SPI_0/sdio_cl:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: ADC_sdio</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>16.581</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.009</td>
                <td>4.009</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>4.324</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.616</td>
                <td>4.940</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>4.940</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.238</td>
                <td>5.178</td>
                <td>27</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.530</td>
                <td>5.708</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.076</td>
                <td>5.784</td>
                <td>1445</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/sdio_cl:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.617</td>
                <td>6.401</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Controler_0/ADI_SPI_0/sdio_cl:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.203</td>
                <td>6.604</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOBI:E</td>
                <td>net</td>
                <td>sdio_cl</td>
                <td/>
                <td>+</td>
                <td>3.222</td>
                <td>9.826</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOBI:EOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOBI_IB_OB_EB</td>
                <td>+</td>
                <td>0.252</td>
                <td>10.078</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOPAD:E</td>
                <td>net</td>
                <td>ADC_sdio_iobuf/EOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.078</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ADC_sdio_iobuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_BI</td>
                <td>+</td>
                <td>6.503</td>
                <td>16.581</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.581</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.373</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>ADC_sdio</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE:CLK</td>
                <td>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6]:ALn</td>
                <td>3.537</td>
                <td>93.467</td>
                <td>10.221</td>
                <td>103.688</td>
                <td>0.258</td>
                <td>4.033</td>
                <td>0.238</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE:CLK</td>
                <td>Data_Block_0/Communication_Builder_0/Read_Sample_0[8]:ALn</td>
                <td>3.536</td>
                <td>93.468</td>
                <td>10.220</td>
                <td>103.688</td>
                <td>0.258</td>
                <td>4.032</td>
                <td>0.238</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE:CLK</td>
                <td>Data_Block_0/Communication_Builder_0/Read_Sample_3[7]:ALn</td>
                <td>3.539</td>
                <td>93.469</td>
                <td>10.223</td>
                <td>103.692</td>
                <td>0.258</td>
                <td>4.031</td>
                <td>0.234</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE:CLK</td>
                <td>Data_Block_0/Communication_Builder_0/Read_Sample_2[9]:ALn</td>
                <td>3.536</td>
                <td>93.469</td>
                <td>10.220</td>
                <td>103.689</td>
                <td>0.258</td>
                <td>4.031</td>
                <td>0.237</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE:CLK</td>
                <td>Data_Block_0/Communication_Builder_0/Read_Sample_0[1]:ALn</td>
                <td>3.536</td>
                <td>93.469</td>
                <td>10.220</td>
                <td>103.689</td>
                <td>0.258</td>
                <td>4.031</td>
                <td>0.237</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>103.688</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.221</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>93.467</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.343</td>
                <td>4.536</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.604</td>
                <td>5.140</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.140</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.269</td>
                <td>5.409</td>
                <td>27</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.563</td>
                <td>5.972</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.056</td>
                <td>1445</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.628</td>
                <td>6.684</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.217</td>
                <td>6.901</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:A</td>
                <td>net</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE_net</td>
                <td/>
                <td>+</td>
                <td>0.160</td>
                <td>7.061</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.067</td>
                <td>7.128</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</td>
                <td/>
                <td>+</td>
                <td>1.634</td>
                <td>8.762</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.197</td>
                <td>8.959</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12:A</td>
                <td>net</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.559</td>
                <td>9.518</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>9.602</td>
                <td>327</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6]:ALn</td>
                <td>net</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.619</td>
                <td>10.221</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.221</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>100.000</td>
                <td>100.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>100.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>103.532</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.293</td>
                <td>103.825</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.480</td>
                <td>104.305</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>104.305</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.243</td>
                <td>104.548</td>
                <td>25</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.472</td>
                <td>105.020</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.073</td>
                <td>105.093</td>
                <td>359</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.518</td>
                <td>105.611</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.835</td>
                <td>106.446</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>2.500</td>
                <td>103.946</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.258</td>
                <td>103.688</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>103.688</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET Data_Block_0/Communication_Builder_0/state_reg[2]:Q to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h3>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h2>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</td>
                <td>UART_Protocol_1/mko_0/counter[24]:D</td>
                <td>4.848</td>
                <td>172.343</td>
                <td>11.572</td>
                <td>183.915</td>
                <td>0.000</td>
                <td>4.930</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]:CLK</td>
                <td>UART_Protocol_1/mko_0/counter[24]:D</td>
                <td>4.724</td>
                <td>172.363</td>
                <td>11.468</td>
                <td>183.831</td>
                <td>0.000</td>
                <td>4.910</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</td>
                <td>UART_Protocol_1/mko_0/counter[23]:D</td>
                <td>4.806</td>
                <td>172.385</td>
                <td>11.530</td>
                <td>183.915</td>
                <td>0.000</td>
                <td>4.888</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>UART_Protocol_1/UART_RX_Protocol_0/state_reg[3]:CLK</td>
                <td>UART_Protocol_1/mko_0/counter[24]:D</td>
                <td>4.805</td>
                <td>172.386</td>
                <td>11.529</td>
                <td>183.915</td>
                <td>0.000</td>
                <td>4.887</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>UART_Protocol_1/UART_RX_Protocol_0/state_reg[8]:CLK</td>
                <td>UART_Protocol_1/mko_0/counter[24]:D</td>
                <td>4.803</td>
                <td>172.389</td>
                <td>11.526</td>
                <td>183.915</td>
                <td>0.000</td>
                <td>4.884</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: UART_Protocol_1/mko_0/counter[24]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>183.915</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.572</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>172.343</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.377</td>
                <td>4.570</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.608</td>
                <td>5.178</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.180</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.281</td>
                <td>5.461</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>6.015</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.099</td>
                <td>294</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.625</td>
                <td>6.724</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.241</td>
                <td>6.965</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:A</td>
                <td>net</td>
                <td>UART_Protocol_1/UART_RX_Protocol_0/state_reg_Z[6]</td>
                <td/>
                <td>+</td>
                <td>0.284</td>
                <td>7.249</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.109</td>
                <td>7.358</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:A</td>
                <td>net</td>
                <td>UART_Protocol_1/UART_RX_Protocol_0/UART_RX_Protocol_0_UART_RX_OE_N_2</td>
                <td/>
                <td>+</td>
                <td>0.143</td>
                <td>7.501</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.103</td>
                <td>7.604</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ:B</td>
                <td>net</td>
                <td>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_Z</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>7.718</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.060</td>
                <td>7.778</td>
                <td>34</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/OR2_0:A</td>
                <td>net</td>
                <td>UART_Protocol_1/N_206_i</td>
                <td/>
                <td>+</td>
                <td>0.659</td>
                <td>8.437</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/OR2_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.090</td>
                <td>8.527</td>
                <td>26</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_3_i_0_a2[4]:A</td>
                <td>net</td>
                <td>UART_Protocol_1/OR2_0_Y</td>
                <td/>
                <td>+</td>
                <td>1.222</td>
                <td>9.749</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_3_i_0_a2[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.285</td>
                <td>10.034</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_axb_4:D</td>
                <td>net</td>
                <td>UART_Protocol_1/mko_0/N_62</td>
                <td/>
                <td>+</td>
                <td>0.125</td>
                <td>10.159</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_axb_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.062</td>
                <td>10.221</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_4:C</td>
                <td>net</td>
                <td>UART_Protocol_1/mko_0/counter_5_axb_4_Z</td>
                <td/>
                <td>+</td>
                <td>0.377</td>
                <td>10.598</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_4:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.182</td>
                <td>10.780</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[6]</td>
                <td>net</td>
                <td>NET_CC_CONFIG3453</td>
                <td/>
                <td>+</td>
                <td>0.019</td>
                <td>10.799</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.359</td>
                <td>11.158</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CI</td>
                <td>net</td>
                <td>CI_TO_CO3435</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>11.158</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.145</td>
                <td>11.303</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:CI</td>
                <td>net</td>
                <td>CI_TO_CO3436</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>11.303</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:CC[2]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.176</td>
                <td>11.479</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_24_0:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG3536</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>11.479</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter_5_cry_24_0:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.072</td>
                <td>11.551</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter[24]:D</td>
                <td>net</td>
                <td>UART_Protocol_1/mko_0/counter_5[24]</td>
                <td/>
                <td>+</td>
                <td>0.021</td>
                <td>11.572</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.572</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>181.818</td>
                <td>181.818</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>181.818</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>185.350</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.322</td>
                <td>185.672</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.483</td>
                <td>186.155</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>186.157</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.245</td>
                <td>186.402</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.475</td>
                <td>186.877</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.073</td>
                <td>186.950</td>
                <td>294</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter[24]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.543</td>
                <td>187.493</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.967</td>
                <td>188.460</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>4.545</td>
                <td>183.915</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>UART_Protocol_1/mko_0/counter[24]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>183.915</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>183.915</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX_1</td>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td>3.614</td>
                <td/>
                <td>3.614</td>
                <td/>
                <td>0.000</td>
                <td>-0.050</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RX_0</td>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td>2.528</td>
                <td/>
                <td>2.528</td>
                <td/>
                <td>0.000</td>
                <td>-1.125</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX_1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.614</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX_1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_1_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX_1</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_1_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.225</td>
                <td>1.225</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_1_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RX_1_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>1.225</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_1_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.152</td>
                <td>1.377</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td>net</td>
                <td>RX_1_c</td>
                <td/>
                <td>+</td>
                <td>2.237</td>
                <td>3.614</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.614</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.272</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.210</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.354</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.144</td>
                <td>N/C</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.314</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.044</td>
                <td>N/C</td>
                <td>423</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.324</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>4.545</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td>TX_0</td>
                <td>9.350</td>
                <td/>
                <td>16.080</td>
                <td/>
                <td>16.080</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td>DBGport_1</td>
                <td>8.173</td>
                <td/>
                <td>14.903</td>
                <td/>
                <td>14.903</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td>DBGport_3</td>
                <td>7.559</td>
                <td/>
                <td>14.291</td>
                <td/>
                <td>14.291</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td>TX_1</td>
                <td>7.512</td>
                <td/>
                <td>14.244</td>
                <td/>
                <td>14.244</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>UART_Protocol_0/mko_0/MKO_OUT:CLK</td>
                <td>LED_1</td>
                <td>6.061</td>
                <td/>
                <td>12.759</td>
                <td/>
                <td>12.759</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: TX_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>16.080</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.377</td>
                <td>4.570</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.608</td>
                <td>5.178</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.180</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.281</td>
                <td>5.461</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.562</td>
                <td>6.023</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.107</td>
                <td>423</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.623</td>
                <td>6.730</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.210</td>
                <td>6.940</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TX_0_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>TX_0_c</td>
                <td/>
                <td>+</td>
                <td>5.239</td>
                <td>12.179</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>TX_0_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>1.213</td>
                <td>13.392</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TX_0_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>TX_0_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>13.392</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>TX_0_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.688</td>
                <td>16.080</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>TX_0</td>
                <td>net</td>
                <td>TX_0</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.080</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.080</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TX_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:ALn</td>
                <td>3.497</td>
                <td>173.366</td>
                <td>10.221</td>
                <td>183.587</td>
                <td>0.258</td>
                <td>3.907</td>
                <td>0.152</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14]:ALn</td>
                <td>3.496</td>
                <td>173.367</td>
                <td>10.220</td>
                <td>183.587</td>
                <td>0.258</td>
                <td>3.906</td>
                <td>0.152</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6]:ALn</td>
                <td>3.496</td>
                <td>173.367</td>
                <td>10.220</td>
                <td>183.587</td>
                <td>0.258</td>
                <td>3.906</td>
                <td>0.152</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21]:ALn</td>
                <td>3.496</td>
                <td>173.367</td>
                <td>10.220</td>
                <td>183.587</td>
                <td>0.258</td>
                <td>3.906</td>
                <td>0.152</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14]:ALn</td>
                <td>3.496</td>
                <td>173.367</td>
                <td>10.220</td>
                <td>183.587</td>
                <td>0.258</td>
                <td>3.906</td>
                <td>0.152</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>183.587</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.221</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>173.366</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.377</td>
                <td>4.570</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.608</td>
                <td>5.178</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>5.180</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.281</td>
                <td>5.461</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.559</td>
                <td>6.020</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.104</td>
                <td>228</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.620</td>
                <td>6.724</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.217</td>
                <td>6.941</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:A</td>
                <td>net</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_0_Z[1]</td>
                <td/>
                <td>+</td>
                <td>0.157</td>
                <td>7.098</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.067</td>
                <td>7.165</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]:A</td>
                <td>net</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_0_Z[1]_CLK_GATING</td>
                <td/>
                <td>+</td>
                <td>1.566</td>
                <td>8.731</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.198</td>
                <td>8.929</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>9.482</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>9.566</td>
                <td>341</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:ALn</td>
                <td>net</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.655</td>
                <td>10.221</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.221</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>181.818</td>
                <td>181.818</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>181.818</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>185.350</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.322</td>
                <td>185.672</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.483</td>
                <td>186.155</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>186.157</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.245</td>
                <td>186.402</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.482</td>
                <td>186.884</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.073</td>
                <td>186.957</td>
                <td>423</td>
                <td>f</td>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.550</td>
                <td>187.507</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.883</td>
                <td>188.390</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>4.545</td>
                <td>183.845</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.258</td>
                <td>183.587</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>183.587</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</td>
                <td>0.914</td>
                <td>2.954</td>
                <td>7.598</td>
                <td>10.552</td>
                <td/>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain[0]:ALn</td>
                <td>0.913</td>
                <td>2.955</td>
                <td>7.597</td>
                <td>10.552</td>
                <td/>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.552</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.598</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.954</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.193</td>
                <td>4.193</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.343</td>
                <td>4.536</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.604</td>
                <td>5.140</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.140</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.269</td>
                <td>5.409</td>
                <td>27</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.563</td>
                <td>5.972</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.084</td>
                <td>6.056</td>
                <td>1445</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.628</td>
                <td>6.684</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.217</td>
                <td>6.901</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</td>
                <td>net</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</td>
                <td/>
                <td>+</td>
                <td>0.697</td>
                <td>7.598</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.598</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>9.090</td>
                <td>9.090</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.090</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.532</td>
                <td>12.622</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.322</td>
                <td>12.944</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.483</td>
                <td>13.427</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.002</td>
                <td>13.429</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.245</td>
                <td>13.674</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2:A</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.479</td>
                <td>14.153</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.073</td>
                <td>14.226</td>
                <td>228</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</td>
                <td>net</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.530</td>
                <td>14.756</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>15.338</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>4.545</td>
                <td>10.793</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.241</td>
                <td>10.552</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.552</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h2>Clock Domain Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain Data_Block_0/Communication_Builder_0/state_reg[2]:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Data_Block_0/Communication_Builder_0/state_reg[2]:Q</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX_0</td>
                <td>DBGport_0</td>
                <td>8.412</td>
                <td/>
                <td>8.412</td>
                <td/>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RX_1</td>
                <td>DBGport_2</td>
                <td>6.617</td>
                <td/>
                <td>6.617</td>
                <td/>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: DBGport_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.412</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_0_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX_0</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_0_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.360</td>
                <td>1.360</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_0_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RX_0_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>1.360</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_0_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.383</td>
                <td>1.743</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>RX_0_c</td>
                <td/>
                <td>+</td>
                <td>2.635</td>
                <td>4.378</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>1.033</td>
                <td>5.411</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>DBGport_0_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.411</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>3.001</td>
                <td>8.412</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0</td>
                <td>net</td>
                <td>DBGport_0</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.412</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.412</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>DBGport_0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h2>Path Set User Sets</h2>
    </body>
</html>
