Release 12.1 Map M.53d (nt64)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail
system.ngd system.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.52 $
Mapped Date    : Thu Jul 28 18:50:05 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:   98
Slice Logic Utilization:
  Number of Slice Registers:                 2,508 out of  69,120    3%
    Number used as Flip Flops:               2,507
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      2,422 out of  69,120    3%
    Number used as logic:                    2,262 out of  69,120    3%
      Number using O6 output only:           2,133
      Number using O5 output only:              47
      Number using O5 and O6:                   82
    Number used as Memory:                     151 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            87
        Number using O6 output only:            86
        Number using O5 output only:             1
    Number used as exclusive route-thru:         9
  Number of route-thrus:                        72
    Number using O6 output only:                54
    Number using O5 output only:                16
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,280 out of  17,280    7%
  Number of LUT Flip Flop pairs used:        3,503
    Number with an unused Flip Flop:           995 out of   3,503   28%
    Number with an unused LUT:               1,081 out of   3,503   30%
    Number of fully used LUT-FF pairs:       1,427 out of   3,503   40%
    Number of unique control sets:             263
    Number of slice register sites lost
      to control set restrictions:             522 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        32 out of     640    5%
    Number of LOCed IOBs:                       24 out of      32   75%
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      32 out of     148   21%
    Number using BlockRAM only:                 32
    Total primitives used:
      Number of 36k BlockRAM used:              32
    Total Memory used (KB):                  1,152 out of   5,328   21%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.18

Peak Memory Usage:  683 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 17 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKAL_tiesig
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: lcd_ip_0_lcd_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: lcd_ip_0_lcd_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: lcd_ip_0_lcd_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: lcd_ip_0_lcd_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: lcd_ip_0_lcd_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: lcd_ip_0_lcd_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: lcd_ip_0_lcd_pin<0>   IOSTANDARD = LVCMOS33



Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
INFO:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has no
   load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access has
   no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
INFO:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has no
   load.
INFO:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<0>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<1>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<2>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<3>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<4>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<5>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<6>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<7>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<8>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<9>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<10>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<11>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<12>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<13>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<14>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<15>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<16>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<17>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<18>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<19>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<20>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<21>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<22>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<23>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<24>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<25>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<26>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<27>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<28>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<29>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<30>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<31>
   has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
INFO:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
INFO:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
INFO:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
INFO:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
INFO:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
INFO:LIT:243 - Logical network mdm_0/Interrupt has no load.
INFO:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
INFO:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
INFO:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
INFO:LIT:243 - Logical network push/push/gpio_core_1/gpio_Data_Out<0> has no
   load.
INFO:LIT:243 - Logical network push/push/gpio_core_1/gpio_Data_Out<1> has no
   load.
INFO:LIT:243 - Logical network push/push/gpio_core_1/gpio_Data_Out<2> has no
   load.
INFO:LIT:243 - Logical network push/push/gpio_core_1/gpio_Data_Out<3> has no
   load.
INFO:LIT:243 - Logical network push/push/gpio_core_1/gpio_Data_Out<4> has no
   load.
INFO:LIT:243 - Logical network dip/dip/gpio_core_1/gpio_Data_Out<0> has no load.
INFO:LIT:243 - Logical network dip/dip/gpio_core_1/gpio_Data_Out<1> has no load.
INFO:LIT:243 - Logical network dip/dip/gpio_core_1/gpio_Data_Out<2> has no load.
INFO:LIT:243 - Logical network dip/dip/gpio_core_1/gpio_Data_Out<3> has no load.
INFO:LIT:243 - Logical network dip/dip/gpio_core_1/gpio_Data_Out<4> has no load.
INFO:LIT:243 - Logical network dip/dip/gpio_core_1/gpio_Data_Out<5> has no load.
INFO:LIT:243 - Logical network dip/dip/gpio_core_1/gpio_Data_Out<6> has no load.
INFO:LIT:243 - Logical network dip/dip/gpio_core_1/gpio_Data_Out<7> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<0> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<1> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<2> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<3> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<4> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<5> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<6> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<7> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<8> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<9> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<10> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<11> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<12> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<13> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<14> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<15> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<16> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<17> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<18> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<19> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<20> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<21> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<22> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<23> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<24> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<25> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<26> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<27> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<28> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<29> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<30> has no load.
INFO:LIT:243 - Logical network bram_block_0/BRAM_Din_B<31> has no load.
INFO:LIT:243 - Logical network
   delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN
   .I_ADDSUB_GEN[32].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32]
   .MUXCY_I/LO has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:856 - PLL_ADV
   clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
   CLKIN2 pin was disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV
   clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 32 IOs, 24 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 677 block(s) removed
 146 block(s) optimized away
 735 signal(s) removed
 311 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "ilmb_LMB_ReadStrobe" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/ib_fetch_i_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MBusy<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or0000"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<8>" is loadless and has been removed.
   Loadless block "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF) removed.
    The signal "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
     Loadless block "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001" (ROM)
removed.
      The signal "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is loadless and
has been removed.
       Loadless block "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF) removed.
        The signal "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>" is loadless
and has been removed.
         Loadless block "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
          The signal "mb_plb_PLB_masterID" is loadless and has been removed.
           Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_masterID_0"
(SFF) removed.
  The signal "mb_plb_Sl_MBusy<6>" is loadless and has been removed.
   Loadless block "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
     Loadless block "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001"
(ROM) removed.
      The signal "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is loadless and
has been removed.
       Loadless block "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF)
removed.
        The signal "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>" is
loadless and has been removed.
         Loadless block "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb_Sl_MBusy<2>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001"
(ROM) removed.
      The signal "RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>"
is loadless and has been removed.
       Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF)
removed.
        The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>" is
loadless and has been removed.
         Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb_Sl_MBusy<16>" is loadless and has been removed.
   Loadless block "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
     Loadless block "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001"
(ROM) removed.
      The signal "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/master_id<0>" is loadless
and has been removed.
       Loadless block "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF)
removed.
        The signal "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>" is
loadless and has been removed.
         Loadless block "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
(SFF) removed.
  The signal "mb_plb/N88" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or0000_SW0" (ROM)
removed.
    The signal "mb_plb_Sl_MBusy<14>" is loadless and has been removed.
     Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
      The signal
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
       Loadless block
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001" (ROM)
removed.
        The signal "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
         Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
(SFF) removed.
          The signal
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>" is
loadless and has been removed.
           Loadless block
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
    The signal "mb_plb_Sl_MBusy<12>" is loadless and has been removed.
     Loadless block
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_0" (SFF) removed.
      The signal
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_0_rstpot" is loadless and has been removed.
       Loadless block
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_0_rstpot" (ROM) removed.
      The signal
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_0_or0000" is loadless and has been removed.
       Loadless block
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_0_or00001" (ROM) removed.
        The signal
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sig_mst_id<0>" is loadless and has been removed.
         Loadless block
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sig_mst_id_0" (FF) removed.
          The signal
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sig_mst_id_0_rstpot" is loadless and has been removed.
           Loadless block
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sig_mst_id_0_rstpot" (ROM) removed.
    The signal "mb_plb_Sl_MBusy<10>" is loadless and has been removed.
     Loadless block
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
      The signal
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000
" is loadless and has been removed.
       Loadless block
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000
1" (ROM) removed.
        The signal
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
         Loadless block
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF)
removed.
          The signal
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_0_rstpot"
is loadless and has been removed.
           Loadless block
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_0_rstpot"
(ROM) removed.
            The signal
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>"
is loadless and has been removed.
             Loadless block
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
(SFF) removed.
    The signal "mb_plb_Sl_MBusy<0>" is loadless and has been removed.
     Loadless block "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
      The signal
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
       Loadless block
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001" (ROM)
removed.
        The signal "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
         Loadless block "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
(SFF) removed.
          The signal "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>"
is loadless and has been removed.
           Loadless block
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
The signal "mb_plb_PLB_MBusy<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or0000"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<9>" is loadless and has been removed.
   Loadless block "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF) removed.
    The signal "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
     Loadless block "dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001" (ROM)
removed.
  The signal "mb_plb_Sl_MBusy<7>" is loadless and has been removed.
   Loadless block "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
    The signal "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
     Loadless block "push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<3>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<1>" is loadless and has been removed.
   Loadless block "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
    The signal
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
     Loadless block
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001" (ROM)
removed.
  The signal "mb_plb/N86" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or0000_SW0" (ROM)
removed.
    The signal "mb_plb_Sl_MBusy<17>" is loadless and has been removed.
     Loadless block "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
      The signal "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
       Loadless block "delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001"
(ROM) removed.
    The signal "mb_plb_Sl_MBusy<15>" is loadless and has been removed.
     Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
      The signal
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
       Loadless block
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001" (ROM)
removed.
    The signal "mb_plb_Sl_MBusy<13>" is loadless and has been removed.
     Loadless block
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_1" (SFF) removed.
      The signal
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_1_rstpot" is loadless and has been removed.
       Loadless block
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_1_rstpot" (ROM) removed.
      The signal
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_1_or0000" is loadless and has been removed.
       Loadless block
"xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATT
ACH/sl_mbusy_i_1_or00001" (ROM) removed.
    The signal "mb_plb_Sl_MBusy<11>" is loadless and has been removed.
     Loadless block
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
      The signal
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000
" is loadless and has been removed.
       Loadless block
"lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000
1" (ROM) removed.
The signal "mb_plb_PLB_MIRQ<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y_0_or0000"
(ROM) removed.
  The signal "mb_plb/N84" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y_0_or0000_SW0"
(ROM) removed.
The signal "mb_plb_PLB_MIRQ<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y_1_or0000"
(ROM) removed.
  The signal "mb_plb/N82" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y_1_or0000_SW0"
(ROM) removed.
The signal "mb_plb_PLB_MRdBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm_0_and0
0001" (ROM) removed.
  The signal "mb_plb/PLB_SrdBTerm" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBTERM_OR/Y_0_or0000"
(ROM) removed.
    The signal "mb_plb/N100" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBTERM_OR/Y_0_or0000_SW0" (ROM)
removed.
The signal "mb_plb_PLB_MRdBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm_1_and0
0001" (ROM) removed.
The signal "mb_plb_PLB_MRdErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_0_or0000"
(ROM) removed.
  The signal "mb_plb_Sl_MRdErr<2>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0" (SFF)
removed.
    The signal "RS232_Uart_1/RS232_Uart_1/ip2bus_error" is loadless and has been
removed.
     Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/ip2bus_error1" (ROM)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0_or00001"
(ROM) removed.
  The signal "mb_plb/N80" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_0_or0000_SW0" (ROM)
removed.
    The signal "mb_plb_Sl_MRdErr<14>" is loadless and has been removed.
     Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0"
(SFF) removed.
      The signal "xps_intc_0/xps_intc_0/ip2bus_error" is loadless and has been
removed.
       Loadless block "xps_intc_0/xps_intc_0/ip2bus_error1" (ROM) removed.
        The signal "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<2>" is
loadless and has been removed.
         Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
(SFF) removed.
          The signal "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg<2>" is
loadless and has been removed.
           Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
(SFF) removed.
        The signal "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>" is
loadless and has been removed.
         Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
(SFF) removed.
          The signal "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg<3>" is
loadless and has been removed.
           Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
(SFF) removed.
        The signal "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<0>" is
loadless and has been removed.
         Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
(SFF) removed.
          The signal "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg<0>" is
loadless and has been removed.
           Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
(SFF) removed.
        The signal "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<1>" is
loadless and has been removed.
         Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
(SFF) removed.
          The signal "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg<1>" is
loadless and has been removed.
           Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
(SFF) removed.
      The signal
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0_or0000" is
loadless and has been removed.
       Loadless block
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRdErr<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_1_or0000"
(ROM) removed.
  The signal "mb_plb_Sl_MRdErr<3>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1_or00001"
(ROM) removed.
  The signal "mb_plb/N78" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_1_or0000_SW0" (ROM)
removed.
    The signal "mb_plb_Sl_MRdErr<15>" is loadless and has been removed.
     Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1"
(SFF) removed.
      The signal
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1_or0000" is
loadless and has been removed.
       Loadless block
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_0_or0000"
(ROM) removed.
  The signal "mb_plb/N8" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_0_or0000_SW0" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_1_or0000"
(ROM) removed.
  The signal "mb_plb/N6" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_1_or0000_SW0" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_2_or0000"
(ROM) removed.
  The signal "mb_plb/N4" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_2_or0000_SW0" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_3_or0000"
(ROM) removed.
  The signal "mb_plb/N2" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_3_or0000_SW0" (ROM)
removed.
The signal "mb_plb_PLB_MRearbitrate<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate_0_
and00001" (ROM) removed.
The signal "mb_plb_PLB_MRearbitrate<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate_1_
and00001" (ROM) removed.
The signal "mb_plb_PLB_MSSize<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_0_mux000
01" (ROM) removed.
  The signal "mb_plb/PLB_Sssize<0>" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_0_or0000"
(ROM) removed.
    The signal "mb_plb/N96" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_0_or0000_SW0" (ROM)
removed.
The signal "mb_plb_PLB_MSSize<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_1_mux000
01" (ROM) removed.
  The signal "mb_plb/PLB_Sssize<1>" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_1_or0000"
(ROM) removed.
    The signal "mb_plb/N94" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_1_or0000_SW0" (ROM)
removed.
The signal "mb_plb_PLB_MSSize<2>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_2_mux000
01" (ROM) removed.
The signal "mb_plb_PLB_MSSize<3>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_3_mux000
01" (ROM) removed.
The signal "mb_plb_PLB_MSize<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<0>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/lutout_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MSize<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<1>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/lutout0_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MWrBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_0_and0
0001" (ROM) removed.
  The signal "mb_plb/PLB_SwrBTerm" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRBTERM_OR/Y_0_or0000"
(ROM) removed.
    The signal "mb_plb/N92" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRBTERM_OR/Y_0_or0000_SW0" (ROM)
removed.
The signal "mb_plb_PLB_MWrBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_1_and0
0001" (ROM) removed.
The signal "mb_plb_PLB_MWrErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_0_or0000"
(ROM) removed.
  The signal "mb_plb_Sl_MWrErr<2>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0_or00001"
(ROM) removed.
  The signal "mb_plb/N76" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_0_or0000_SW0" (ROM)
removed.
    The signal "mb_plb_Sl_MWrErr<14>" is loadless and has been removed.
     Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0"
(SFF) removed.
      The signal
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0_or0000" is
loadless and has been removed.
       Loadless block
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MWrErr<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_1_or0000"
(ROM) removed.
  The signal "mb_plb_Sl_MWrErr<3>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or00001"
(ROM) removed.
  The signal "mb_plb/N74" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_1_or0000_SW0" (ROM)
removed.
    The signal "mb_plb_Sl_MWrErr<15>" is loadless and has been removed.
     Loadless block "xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1"
(SFF) removed.
      The signal
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or0000" is
loadless and has been removed.
       Loadless block
"xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<0>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<10>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<11>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<12>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<13>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<14>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<15>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<1>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<2>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<3>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<4>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<5>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<6>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<7>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<8>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<9>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<0>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<10>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<11>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<12>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<13>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<14>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<15>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<16>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_16" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<16>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<17>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_17" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<17>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<18>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_18" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<18>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<19>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_19" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<19>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<1>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<20>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_20" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<20>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<21>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_21" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<21>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<22>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_22" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<22>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<23>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_23" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<23>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<24>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_24" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<24>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<25>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_25" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<25>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<26>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_26" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<26>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<27>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_27" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<27>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<28>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_28" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<28>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<29>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_29" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<29>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<2>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<30>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_30" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<30>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<31>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_31" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<31>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<3>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<4>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<5>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<6>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<7>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<8>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<9>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_busLock" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_i1"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg"
(SFF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg_an
d0000" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg_an
d0000" (ROM) removed.
      The signal "mb_plb/N104" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg_an
d0000_SW0" (ROM) removed.
The signal "mb_plb_PLB_lockErr" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_lockErr" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_lockerr_i" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_rdBurst" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_rdBurst_and0000
1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
(SFF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdBurstIn"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdBurstIn1"
(ROM) removed.
      The signal "mb_plb/mb_plb/arbBurstReq" is loadless and has been removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdBurstReg"
is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdBurstReg"
(SFF) removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i"
(SFF) removed.
    The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn" is loadless
and has been removed.
     Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn1" (ROM)
removed.
The signal "mb_plb_PLB_rdPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri_0_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Lvl3_n1" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_0" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<0>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout_0
_or00001" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_1" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<1>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout0_
0_or00001" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Lvl2_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
The signal "mb_plb_PLB_rdPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri_1_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Lvl1_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
The signal "mb_plb_PLB_rdPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[2].I_MASTER_RD_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[1].I_MASTER_RD_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_RD_REQ_
MUX1" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout1"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout0"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout01"
(ROM) removed.
The signal "mb_plb_PLB_rdPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrim1" (ROM)
removed.
The signal "mb_plb_PLB_wrBurst" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_and0001
" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" (SFF)
removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_and0000
" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_and0000
" (ROM) removed.
      The signal "mb_plb/N106" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_and0000
_SW0" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_or0000"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_or00001
" (ROM) removed.
  The signal "mb_plb/N102" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_and0001
_SW0" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri_0_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Lvl3_n1" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_0" (SFF) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_1" (SFF) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Lvl2_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri_1_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Lvl1_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
The signal "mb_plb_PLB_wrPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[2].I_MASTER_WR_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[1].I_MASTER_WR_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_WR_REQ_
MUX0" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout1"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout11"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout2"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout21"
(ROM) removed.
The signal "mb_plb_PLB_wrPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/wrPrim1" (ROM)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write" (FF) removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" is
loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" (SFF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Access" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Access" (FF) removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken"
is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken" (SFF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken<0>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken_0"
(SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken_0_or0000" is
loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken_0_or00001" (ROM)
removed.
      The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold<0>" is
loadless and has been removed.
       Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold_0"
(FF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold_0_rstpot" is
loadless and has been removed.
         Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold_0_rstpot" (ROM)
removed.
The signal "microblaze_0/Trace_MB_Halted" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Dbg_State_0_or00
001" (ROM) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Read" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Read" (FF) removed.
The signal "microblaze_0/Trace_Valid_Instr" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Valid_Instr_and00001"
(ROM) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<0>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<1>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<2>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<3>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_3" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<4>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_4" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<5>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_5" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<6>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_6" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<7>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_7" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<8>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_8" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<9>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_9" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<10>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_10" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<11>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_11" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<12>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_12" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<13>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_13" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<14>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_14" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<15>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_15" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<16>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_16" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<17>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_17" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<18>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_18" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<19>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_19" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<20>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_20" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<21>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_21" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<22>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_22" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<23>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_23" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<24>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_24" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<25>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_25" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<26>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_26" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<27>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_27" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<28>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_28" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<29>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_29" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<30>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_30" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<31>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_31" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_3" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_0" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<0>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_0" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<0>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_1" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<1>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_1" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<1>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_2" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<2>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_2" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<2>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_3" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<3>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_3" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<3>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_3" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_4" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<4>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_4" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<4>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_4" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_5" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<5>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_5" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<5>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_5" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_6" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<6>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_6" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<6>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_6" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_7" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<7>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_7" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<7>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_7" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_8" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<8>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_8" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<8>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_8" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_9" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<9>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_9" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<9>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_9" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_10" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<10>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_10"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<10>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_10" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_11" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<11>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_11"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<11>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_11" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_12" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<12>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_12"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<12>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_12" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_13" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<13>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_13"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<13>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_13" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_14" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<14>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_14"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<14>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_14" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_15" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<15>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_15"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<15>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_15" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_16" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<16>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_16"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<16>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_16" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_17" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<17>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_17"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<17>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_17" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_18" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<18>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_18"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<18>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_18" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_19" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<19>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_19"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<19>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_19" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_20" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<20>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_20"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<20>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_20" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_21" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<21>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_21"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<21>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_21" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_22" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<22>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_22"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<22>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_22" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_23" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<23>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_23"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<23>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_23" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_24" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<24>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_24"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<24>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_24" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_25" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<25>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_25"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<25>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_25" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_26" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<26>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_26"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<26>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_26" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_27" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<27>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_27"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<27>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_27" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_28" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<28>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_28"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<28>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_28" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_29" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<29>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_29"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<29>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_29" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_30" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<30>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_30"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<30>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_30" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_31" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<31>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_31"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<31>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_31" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<0>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_0" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<1>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_1" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<2>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_2" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<3>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_3" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<4>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_4" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<5>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_5" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<6>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_6" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<7>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_7" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<8>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_8" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<9>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_9" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<10>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_10" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<11>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_11" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<12>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_12" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<13>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_13" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<14>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_14" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<15>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_15" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<16>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_16" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<17>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_17" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<18>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_18" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<19>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_19" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<20>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_20" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<21>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_21" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<22>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_22" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<23>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_23" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<24>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_24" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<25>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_25" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<26>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_26" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<27>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_27" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<28>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_28" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<29>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_29" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<30>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_30" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<31>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_31" (FF) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_1" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_1" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_2" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_2" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_3" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_3" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I" (MUX) removed.
The signal "mb_plb/Bus_Error_Det" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/RISING_EDGE_GEN.INTERRU
PT_REFF_I" (SFF) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" (SFF)
removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1_not0001"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1_not00011
_INV_0" (BUF) removed.
The signal "mb_plb/MPLB_Rst<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[0].I_MPLB_RST" (SFF) removed.
The signal "mb_plb/MPLB_Rst<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[1].I_MPLB_RST" (SFF) removed.
The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt" is loadless and
has been removed.
 Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt" (SFF)
removed.
  The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt_and0000" is
loadless and has been removed.
   Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt_and00001"
(ROM) removed.
    The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre" is
loadless and has been removed.
     Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre"
(SFF) removed.
The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L
_BUF" (BUF) removed.
  The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX)
removed.
The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L
_BUF" (BUF) removed.
  The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX)
removed.
The signal "mdm_0/Interrupt" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/MDM_Core_I1/Interrupt1" (ROM) removed.
  The signal "mdm_0/mdm_0/MDM_Core_I1/tx_Buffer_Empty_Pre" is loadless and has
been removed.
   Loadless block "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.TX_Buffer_Empty_FDRE"
(SFF) removed.
    The signal "mdm_0/mdm_0/MDM_Core_I1/tx_Buffer_Empty" is loadless and has been
removed.
     Loadless block
"mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/TX_Buffer_Empty1_INV_0"
(BUF) removed.
The signal "mdm_0/Ext_JTAG_RESET" is loadless and has been removed.
The signal "mdm_0/Ext_JTAG_SEL" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/MDM_Core_I1/Ext_JTAG_SEL1" (ROM) removed.
The signal "mdm_0/bscan_drck1" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/BUFG_DRCK1" (CKBUF) removed.
  The signal "mdm_0/bscan_sel1" is loadless and has been removed.
   Loadless block "mdm_0/XST_GND" (ZERO) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" is loadless and
has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" (SFF) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_or0000" is loadless and
has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_or00001" (ROM)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" (SFF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge_not0001" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge_not00011" (ROM)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" (SFF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" (SFF) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<2>" is loadless and
has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2" (FF) removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2_and0000" is
loadless and has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2_and00001" (ROM)
removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<1>" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1" (SFF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1_not0001" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1_not00011" (ROM)
removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<0>" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0" (SFF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0_not0001" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0_not00011" (ROM)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" (SFF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0_or00001" is
loadless and has been removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0_or000011"
(ROM) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<1>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1" (SFF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" (FF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0_or0000" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0_or00001" (ROM)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" is loadless and
has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_not00011" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_not000111_INV_0" (BUF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2" is
loadless and has been removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" (FF)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<3>" is loadless
and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int3" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<3>11" (ROM)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<0>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<0>11_INV_0"
(BUF) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_inv" is loadless
and has been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_inv1_INV_0"
(BUF) removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<2>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int2" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<2>11" (ROM)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int1" is
loadless and has been removed.
       Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<1>11" (ROM)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1" (SFF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1_or00001" is
loadless and has been removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1_or000011"
(ROM) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<1>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_1" (SFF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" (FF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1_or0000" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1_or00001" (ROM)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" is loadless and
has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_not00011" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_not000111_INV_0" (BUF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2" is
loadless and has been removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" (FF)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<3>" is loadless
and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_3" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int3" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<3>11" (ROM)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<0>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_0" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<0>11_INV_0"
(BUF) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_inv" is loadless
and has been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_inv1_INV_0"
(BUF) removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<2>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_2" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int2" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<2>11" (ROM)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int1" is
loadless and has been removed.
       Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<1>11" (ROM)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0>" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr" (SFF) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec<2>" is loadless and has
been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_2" (FF) removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_2_and0000" is loadless
and has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_2_and00001" (ROM)
removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec<0>" is loadless and has
been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_0" (SFF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_0_not0001" is loadless
and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_0_not00011" (ROM)
removed.
The signal "push/push/gpio_core_1/gpio_Data_Out<0>" is loadless and has been
removed.
 Loadless block "push/push/gpio_core_1/gpio_Data_Out_0" (SFF) removed.
  The signal "push/push/gpio_core_1/gpio_Data_Out_0_not0001" is loadless and has
been removed.
   Loadless block "push/push/gpio_core_1/gpio_Data_Out_0_not00011" (ROM) removed.
The signal "push/push/gpio_core_1/gpio_Data_Out<1>" is loadless and has been
removed.
 Loadless block "push/push/gpio_core_1/gpio_Data_Out_1" (SFF) removed.
The signal "push/push/gpio_core_1/gpio_Data_Out<2>" is loadless and has been
removed.
 Loadless block "push/push/gpio_core_1/gpio_Data_Out_2" (SFF) removed.
The signal "push/push/gpio_core_1/gpio_Data_Out<3>" is loadless and has been
removed.
 Loadless block "push/push/gpio_core_1/gpio_Data_Out_3" (SFF) removed.
The signal "push/push/gpio_core_1/gpio_Data_Out<4>" is loadless and has been
removed.
 Loadless block "push/push/gpio_core_1/gpio_Data_Out_4" (SFF) removed.
The signal "dip/dip/gpio_core_1/gpio_Data_Out<0>" is loadless and has been
removed.
 Loadless block "dip/dip/gpio_core_1/gpio_Data_Out_0" (SFF) removed.
  The signal "dip/dip/gpio_core_1/gpio_Data_Out_0_not0001" is loadless and has
been removed.
   Loadless block "dip/dip/gpio_core_1/gpio_Data_Out_0_not00011" (ROM) removed.
The signal "dip/dip/gpio_core_1/gpio_Data_Out<1>" is loadless and has been
removed.
 Loadless block "dip/dip/gpio_core_1/gpio_Data_Out_1" (SFF) removed.
The signal "dip/dip/gpio_core_1/gpio_Data_Out<2>" is loadless and has been
removed.
 Loadless block "dip/dip/gpio_core_1/gpio_Data_Out_2" (SFF) removed.
The signal "dip/dip/gpio_core_1/gpio_Data_Out<3>" is loadless and has been
removed.
 Loadless block "dip/dip/gpio_core_1/gpio_Data_Out_3" (SFF) removed.
The signal "dip/dip/gpio_core_1/gpio_Data_Out<4>" is loadless and has been
removed.
 Loadless block "dip/dip/gpio_core_1/gpio_Data_Out_4" (SFF) removed.
The signal "dip/dip/gpio_core_1/gpio_Data_Out<5>" is loadless and has been
removed.
 Loadless block "dip/dip/gpio_core_1/gpio_Data_Out_5" (SFF) removed.
The signal "dip/dip/gpio_core_1/gpio_Data_Out<6>" is loadless and has been
removed.
 Loadless block "dip/dip/gpio_core_1/gpio_Data_Out_6" (SFF) removed.
The signal "dip/dip/gpio_core_1/gpio_Data_Out<7>" is loadless and has been
removed.
 Loadless block "dip/dip/gpio_core_1/gpio_Data_Out_7" (SFF) removed.
The signal
"delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I
_ADDSUB_GEN[32].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I
_ADDSUB_GEN[32].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I
_ADDSUB_GEN[32].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I
_ADDSUB_GEN[32].MUXCY_I" (MUX) removed.
The signal
"delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].M
UXCY_I/LO" is loadless and has been removed.
 Loadless block
"delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].M
UXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].M
UXCY_I/O" is loadless and has been removed.
   Loadless block
"delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].M
UXCY_I" (MUX) removed.
Loadless block "clock_generator_0/clock_generator_0/PLL0_CLKFBOUT_BUFG_INST"
(CKBUF) removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF_I" (SFF)
removed.
 The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<0>" is loadless and
has been removed.
  Loadless block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<0>1" (ROM)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_FF_I" (SFF)
removed.
 The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<10>" is loadless and
has been removed.
  Loadless block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<10>1" (ROM)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF_I" (SFF)
removed.
 The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<0>" is loadless and
has been removed.
  Loadless block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<0>1" (ROM)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_FF_I" (SFF)
removed.
 The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<10>" is loadless and
has been removed.
  Loadless block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<10>1" (ROM)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF_I" (SFF)
removed.
Loadless block
"delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF_I" (SFF)
removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00001_1" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00001_1" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00011_1" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00011_1" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00021_1" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00021_1" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00031_1" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00031_1" (ROM) removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00001" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00011" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00021" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00031" (ROM) removed.
The signal "lmb_bram/lmb_bram/pgassign100<15>" is sourceless and has been
removed.
The signal "bram_block_0/BRAM_Din_B<0>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<1>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<2>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<3>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<4>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<5>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<6>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<7>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<8>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<9>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<10>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<11>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<12>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<13>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<14>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<15>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<16>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<17>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<18>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<19>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<20>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<21>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<22>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<23>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<24>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<25>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<26>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<27>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<28>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<29>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<30>" is sourceless and has been removed.
The signal "bram_block_0/BRAM_Din_B<31>" is sourceless and has been removed.
The signal "bram_block_0/bram_block_0/pgassign100<15>" is sourceless and has
been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "N0" is unused and has been removed.
The signal "dlmb_LMB_ABus<0>" is unused and has been removed.
The signal "dlmb_LMB_ABus<10>" is unused and has been removed.
The signal "dlmb_LMB_ABus<11>" is unused and has been removed.
The signal "dlmb_LMB_ABus<12>" is unused and has been removed.
The signal "dlmb_LMB_ABus<13>" is unused and has been removed.
The signal "dlmb_LMB_ABus<14>" is unused and has been removed.
The signal "dlmb_LMB_ABus<15>" is unused and has been removed.
The signal "dlmb_LMB_ABus<1>" is unused and has been removed.
The signal "dlmb_LMB_ABus<2>" is unused and has been removed.
The signal "dlmb_LMB_ABus<30>" is unused and has been removed.
The signal "dlmb_LMB_ABus<31>" is unused and has been removed.
The signal "dlmb_LMB_ABus<3>" is unused and has been removed.
The signal "dlmb_LMB_ABus<4>" is unused and has been removed.
The signal "dlmb_LMB_ABus<5>" is unused and has been removed.
The signal "dlmb_LMB_ABus<6>" is unused and has been removed.
The signal "dlmb_LMB_ABus<7>" is unused and has been removed.
The signal "dlmb_LMB_ABus<8>" is unused and has been removed.
The signal "dlmb_LMB_ABus<9>" is unused and has been removed.
The signal "ilmb_LMB_ABus<0>" is unused and has been removed.
The signal "ilmb_LMB_ABus<10>" is unused and has been removed.
The signal "ilmb_LMB_ABus<11>" is unused and has been removed.
The signal "ilmb_LMB_ABus<12>" is unused and has been removed.
The signal "ilmb_LMB_ABus<13>" is unused and has been removed.
The signal "ilmb_LMB_ABus<14>" is unused and has been removed.
The signal "ilmb_LMB_ABus<15>" is unused and has been removed.
The signal "ilmb_LMB_ABus<1>" is unused and has been removed.
The signal "ilmb_LMB_ABus<2>" is unused and has been removed.
The signal "ilmb_LMB_ABus<30>" is unused and has been removed.
The signal "ilmb_LMB_ABus<31>" is unused and has been removed.
The signal "ilmb_LMB_ABus<3>" is unused and has been removed.
The signal "ilmb_LMB_ABus<4>" is unused and has been removed.
The signal "ilmb_LMB_ABus<5>" is unused and has been removed.
The signal "ilmb_LMB_ABus<6>" is unused and has been removed.
The signal "ilmb_LMB_ABus<7>" is unused and has been removed.
The signal "ilmb_LMB_ABus<8>" is unused and has been removed.
The signal "ilmb_LMB_ABus<9>" is unused and has been removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8>" is unused and has been
removed.
The signal "xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9>" is unused and has been
removed.
The signal
"microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i_0_and
0000" is unused and has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><6>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_and00001" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><4>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_and00111" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><2>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_and00101" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<3>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl31" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<2>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl22" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<1>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl11" (ROM) removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<3>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<0>" is unused and
has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_
i_2" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_
i_2" (SFF) removed.
The signal "mb_plb/N130" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/priRdBurstEn_SW2"
(ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2"
is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2"
(SFF) removed.
The signal "mb_plb/N123" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadDisReg_SW1"
(ROM) removed.
The signal "mb_plb/N152" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadDisReg_G"
(ROM) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1" is unused
and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" is unused
and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge_rstpot" is unused and
has been removed.
The signal "delay/PWM0" is unused and has been removed.
 Unused block "delay/delay/TC_CORE_I/PWM_FF_I" (SFF) removed.
  The signal "delay/delay/TC_CORE_I/pwm_Reset" is unused and has been removed.
   Unused block "delay/delay/TC_CORE_I/pwm_Reset1" (ROM) removed.
    The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1" is unused and
has been removed.
     Unused block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1" (SFF) removed.
      The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_and0000" is
unused and has been removed.
       Unused block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_and00001" (ROM)
removed.
  The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0" is unused and
has been removed.
   Unused block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0" (SFF) removed.
    The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_and0000" is
unused and has been removed.
     Unused block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_and00001" (ROM)
removed.
The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_and0000" is
unused and has been removed.
The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_and0000" is
unused and has been removed.
The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/read_done0" is unused and has
been removed.
 Unused block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I" (SFF) removed.
  The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_Edge" is unused
and has been removed.
  The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/tccr0_select" is unused and
has been removed.
   Unused block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/tccr0_select1" (ROM)
removed.
The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/read_done1" is unused and has
been removed.
 Unused block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I" (SFF) removed.
  The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_Edge" is unused
and has been removed.
  The signal "delay/delay/TC_CORE_I/TIMER_CONTROL_I/tccr1_select" is unused and
has been removed.
   Unused block "delay/delay/TC_CORE_I/TIMER_CONTROL_I/tccr1_select1" (ROM)
removed.
The signal "delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/count_clock_en1" is
unused and has been removed.
 Unused block "delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/count_clock_en1" (ROM)
removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2"
(SRLC16E) removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2"
(SRLC16E) removed.
Unused block "bram_block_0/bram_block_0/XST_VCC" (ONE) removed.
Unused block "lmb_bram/lmb_bram/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
GND 		LEDs_8Bit/XST_GND
VCC 		LEDs_8Bit/XST_VCC
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
GND 		RS232_Uart_1/XST_GND
VCC 		RS232_Uart_1/XST_VCC
GND 		XST_GND
GND 		clock_generator_0/XST_GND
VCC 		clock_generator_0/XST_VCC
GND 		delay/XST_GND
VCC 		delay/XST_VCC
FDR 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
LUT5 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/Load_Load_Reg_0_or00001
LUT5 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/Load_Load_Reg_1_or00001
LUT2 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_Edge1
FDR 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d
   optimized to 0
FDR 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d2
   optimized to 0
LUT2 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_and00001
LUT2 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_Edge1
FDR 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d
   optimized to 0
FDR 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d2
   optimized to 0
LUT2 		delay/delay/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_and00001
GND 		dip/XST_GND
VCC 		dip/XST_VCC
FDR 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
GND 		dlmb/XST_GND
VCC 		dlmb/XST_VCC
GND 		dlmb_cntlr/XST_GND
GND 		ilmb/XST_GND
VCC 		ilmb/XST_VCC
GND 		ilmb_cntlr/XST_GND
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_0_and00001
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_1_and00001
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_2_and00001
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_3_and00001
GND 		lcd_ip_0/XST_GND
VCC 		lcd_ip_0/XST_VCC
FDR 		lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5
		lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_
SW0
GND 		mb_plb/XST_GND
VCC 		mb_plb/XST_VCC
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout0_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout1_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout2_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/lutout0_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/lutout1_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/lutout_0_or00001
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_2
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_3
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_2
   optimized to 0
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/sm_buslock_i1
FDR
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/sm_buslock_reg
   optimized to 0
LUT3
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl211
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00011_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00011_3
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00021_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00021_3
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00031_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00031_3
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/BUSLOCK_MUX/lutout
_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WAIT_OR/Y_0_or0000_SW0
GND 		mdm_0/mdm_0/MDM_Core_I1/XST_GND
VCC 		mdm_0/mdm_0/MDM_Core_I1/XST_VCC
GND 		microblaze_0/XST_GND
VCC 		microblaze_0/XST_VCC
LUT3
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.exception_carry_select_LUT
FDR 		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_1
   optimized to 0
FDRE
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i_0
   optimized to 0
LUT2
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i_0_an
d00001
GND 		proc_sys_reset_0/XST_GND
VCC 		proc_sys_reset_0/XST_VCC
FDS 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge
   optimized to 0
LUT4 		proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge_rstpot1
FDS 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3
   optimized to 0
GND 		push/XST_GND
VCC 		push/XST_VCC
FDR 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
GND 		xps_bram_if_cntlr_0/XST_GND
VCC 		xps_bram_if_cntlr_0/XST_VCC
LUT6
		xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_AT
TACH/sig_mst_id_0_or0000110
GND 		xps_intc_0/XST_GND
VCC 		xps_intc_0/XST_VCC
FDR 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
GND 		bram_block_0/bram_block_0/XST_GND
GND 		lmb_bram/lmb_bram/XST_GND

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.mem_databus_ready_sel_carry_or/Using_FPG
A.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_
FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY2/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY3/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY4/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/if_pc_incr_carry_and_0/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc
_incr_carry_and_1/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/if_pc_incr_carry_and_3/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPG
A.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Us
ing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF7_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF7_L_I2/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF8_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF7_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF7_L_I2/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF8_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.Use_Carry_
Decoding.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0
].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0
].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[31].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[30].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Pa
rt_Of_Zero_Carry_Start/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[0].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[1].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[2].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[3].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[4].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[5].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/A
ddr_Counters[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/A
ddr_Counters[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/A
ddr_Counters[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/A
ddr_Counters[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/A
ddr_Counters[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/A
ddr_Counters[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].M
UXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_MUXCY_I/MUXCY_L
_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[31].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[30].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[0].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_MUXCY_I/MUXCY_L_BUF
INV
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/incr_
decr<29>1_INV_0
MULT_AND
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.MULT_AND_I
INV 		microblaze_0/microblaze_0/DReady_inv1_INV_0
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF7_L_I1_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF7_L_I1_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_xor<7>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
29].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
28].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
27].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
26].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
25].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
24].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
23].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
22].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
21].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
20].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
19].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
18].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
17].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
16].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
15].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
14].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
13].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
12].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
11].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
10].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
9].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
8].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
7].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
6].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
5].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
4].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
3].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
2].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
1].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
0].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<6>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<5>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<4>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<3>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<2>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<1>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Pa
rt_Of_Zero_Carry_Start_rt
INV
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/Mcount_count_xor<0>11_IN
V_0
INV 		proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0
INV 		clock_generator_0/clock_generator_0/PLL0_INST/rsti1_INV_0
LUT1
		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].
MUXCY_I_rt
LUT1
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.
I_ADDSUB_GEN[32].MUXCY_I_rt
LUT2
		delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/count_clock_en_SW
0
MUXF7 		delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/count_clock_en_f7
MUXF7 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadDisReg
LUT4
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[0].LUT_D
elay
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_10_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_11_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_12_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_13_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_14_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_15_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_16_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_17_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_18_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_19_or0000_SW0
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_20_or0000_SW0
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WAIT_OR/Y_0_or0000
LUT2 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT2
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT2 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3 		push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT2 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3 		dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT2 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3 		xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT2 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3 		delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT3
		lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_
SW3
LUT5 		mdm_0/mdm_0/MDM_Core_I1/valid_access1
LUT2 		proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip_or00001
LUT4 		proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en_or00001
LUT2 		proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys_or00001

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| dip_GPIO_IO_I_pin<0>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dip_GPIO_IO_I_pin<1>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dip_GPIO_IO_I_pin<2>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dip_GPIO_IO_I_pin<3>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dip_GPIO_IO_I_pin<4>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dip_GPIO_IO_I_pin<5>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dip_GPIO_IO_I_pin<6>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dip_GPIO_IO_I_pin<7>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<0>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<1>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<2>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<3>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<4>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<5>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<6>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<7>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_RS232_Uart_1_RX_pin         | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| fpga_0_RS232_Uart_1_TX_pin         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_clk_1_sys_clk_pin           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| fpga_0_rst_1_sys_rst_pin           | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          | PULLUP   |          |
| lcd_ip_0_lcd_pin<0>                | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW | OFF          |          |          |
| lcd_ip_0_lcd_pin<1>                | IOB              | OUTPUT    | LVCMOS25             |       | 2        | SLOW | OFF          |          |          |
| lcd_ip_0_lcd_pin<2>                | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW | OFF          |          |          |
| lcd_ip_0_lcd_pin<3>                | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW | OFF          |          |          |
| lcd_ip_0_lcd_pin<4>                | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW | OFF          |          |          |
| lcd_ip_0_lcd_pin<5>                | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW | OFF          |          |          |
| lcd_ip_0_lcd_pin<6>                | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW | OFF          |          |          |
| push_GPIO_IO_I_pin<0>              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| push_GPIO_IO_I_pin<1>              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| push_GPIO_IO_I_pin<2>              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| push_GPIO_IO_I_pin<3>              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| push_GPIO_IO_I_pin<4>              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV
"clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst":
BANDWIDTH:OPTIMIZED
CLKFBOUT_DESKEW_ADJUST:10
CLKOUT0_DESKEW_ADJUST:0
CLKOUT1_DESKEW_ADJUST:0
CLKOUT2_DESKEW_ADJUST:10
CLKOUT3_DESKEW_ADJUST:10
CLKOUT4_DESKEW_ADJUST:10
CLKOUT5_DESKEW_ADJUST:10
CMT_TEST_CLK_SEL:7
COMPENSATION:INTERNAL
DIVCLK_DIVIDE:1
EN_REL:FALSE
LOCK_FAST_FILTER:HIGH
LOCK_SLOW_FILTER:HIGH
PLL_2_DCM1_CLK_SEL:6
PLL_2_DCM2_CLK_SEL:6
PLL_AVDD_COMP_SET:3
PLL_AVDD_VBG_PD:1
PLL_AVDD_VBG_SEL:9
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:FALSE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFB_MUX_SEL:0
PLL_CLKIN_MUX_SEL:0
PLL_CP_BIAS_TRIP_SHIFT:FALSE
PLL_CP_RES:1
PLL_DIRECT_PATH_CNTRL:FALSE
PLL_DVDD_COMP_SET:3
PLL_DVDD_VBG_PD:1
PLL_DVDD_VBG_SEL:9
PLL_EN:FALSE
PLL_EN_TCLK0:FALSE
PLL_EN_TCLK1:FALSE
PLL_EN_TCLK2:FALSE
PLL_EN_TCLK3:FALSE
PLL_EN_TCLK4:FALSE
PLL_EN_VCO0:TRUE
PLL_EN_VCO1:TRUE
PLL_EN_VCO2:TRUE
PLL_EN_VCO3:TRUE
PLL_EN_VCO4:TRUE
PLL_EN_VCO5:TRUE
PLL_EN_VCO6:TRUE
PLL_EN_VCO7:TRUE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:FALSE
PLL_INC_FLOCK:TRUE
PLL_INC_SLOCK:TRUE
PLL_LF_NEN:3
PLL_LF_PEN:0
PLL_LOCK_CNT:63
PLL_LOCK_CNT_RST_FAST:FALSE
PLL_MAN_LF_EN:FALSE
PLL_NBTI_EN:FALSE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PMCD_MODE:FALSE
PLL_PWRD_CFG:FALSE
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TCK4_SEL:0
PLL_UNLOCK_CNT:4
PLL_UNLOCK_CNT_RST_FAST:FALSE
PLL_VLFHIGH_DIS:FALSE
RESET_ON_LOSS_OF_LOCK:FALSE
RST_DEASSERT_CLK:CLKIN1
WAIT_DCM1_LOCK:FALSE
WAIT_DCM2_LOCK:FALSE
CLKFBOUT_MULT = 10
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10.0000000000000000
CLKIN2_PERIOD = 10.0000000000000000
CLKOUT0_DIVIDE = 8
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
REF_JITTER = 0.1



Section 12 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal        | Reset Signal                                                                                                   | Set Signal                                                                           | Enable Signal                                                                                      | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_125_0000MHz     |                                                                                                                |                                                                                      |                                                                                                    | 87               | 186            |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | GLOBAL_LOGIC1                                                                                      | 15               | 25             |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                  | 3                | 3              |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                    | 6                | 8              |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr                                    | 2                | 8              |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | delay/delay/TC_CORE_I/TIMER_CONTROL_I/Reset_inv                                                    | 1                | 1              |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | ilmb_LMB_AddrStrobe                                                                                | 8                | 32             |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/valid_Write           | 2                | 8              |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/valid_Write           | 4                | 8              |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/reading_not0001                                                            | 1                | 1              |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | microblaze_0/Trace_Reg_Write                                                                       | 16               | 128            |
| clk_125_0000MHz     |                                                                                                                |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/if_ready                                            | 27               | 99             |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>            |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1   |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_or0000                                    |                                                                                      | mb_plb_Sl_addrAck<0>                                                                               | 4                | 5              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                       |                                                                                      | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                      | 1                | 1              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                       |                                                                                      | mb_plb_Sl_addrAck<0>                                                                               | 1                | 1              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                |                                                                                      |                                                                                                    | 2                | 6              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                             |                                                                                      |                                                                                                    | 2                | 8              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/gpio_core_1/Read_Reg_Rst                                                                   |                                                                                      | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                     | 2                | 8              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/gpio_core_1/iGPIO_xferAck_or0000                                                           |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/ip2bus_rdack_i                                                                             | mb_plb_SPLB_Rst<0>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | LEDs_8Bit/LEDs_8Bit/ip2bus_wrack_i                                                                             | mb_plb_SPLB_Rst<0>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>      |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                          |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                       |                                                                                      | mb_plb_Sl_addrAck<1>                                                                               | 1                | 4              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                 |                                                                                      | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                | 2                | 3              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                 |                                                                                      | mb_plb_Sl_addrAck<1>                                                                               | 1                | 1              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                       |                                                                                      | mb_plb_Sl_addrAck<1>                                                                               | 1                | 4              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                          |                                                                                      |                                                                                                    | 2                | 6              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                       |                                                                                      |                                                                                                    | 2                | 8              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_not0001                                            |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/mid_Start_Bit                                          |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1_not0001                         | 2                | 8              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_or0000                                         |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_not0001                            | 1                | 3              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable                                         |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                  | 1                | 1              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_RX_FIFO                                                        |                                                                                      |                                                                                                    | 3                | 6              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_TX_FIFO                                                        |                                                                                      |                                                                                                    | 3                | 6              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_Reg_1_or0000                                                  |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/rx_Frame_Error                                           | 1                | 1              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_Reg_1_or0000                                                  |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/rx_Overrun_Error                                         | 1                | 1              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/ip2bus_rdack                                                                         | mb_plb_SPLB_Rst<1>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | RS232_Uart_1/RS232_Uart_1/ip2bus_wrack                                                                         | mb_plb_SPLB_Rst<1>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                    |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                        |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                     |                                                                                      | mb_plb_Sl_addrAck<8>                                                                               | 2                | 6              |
| clk_125_0000MHz     | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                               |                                                                                      | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                              | 2                | 4              |
| clk_125_0000MHz     | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                               |                                                                                      | mb_plb_Sl_addrAck<8>                                                                               | 1                | 1              |
| clk_125_0000MHz     | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                     |                                                                                      | mb_plb_Sl_addrAck<8>                                                                               | 2                | 6              |
| clk_125_0000MHz     | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_or0000                                                    |                                                                                      | mb_plb_Sl_addrAck<8>                                                                               | 2                | 5              |
| clk_125_0000MHz     | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                        |                                                                                      |                                                                                                    | 2                | 6              |
| clk_125_0000MHz     | delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                     |                                                                                      |                                                                                                    | 32               | 32             |
| clk_125_0000MHz     | delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_Set<23>                                                            | delay/delay/TC_CORE_I/TIMER_CONTROL_I/Mrom_TCSR0_Reset8                              | delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<16>                                                 | 1                | 1              |
| clk_125_0000MHz     | delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_Set<23>                                                            | delay/delay/TC_CORE_I/TIMER_CONTROL_I/Mrom_TCSR1_Reset8                              | delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<16>                                                 | 1                | 1              |
| clk_125_0000MHz     | delay/delay/ip2bus_rdack                                                                                       | mb_plb_SPLB_Rst<8>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | delay/delay/ip2bus_wrack                                                                                       | mb_plb_SPLB_Rst<8>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                        |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1               |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_or0000                                                |                                                                                      | mb_plb_Sl_addrAck<4>                                                                               | 3                | 5              |
| clk_125_0000MHz     | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                            |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                   |                                                                                      | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                  | 1                | 1              |
| clk_125_0000MHz     | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                   |                                                                                      | mb_plb_Sl_addrAck<4>                                                                               | 1                | 1              |
| clk_125_0000MHz     | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                            |                                                                                      |                                                                                                    | 2                | 6              |
| clk_125_0000MHz     | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                         |                                                                                      |                                                                                                    | 2                | 8              |
| clk_125_0000MHz     | dip/dip/gpio_core_1/Read_Reg_Rst                                                                               |                                                                                      | dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                 | 2                | 8              |
| clk_125_0000MHz     | dip/dip/gpio_core_1/iGPIO_xferAck_or0000                                                                       |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | dip/dip/ip2bus_rdack_i                                                                                         | mb_plb_SPLB_Rst<4>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | dip/dip/ip2bus_wrack_i                                                                                         | mb_plb_SPLB_Rst<4>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | dlmb_LMB_Rst                                                                                                   |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | ilmb_LMB_AddrStrobe                                                                                            | microblaze_0/microblaze_0/Performance.Decode_I/if_fetch_in_progress_0_or0000         | microblaze_0/microblaze_0/Performance.Decode_I/if_fetch_in_progress_0_and0000                      | 1                | 1              |
| clk_125_0000MHz     | ilmb_LMB_Rst                                                                                                   |                                                                                      |                                                                                                    | 1                | 2              |
| clk_125_0000MHz     | lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                     |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                  |                                                                                      | mb_plb_Sl_addrAck<5>                                                                               | 1                | 1              |
| clk_125_0000MHz     | lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                            |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                            |                                                                                      | mb_plb_Sl_addrAck<5>                                                                               | 1                | 1              |
| clk_125_0000MHz     | lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                  |                                                                                      | mb_plb_Sl_addrAck<5>                                                                               | 1                | 1              |
| clk_125_0000MHz     | lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_or0000                                 |                                                                                      | mb_plb_Sl_addrAck<5>                                                                               | 1                | 4              |
| clk_125_0000MHz     | lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                  |                                                                                      |                                                                                                    | 8                | 32             |
| clk_125_0000MHz     | mb_plb/PLB_Rst                                                                                                 |                                                                                      |                                                                                                    | 10               | 37             |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N30                                               | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                              |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_or0000                              |                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_set                     | 1                | 1              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i                               | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                              |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i                               | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                              |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_p1_i_and0000                                  |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrLoad                                          |                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrEnable                            | 1                | 4              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                        |                                                                                      |                                                                                                    | 7                | 11             |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                        |                                                                                      | mb_plb/N151                                                                                        | 1                | 2              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                        |                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecRd                             | 1                | 2              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                        |                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecWr                             | 1                | 2              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                        |                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/priRdBurstEn                          | 1                | 2              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                        |                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/loadAddrSelReg                                        | 4                | 5              |
| clk_125_0000MHz     | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/loadAddrSelReg                                                    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                              |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mb_plb_PLB_MTimeout<0>                                                                                         | microblaze_0/microblaze_0/sync_reset                                                 |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mb_plb_PLB_MTimeout<1>                                                                                         | microblaze_0/microblaze_0/sync_reset                                                 |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<0>                                                                                             |                                                                                      |                                                                                                    | 19               | 53             |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<0>                                                                                             |                                                                                      | LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_0_not0001                                                  | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<1>                                                                                             |                                                                                      |                                                                                                    | 23               | 52             |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<1>                                                                                             |                                                                                      | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>                      | 1                | 1              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<1>                                                                                             |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                  | 2                | 2              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<1>                                                                                             |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/running_0_not0001                          | 1                | 1              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<1>                                                                                             |                                                                                      | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_not0001                  | 1                | 1              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<2>                                                                                             |                                                                                      |                                                                                                    | 6                | 6              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<2>                                                                                             |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/enable_interrupts_and0000                                                  | 1                | 1              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<2>                                                                                             |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/mdm_CS                                                                     | 1                | 2              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<3>                                                                                             |                                                                                      |                                                                                                    | 18               | 47             |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<3>                                                                                             |                                                                                      | push/push/gpio_core_1/gpio_OE_0_not0001                                                            | 2                | 5              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<4>                                                                                             |                                                                                      |                                                                                                    | 19               | 53             |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<4>                                                                                             |                                                                                      | dip/dip/gpio_core_1/gpio_OE_0_not0001                                                              | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<5>                                                                                             |                                                                                      |                                                                                                    | 19               | 58             |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<5>                                                                                             |                                                                                      | lcd_ip_0/lcd_ip_0/USER_LOGIC_I/slv_reg0_0_not0001                                                  | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<5>                                                                                             |                                                                                      | lcd_ip_0/lcd_ip_0/USER_LOGIC_I/slv_reg0_20_not0001                                                 | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<5>                                                                                             |                                                                                      | lcd_ip_0/lcd_ip_0/USER_LOGIC_I/slv_reg0_24_not0001                                                 | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<5>                                                                                             |                                                                                      | lcd_ip_0/lcd_ip_0/USER_LOGIC_I/slv_reg0_9_not0001                                                  | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<7>                                                                                             |                                                                                      |                                                                                                    | 22               | 46             |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<7>                                                                                             |                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/mer_int_1_and0000                                                | 1                | 1              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<7>                                                                                             |                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<7>                          | 1                | 1              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      |                                                                                                    | 24               | 76             |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I/count_clock_en2                                        | 9                | 33             |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/COUNTER_0_I/load_load_reg_be<0>                                              | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/COUNTER_0_I/load_load_reg_be<10>                                             | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/COUNTER_0_I/load_load_reg_be<16>                                             | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/COUNTER_0_I/load_load_reg_be<24>                                             | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/count_clock_en                        | 9                | 33             |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<0>                             | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<10>                            | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<16>                            | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<24>                            | 2                | 8              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<16>                                                 | 1                | 1              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<21>                                                 | 1                | 2              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<25>                                                 | 3                | 7              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<16>                                                 | 1                | 1              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<25>                                                 | 2                | 7              |
| clk_125_0000MHz     | mb_plb_SPLB_Rst<8>                                                                                             |                                                                                      | delay/delay/TC_CORE_I/TIMER_CONTROL_I/pair0_Select                                                 | 1                | 2              |
| clk_125_0000MHz     | mb_plb_Sl_rdComp<2>                                                                                            |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading                                                     | 3                | 8              |
| clk_125_0000MHz     | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/fifo_Read_or0000                                       |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/fifo_Write_or0000                                      |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/set_Ext_BRK                                            | mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK                                                | GLOBAL_LOGIC0                                                                                      | 1                | 1              |
| clk_125_0000MHz     | mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK_or0000                                                                   |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                          |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                          |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I         | 1                | 4              |
| clk_125_0000MHz     | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                          |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                          |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I         | 1                | 4              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/DReady_inv                                                                           |                                                                                      |                                                                                                    | 8                | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_or0000                       |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 16               | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op<0>                          |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O          | 5                | 17             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_or0000                       |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O          | 9                | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0_or0000          |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0_or0000          |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_i_0_and0000              | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0_or0000          |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_i_0_and0000             | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O              |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O              |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O       | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold_or0000                                          |                                                                                      | Ext_NM_BRK                                                                                         | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/flush_pipe                                                      |                                                                                      |                                                                                                    | 3                | 3              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/flush_pipe                                                      |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 2                | 2              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/flush_pipe                                                      |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 2                | 2              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/if_fetch_in_progress_0_or0000                                   |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/if_missed_fetch_0_not0001                           | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/if_jump_nodelay_rst                                             |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/of_read_imm_reg_ii_0_or0000                                     |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_dbg_0_or0000                                       |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/DPLB_M_request_or0000             |                                                                                      | microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_and0000 | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000              |                                                                                      | microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_and0000 | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst_or0000                          | microblaze_0/microblaze_0/sync_reset                                                 |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_MSR_or0000                        |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_PC_or0000                         |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_M_request_or0000              |                                                                                      | microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_M_request_and0000 | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      |                                                                                                    | 87               | 160            |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | mb_plb_PLB_MRdDAck<0>                                                                              | 8                | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i_not0001                       | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i_not0001                      | 1                | 3              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i_30_not0001                    | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/pc_buffer_we<0>                         | 8                | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/pc_buffer_we<1>                         | 8                | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/pc_buffer_we<2>                         | 8                | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/pc_buffer_we<3>                         | 8                | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 36               | 93             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 99               | 230            |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/if_pc_write                                         | 8                | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O          | 13               | 21             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_dbg                                     | 8                | 32             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/wb_PipeRun_i<0>                                     | 1                | 3              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Decode_I/wb_valid_0_not0001                                  | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_21_not0001              | 16               | 33             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/of_write_imm_reg                                                         | 4                | 16             |
| clk_125_0000MHz     | microblaze_0/microblaze_0/sync_reset                                                                           |                                                                                      | microblaze_0/microblaze_0/wb_Halted                                                                | 5                | 5              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/wb_Halted                                                                            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_0_or0000 | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_0_not0001              | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/wb_Halted                                                                            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_0_or0000 | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_state_i_0_not0001               | 1                | 1              |
| clk_125_0000MHz     | microblaze_0/microblaze_0/wb_Halted                                                                            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_state_i_0_or0000  | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_state_i_0_not0001               | 1                | 1              |
| clk_125_0000MHz     | microblaze_0_mdm_bus_Debug_Rst                                                                                 |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_and                                                              |                                                                                      | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_nand                                                 | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and                                                              |                                                                                      | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_nand                                                 | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                              |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                              |                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/Core_inv                                                     | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                              |                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec<2>                                                   | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                              |                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec<2>                                                  | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                              |                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys_not0001                                             | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<1>                                                     |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0_not0001                                                        |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0_not0001                                                       |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr_inv                                                              |                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en                                                   | 2                | 6              |
| clk_125_0000MHz     | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                      |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1             |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_or0000                                              |                                                                                      | mb_plb_Sl_addrAck<3>                                                                               | 3                | 5              |
| clk_125_0000MHz     | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                          |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                 |                                                                                      | mb_plb_Sl_addrAck<3>                                                                               | 1                | 1              |
| clk_125_0000MHz     | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                 |                                                                                      | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                | 1                | 1              |
| clk_125_0000MHz     | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                          |                                                                                      |                                                                                                    | 2                | 6              |
| clk_125_0000MHz     | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                       |                                                                                      |                                                                                                    | 2                | 5              |
| clk_125_0000MHz     | push/push/gpio_core_1/Read_Reg_Rst                                                                             |                                                                                      | push/push/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                               | 2                | 5              |
| clk_125_0000MHz     | push/push/gpio_core_1/iGPIO_xferAck_or0000                                                                     |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | push/push/ip2bus_rdack_i                                                                                       | mb_plb_SPLB_Rst<3>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | push/push/ip2bus_wrack_i                                                                                       | mb_plb_SPLB_Rst<3>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | sys_bus_reset                                                                                                  |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_clear_sl_busy           |                                                                                      | xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_plb_done    | 1                | 1              |
| clk_125_0000MHz     | xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_clr_addrack             |                                                                                      | xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_do_cmd      | 3                | 3              |
| clk_125_0000MHz     | xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_clr_rdack               |                                                                                      | xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/bus2ip_rdreq_i  | 1                | 1              |
| clk_125_0000MHz     | xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_clr_wait                |                                                                                      | xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/wait_condition  | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000                                                                 |                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/intr_edge                                                        | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000                                                                 |                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/isr_en                                                           | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000                                                                 |                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>                          | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/INTC_CORE_I/ier_0_or0000                                                                 |                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<5>                          | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/INTC_CORE_I/sie<0>                                                                       | xps_intc_0/xps_intc_0/INTC_CORE_I/ier_0_or0000                                       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>                          | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/INTC_CORE_I/sie_0_or0000                                                                 |                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<4>                          | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>          |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1 |                                                                                      |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                              |                                                                                      |                                                                                                    | 2                | 2              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                           |                                                                                      | mb_plb_Sl_addrAck<7>                                                                               | 2                | 8              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                     |                                                                                      | mb_plb_Sl_addrAck<7>                                                                               | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                     |                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                    | 2                | 4              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                           |                                                                                      | mb_plb_Sl_addrAck<7>                                                                               | 2                | 8              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_or0000                                          |                                                                                      | mb_plb_Sl_addrAck<7>                                                                               | 2                | 4              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                              |                                                                                      |                                                                                                    | 2                | 6              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                           |                                                                                      |                                                                                                    | 2                | 3              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/ip2bus_rdack                                                                             | mb_plb_SPLB_Rst<7>                                                                   |                                                                                                    | 1                | 1              |
| clk_125_0000MHz     | xps_intc_0/xps_intc_0/ip2bus_wrack                                                                             | mb_plb_SPLB_Rst<7>                                                                   |                                                                                                    | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mdm_0/Dbg_Clk_1     |                                                                                                                |                                                                                      |                                                                                                    | 13               | 36             |
| mdm_0/Dbg_Clk_1     |                                                                                                                |                                                                                      | GLOBAL_LOGIC0                                                                                      | 8                | 16             |
| mdm_0/Dbg_Clk_1     |                                                                                                                |                                                                                      | GLOBAL_LOGIC1                                                                                      | 3                | 3              |
| mdm_0/Dbg_Clk_1     |                                                                                                                |                                                                                      | mdm_0/Dbg_Capture_1                                                                                | 11               | 41             |
| mdm_0/Dbg_Clk_1     |                                                                                                                |                                                                                      | mdm_0/Dbg_Shift_1                                                                                  | 2                | 8              |
| mdm_0/Dbg_Clk_1     |                                                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdi_shifter_and0000                        | 2                | 8              |
| mdm_0/Dbg_Clk_1     |                                                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_not0001                            | 3                | 8              |
| mdm_0/Dbg_Clk_1     |                                                                                                                |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK                   | 8                | 32             |
| mdm_0/Dbg_Clk_1     |                                                                                                                |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/which_pc                            | 7                | 8              |
| mdm_0/Dbg_Clk_1     | mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv                                                                    |                                                                                      |                                                                                                    | 9                | 28             |
| mdm_0/Dbg_Clk_1     | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/TDI_Shifter_and0000                                                        | 1                | 4              |
| mdm_0/Dbg_Clk_1     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_inv                           |                                                                                      |                                                                                                    | 1                | 1              |
| mdm_0/Dbg_Clk_1     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000                        |                                                                                      |                                                                                                    | 1                | 1              |
| mdm_0/Dbg_Clk_1     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv                                       |                                                                                      |                                                                                                    | 2                | 8              |
| mdm_0/Dbg_Clk_1     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_brki_hit_inv                                |                                                                                      |                                                                                                    | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mdm_0/Dbg_Update_1  |                                                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Debug_SYS_Rst_i_and0000                    | 4                | 4              |
| mdm_0/Dbg_Update_1  |                                                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_1_and0000                          | 2                | 5              |
| mdm_0/Dbg_Update_1  |                                                                                                                |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                      | 2                | 5              |
| mdm_0/Dbg_Update_1  | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv                                           |                                                                                      |                                                                                                    | 1                | 1              |
| mdm_0/Dbg_Update_1  | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/MDM_SEL                                                                    | 1                | 4              |
| mdm_0/Dbg_Update_1  | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst                                 |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En                      | 1                | 2              |
| mdm_0/Dbg_Update_1  | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk                               |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                      | 1                | 1              |
| mdm_0/Dbg_Update_1  | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD                                  |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                      | 1                | 1              |
| mdm_0/Dbg_Update_1  | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd                                 |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                      | 1                | 1              |
| mdm_0/Dbg_Update_1  | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step                               |                                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                      | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| timer1              | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000                                                                 |                                                                                      |                                                                                                    | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~mdm_0/Dbg_Clk_1    | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv                                           |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sync_detected                              | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~mdm_0/Dbg_Update_1 |                                                                                                                |                                                                                      | mdm_0/mdm_0/MDM_Core_I1/Old_MDM_SEL                                                                | 2                | 5              |
| ~mdm_0/Dbg_Update_1 | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/local_sel_n3                                           |                                                                                      |                                                                                                    | 1                | 1              |
| ~mdm_0/Dbg_Update_1 | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                |                                                                                      |                                                                                                    | 1                | 4              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                              | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM_ADV   | PLL_ADV   | Full Hierarchical Name                                                                                                                            |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                                             |           | 113/1948      | 1/2508        | 80/2422       | 0/151         | 0/32      | 0/3     | 0/2   | 0/0   | 0/0   | 0/0       | 0/1       | system                                                                                                                                            |
| +LEDs_8Bit                                                          |           | 0/72          | 0/106         | 0/59          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit                                                                                                                                  |
| ++LEDs_8Bit                                                         |           | 9/72          | 0/106         | 10/59         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit                                                                                                                        |
| +++PLBV46_I                                                         |           | 0/46          | 0/80          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I                                                                                                               |
| ++++I_SLAVE_ATTACHMENT                                              |           | 32/46         | 68/80         | 12/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                            |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                          |           | 5/5           | 9/9           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                      |
| +++++I_DECODER                                                      |           | 3/9           | 3/3           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                  |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                 |           | 6/6           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                    |
| +++gpio_core_1                                                      |           | 17/17         | 26/26         | 21/21         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/gpio_core_1                                                                                                            |
| +RS232_Uart_1                                                       |           | 0/103         | 0/125         | 0/115         | 0/19          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1                                                                                                                               |
| ++RS232_Uart_1                                                      |           | 0/103         | 0/125         | 0/115         | 0/19          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1                                                                                                                  |
| +++PLBV46_I                                                         |           | 0/48          | 0/77          | 0/37          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I                                                                                                         |
| ++++I_SLAVE_ATTACHMENT                                              |           | 29/48         | 56/77         | 14/37         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                      |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                          |           | 4/4           | 9/9           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                |
| +++++I_DECODER                                                      |           | 6/15          | 12/12         | 2/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                            |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                 |           | 5/5           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                              |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I              |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I              |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I              |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I              |
| +++UARTLITE_CORE_I                                                  |           | 11/55         | 6/48          | 13/78         | 0/19          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I                                                                                                  |
| ++++BAUD_RATE_I                                                     |           | 6/6           | 8/8           | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I                                                                                      |
| ++++UARTLITE_RX_I                                                   |           | 15/24         | 14/20         | 12/26         | 2/10          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I                                                                                    |
| +++++SRL_FIFO_I                                                     |           | 0/9           | 0/6           | 0/14          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I                                                                         |
| ++++++I_SRL_FIFO_RBU_F                                              |           | 1/9           | 1/6           | 1/14          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                        |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                      |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                |
| +++++++DYNSHREG_F_I                                                 |           | 6/6           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I                                           |
| ++++UARTLITE_TX_I                                                   |           | 9/14          | 8/14          | 13/27         | 1/9           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I                                                                                    |
| +++++SRL_FIFO_I                                                     |           | 0/5           | 0/6           | 0/14          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I                                                                         |
| ++++++I_SRL_FIFO_RBU_F                                              |           | 1/5           | 1/6           | 1/14          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                        |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                      |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                |
| +++++++DYNSHREG_F_I                                                 |           | 2/2           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I                                           |
| +bram_block_0                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/bram_block_0                                                                                                                               |
| ++bram_block_0                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 16/16     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/bram_block_0/bram_block_0                                                                                                                  |
| +clock_generator_0                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0       | 0/1       | system/clock_generator_0                                                                                                                          |
| ++clock_generator_0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0       | 0/1       | system/clock_generator_0/clock_generator_0                                                                                                        |
| +++PLL0_INST                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 1/1       | system/clock_generator_0/clock_generator_0/PLL0_INST                                                                                              |
| +delay                                                              |           | 0/184         | 0/296         | 0/263         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay                                                                                                                                      |
| ++delay                                                             |           | 0/184         | 0/296         | 0/263         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay                                                                                                                                |
| +++PLBv46_I                                                         |           | 0/88          | 0/138         | 0/38          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I                                                                                                                       |
| ++++I_SLAVE_ATTACHMENT                                              |           | 65/88         | 112/138       | 13/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT                                                                                                    |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                          |           | 5/5           | 9/9           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                              |
| +++++I_DECODER                                                      |           | 8/18          | 17/17         | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                          |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                 |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |
| +++TC_CORE_I                                                        |           | 2/96          | 0/158         | 2/225         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/TC_CORE_I                                                                                                                      |
| ++++COUNTER_0_I                                                     |           | 11/21         | 32/65         | 36/70         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/TC_CORE_I/COUNTER_0_I                                                                                                          |
| +++++COUNTER_I                                                      |           | 10/10         | 33/33         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/TC_CORE_I/COUNTER_0_I/COUNTER_I                                                                                                |
| ++++GEN_SECOND_TIMER.COUNTER_1_I                                    |           | 12/22         | 32/65         | 36/70         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I                                                                                         |
| +++++COUNTER_I                                                      |           | 10/10         | 33/33         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I                                                                               |
| ++++READ_MUX_I                                                      |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/TC_CORE_I/READ_MUX_I                                                                                                           |
| ++++TIMER_CONTROL_I                                                 |           | 19/19         | 28/28         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/delay/delay/TC_CORE_I/TIMER_CONTROL_I                                                                                                      |
| +dip                                                                |           | 0/60          | 0/106         | 0/58          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dip                                                                                                                                        |
| ++dip                                                               |           | 4/60          | 0/106         | 10/58         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dip/dip                                                                                                                                    |
| +++PLBV46_I                                                         |           | 0/45          | 0/80          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dip/dip/PLBV46_I                                                                                                                           |
| ++++I_SLAVE_ATTACHMENT                                              |           | 32/45         | 68/80         | 12/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                        |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                          |           | 5/5           | 9/9           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                  |
| +++++I_DECODER                                                      |           | 3/8           | 3/3           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                              |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                 |           | 5/5           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dip/dip/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                |
| +++gpio_core_1                                                      |           | 11/11         | 26/26         | 20/20         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dip/dip/gpio_core_1                                                                                                                        |
| +dlmb                                                               |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb                                                                                                                                       |
| ++dlmb                                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb/dlmb                                                                                                                                  |
| +dlmb_cntlr                                                         |           | 0/8           | 0/2           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb_cntlr                                                                                                                                 |
| ++dlmb_cntlr                                                        |           | 7/8           | 2/2           | 5/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb_cntlr/dlmb_cntlr                                                                                                                      |
| +++pselect_mask_lmb                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb_cntlr/dlmb_cntlr/pselect_mask_lmb                                                                                                     |
| +ilmb                                                               |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb                                                                                                                                       |
| ++ilmb                                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb/ilmb                                                                                                                                  |
| +ilmb_cntlr                                                         |           | 0/3           | 0/2           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb_cntlr                                                                                                                                 |
| ++ilmb_cntlr                                                        |           | 2/3           | 2/2           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb_cntlr/ilmb_cntlr                                                                                                                      |
| +++pselect_mask_lmb                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb_cntlr/ilmb_cntlr/pselect_mask_lmb                                                                                                     |
| +lcd_ip_0                                                           |           | 0/65          | 0/132         | 0/53          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lcd_ip_0                                                                                                                                   |
| ++lcd_ip_0                                                          |           | 0/65          | 0/132         | 0/53          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lcd_ip_0/lcd_ip_0                                                                                                                          |
| +++PLBV46_SLAVE_SINGLE_I                                            |           | 0/45          | 0/100         | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I                                                                                                    |
| ++++I_SLAVE_ATTACHMENT                                              |           | 36/45         | 96/100        | 10/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT                                                                                 |
| +++++I_DECODER                                                      |           | 5/9           | 4/4           | 3/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                       |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                 |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lcd_ip_0/lcd_ip_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                         |
| +++USER_LOGIC_I                                                     |           | 20/20         | 32/32         | 36/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lcd_ip_0/lcd_ip_0/USER_LOGIC_I                                                                                                             |
| +lmb_bram                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lmb_bram                                                                                                                                   |
| ++lmb_bram                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 16/16     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lmb_bram/lmb_bram                                                                                                                          |
| +mb_plb                                                             |           | 0/122         | 0/82          | 0/195         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb                                                                                                                                     |
| ++mb_plb                                                            |           | 4/122         | 10/82         | 0/195         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb                                                                                                                              |
| +++GEN_SHARED.I_PLB_ADDRPATH                                        |           | 9/18          | 36/36         | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH                                                                                                    |
| ++++I_PLBADDR_MUX                                                   |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX                                                                                      |
| ++++I_PLBBE_MUX                                                     |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBBE_MUX                                                                                        |
| +++GEN_SHARED.I_PLB_ARBITER_LOGIC                                   |           | 2/53          | 2/36          | 0/73          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC                                                                                               |
| ++++I_ARBCONTROL_SM                                                 |           | 33/33         | 24/24         | 57/57         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM                                                                               |
| ++++I_ARB_ENCODER                                                   |           | 4/8           | 5/5           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER                                                                                 |
| +++++GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                       |           | 2/4           | 0/0           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                                        |
| ++++++MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST                         |           | 2/2           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST  |
| ++++I_GENQUALREQ                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_GENQUALREQ                                                                                  |
| ++++I_MUXEDSIGNALS                                                  |           | 2/3           | 0/0           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS                                                                                |
| +++++RNW_MUX                                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX                                                                        |
| ++++I_WDT                                                           |           | 4/5           | 1/5           | 4/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT                                                                                         |
| +++++WDT_TIMEOUT_CNTR_I                                             |           | 1/1           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I                                                                      |
| ++++MSTR_REQ_MUX                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX                                                                                  |
| +++GEN_SHARED.I_PLB_RD_DATAPATH                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH                                                                                                 |
| +++GEN_SHARED.I_PLB_SLAVE_ORS                                       |           | 0/28          | 0/0           | 0/52          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS                                                                                                   |
| ++++ADDRACK_OR                                                      |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR                                                                                        |
| ++++RDBUS_OR                                                        |           | 18/18         | 0/0           | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR                                                                                          |
| ++++RDCOMP_OR                                                       |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDCOMP_OR                                                                                         |
| ++++RDDACK_OR                                                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR                                                                                         |
| ++++REARB_OR                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/REARB_OR                                                                                          |
| ++++WRCOMP_OR                                                       |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRCOMP_OR                                                                                         |
| ++++WRDACK_OR                                                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRDACK_OR                                                                                         |
| +++GEN_SHARED.I_PLB_WR_DATAPATH                                     |           | 1/18          | 0/0           | 1/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH                                                                                                 |
| ++++I_WRDBUS_MUX                                                    |           | 17/17         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX                                                                                    |
| +mdm_0                                                              |           | 0/97          | 0/118         | 0/112         | 0/23          | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0                                                                                                                                      |
| ++mdm_0                                                             |           | 0/97          | 0/118         | 0/112         | 0/23          | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0                                                                                                                                |
| +++MDM_Core_I1                                                      |           | 38/97         | 57/118        | 35/112        | 3/23          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1                                                                                                                    |
| ++++PLB_Interconnect.JTAG_CONTROL_I                                 |           | 42/58         | 51/61         | 41/73         | 4/20          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I                                                                                    |
| +++++Have_UARTs.RX_FIFO_I                                           |           | 7/7           | 5/5           | 16/16         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I                                                               |
| +++++Have_UARTs.TX_FIFO_I                                           |           | 9/9           | 5/5           | 16/16         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I                                                               |
| ++++PLB_Interconnect.pselect_I                                      |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.pselect_I                                                                                         |
| +microblaze_0                                                       |           | 0/880         | 0/1209        | 0/1149        | 0/20          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0                                                                                                                               |
| ++microblaze_0                                                      |           | 12/880        | 34/1209       | 3/1149        | 0/20          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0                                                                                                                  |
| +++Performance.Data_Flow_I                                          |           | 19/304        | 0/277         | 36/503        | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I                                                                                          |
| ++++ALU_I                                                           |           | 1/34          | 0/0           | 1/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I                                                                                    |
| +++++FPGA_Target.ALL_Bits[0].ALU_Bit_I1                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                 |
| +++++FPGA_Target.ALL_Bits[10].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[11].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[12].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[13].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[14].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[15].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[16].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[17].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[18].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[19].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[1].ALU_Bit_I1                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                 |
| +++++FPGA_Target.ALL_Bits[20].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[21].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[22].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[23].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[24].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[25].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[26].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[27].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[28].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[29].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[2].ALU_Bit_I1                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                 |
| +++++FPGA_Target.ALL_Bits[30].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[31].ALU_Bit_I1                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                |
| +++++FPGA_Target.ALL_Bits[3].ALU_Bit_I1                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                 |
| +++++FPGA_Target.ALL_Bits[4].ALU_Bit_I1                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                 |
| +++++FPGA_Target.ALL_Bits[5].ALU_Bit_I1                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                 |
| +++++FPGA_Target.ALL_Bits[6].ALU_Bit_I1                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                 |
| +++++FPGA_Target.ALL_Bits[7].ALU_Bit_I1                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                 |
| +++++FPGA_Target.ALL_Bits[8].ALU_Bit_I1                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                 |
| +++++FPGA_Target.ALL_Bits[9].ALU_Bit_I1                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                 |
| ++++Byte_Doublet_Handle_I                                           |           | 11/11         | 36/36         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I                                                                    |
| ++++Data_Flow_Logic_I                                               |           | 30/30         | 69/69         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I                                                                        |
| ++++MUL_Unit_I                                                      |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I                                                                               |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                   |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                   |
| +++++Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                            |
| ++++Operand_Select_I                                                |           | 80/80         | 144/144       | 192/192       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I                                                                         |
| ++++Shift_Logic_Module_I                                            |           | 21/25         | 0/0           | 38/50         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I                                                                     |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1               |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                    |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2               |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                    |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3               |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                    |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4               |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                    |
| ++++WB_Mux_I                                                        |           | 0/72          | 0/0           | 0/96          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I                                                                                 |
| +++++FPGA_Target.ALL_Bits[0].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                               |
| +++++FPGA_Target.ALL_Bits[10].Wb_Mux_I1                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[11].Wb_Mux_I1                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[12].Wb_Mux_I1                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[13].Wb_Mux_I1                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[14].Wb_Mux_I1                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[15].Wb_Mux_I1                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[16].Wb_Mux_I1                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[17].Wb_Mux_I1                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[18].Wb_Mux_I1                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[19].Wb_Mux_I1                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[1].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                               |
| +++++FPGA_Target.ALL_Bits[20].Wb_Mux_I1                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[21].Wb_Mux_I1                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[22].Wb_Mux_I1                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[23].Wb_Mux_I1                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[24].Wb_Mux_I1                             |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[25].Wb_Mux_I1                             |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[26].Wb_Mux_I1                             |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[27].Wb_Mux_I1                             |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[28].Wb_Mux_I1                             |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[29].Wb_Mux_I1                             |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[2].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                               |
| +++++FPGA_Target.ALL_Bits[30].Wb_Mux_I1                             |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[31].Wb_Mux_I1                             |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                              |
| +++++FPGA_Target.ALL_Bits[3].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                               |
| +++++FPGA_Target.ALL_Bits[4].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                               |
| +++++FPGA_Target.ALL_Bits[5].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                               |
| +++++FPGA_Target.ALL_Bits[6].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                               |
| +++++FPGA_Target.ALL_Bits[7].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                               |
| +++++FPGA_Target.ALL_Bits[8].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                               |
| +++++FPGA_Target.ALL_Bits[9].Wb_Mux_I1                              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                               |
| ++++Zero_Detect_I                                                   |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I                                                                            |
| ++++exception_registers_I1                                          |           | 9/9           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1                                                                   |
| ++++msr_reg_i                                                       |           | 17/17         | 11/11         | 23/23         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i                                                                                |
| +++Performance.Decode_I                                             |           | 150/363       | 150/585       | 190/463       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I                                                                                             |
| ++++PC_Module_I                                                     |           | 94/105        | 256/256       | 68/100        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I                                                                                 |
| +++++pc_mux4_I1                                                     |           | 11/11         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/pc_mux4_I1                                                                      |
| ++++PreFetch_Buffer_I1                                              |           | 100/100       | 169/169       | 158/158       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1                                                                          |
| ++++jump_logic_I1                                                   |           | 7/7           | 10/10         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1                                                                               |
| ++++mem_wait_on_ready_N_carry_or                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or                                                                |
| +++Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2               |           | 16/16         | 37/37         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2                                                               |
| +++Performance.Use_Debug_Logic.Debug_I1                             |           | 119/128       | 207/209       | 100/113       | 12/20         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1                                                                             |
| ++++Debug_gti_fix_I1                                                |           | 2/2           | 2/2           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I1                                                            |
| ++++Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I               |           | 7/7           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                           |
| +++Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2                |           | 21/21         | 67/67         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2                                                                |
| +++Performance.Using_Debug.combined_carry_or_I                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_or_I                                                                      |
| +++Performance.Using_Debug.debug_combinded_carry_or_I               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I                                                               |
| +++Performance.instr_mux_I                                          |           | 10/10         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.instr_mux_I                                                                                          |
| +++Performance.mem_databus_ready_sel_carry_or                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.mem_databus_ready_sel_carry_or                                                                       |
| +++Performance.read_data_mux_I                                      |           | 23/23         | 0/0           | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.read_data_mux_I                                                                                      |
| +proc_sys_reset_0                                                   |           | 0/24          | 0/29          | 0/21          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0                                                                                                                           |
| ++proc_sys_reset_0                                                  |           | 2/24          | 2/29          | 0/21          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0                                                                                                          |
| +++EXT_LPF                                                          |           | 9/9           | 11/11         | 7/7           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF                                                                                                  |
| +++SEQ                                                              |           | 11/13         | 10/16         | 8/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/SEQ                                                                                                      |
| ++++SEQ_COUNTER                                                     |           | 2/2           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER                                                                                          |
| +push                                                               |           | 0/60          | 0/88          | 0/49          | 0/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/push                                                                                                                                       |
| ++push                                                              |           | 3/60          | 0/88          | 7/49          | 0/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/push/push                                                                                                                                  |
| +++PLBV46_I                                                         |           | 0/46          | 0/71          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/push/push/PLBV46_I                                                                                                                         |
| ++++I_SLAVE_ATTACHMENT                                              |           | 33/46         | 59/71         | 12/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/push/push/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                      |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                          |           | 5/5           | 9/9           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/push/push/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                |
| +++++I_DECODER                                                      |           | 3/8           | 3/3           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/push/push/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                            |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                 |           | 5/5           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/push/push/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                              |
| +++gpio_core_1                                                      |           | 11/11         | 17/17         | 14/14         | 5/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/push/push/gpio_core_1                                                                                                                      |
| +system                                                             |           | 16/16         | 0/0           | 64/64         | 64/64         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/system                                                                                                                                     |
| +xps_bram_if_cntlr_0                                                |           | 0/58          | 0/113         | 0/125         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_bram_if_cntlr_0                                                                                                                        |
| ++xps_bram_if_cntlr_0                                               |           | 8/58          | 3/113         | 9/125         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_bram_if_cntlr_0/xps_bram_if_cntlr_0                                                                                                    |
| +++SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH                       |           | 50/50         | 110/110       | 116/116       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH                                                         |
| +xps_intc_0                                                         |           | 0/81          | 0/97          | 0/69          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0                                                                                                                                 |
| ++xps_intc_0                                                        |           | 4/81          | 4/97          | 8/69          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0                                                                                                                      |
| +++INTC_CORE_I                                                      |           | 22/22         | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/INTC_CORE_I                                                                                                          |
| +++PLBV46_I                                                         |           | 0/55          | 0/78          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I                                                                                                             |
| ++++I_SLAVE_ATTACHMENT                                              |           | 27/55         | 48/78         | 12/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                          |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                          |           | 5/5           | 9/9           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                    |
| +++++I_DECODER                                                      |           | 8/23          | 21/21         | 2/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                 |           | 7/7           | 0/0           | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
