entitB Testbench is
end Testbench;
architecture tb of Testbench is
	signal A, B  : bit_vector(15 downto 0); -- ALU-inputs
	signal s0,s1 : bit; --additional inputs
	signal R 	 : bit_vector(15 downto 0); -- final bit_vector output
	signal c_out, z_out : bit;-- final bit outputs
	signal actual_output : bit_vector(15 downto 0); --for checking
	
	component ALU is
		port(s0,s1: in bit;
			a: in bit_vector(15 downto 0);
			b: in bit_vector(15 downto 0);
			o: out bit_vector(15 downto 0);
			z,carry: out bit);
	end component;
	
begin
-- Connecting test bench signals with ALU.vhd
dut_instance: ALU
port map (s0 => s0,s1 => s1,a => A, b => , o => R,z => z_out,carry => c_out);
process-- inputs
	begin
s0 <= '0';
s1 <= '0';
A <= "0010000010110101"; -- 8373
B <= "0001010000010110"; -- 5142
actual_output <= "0011010011001011"; -- 13515
wait for 5 ns;

s0 <= '1';
s1 <= '0';
A <= "0010000010110101"; -- 8373
B <= "0001010000010110"; -- 5142
actual_output <= "0000110010011111"; -- 3231
wait for 5 ns;

s0 <= '0';
s1 <= '1';
A <= "0010000010110101"; -- 8373
B <= "0001010000010110"; -- 5142
actual_output <= "1111111111101011"; -- -21
wait for 5 ns;

s0 <= '1';
s1 <= '1';
A <= "0010000010110101"; -- 8373
B <= "0001010000010110"; -- 5142
actual_output <= "0011010010100011"; -- 13475
wait for 5 ns;

s0 <= '0';
s1 <= '0';
A <= "1111001010011011"; -- -3429
B <= "0000010100001101"; -- 1293
actual_output <= "1111011110101000"; -- -2136
wait for 5 ns;

s0 <= '1';
s1 <= '0';
A <= "1111001010011011"; -- -3429
B <= "0000010100001101"; -- 1293
actual_output <= "1110110110001110"; -- -4722
wait for 5 ns;

s0 <= '0';
s1 <= '1';
A <= "1111001010011011"; -- -3429
B <= "0000010100001101"; -- 1293
actual_output <= "1111111111110110"; -- -10
wait for 5 ns;

s0 <= '1';
s1 <= '1';
A <= "1111001010011011"; -- -3429
B <= "0000010100001101"; -- 1293
actual_output <= "1111011110010110"; -- -2154
wait for 5 ns;

s0 <= '0';
s1 <= '0';
A <= "0010000000000011"; -- 8195
B <= "1111010011111101"; -- -2819
actual_output <= "0001010100000000"; -- 5376
wait for 5 ns;

s0 <= '1';
s1 <= '0';
A <= "0010000000000011"; -- 8195
B <= "1111010011111101"; -- -2819
actual_output <= "0010101100000110"; -- 11014
wait for 5 ns;

s0 <= '0';
s1 <= '1';
A <= "0010000000000011"; -- 8195
B <= "1111010011111101"; -- -2819
actual_output <= "1101111111111110"; -- -8194
wait for 5 ns;

s0 <= '1';
s1 <= '1';
A <= "0010000000000011"; -- 8195
B <= "1111010011111101"; -- -2819
actual_output <= "1101010011111110"; -- -11010
wait for 5 ns;

s0 <= '0';
s1 <= '0';
A <= "0111000001001000"; -- 28744
B <= "0111000001001000"; -- 28744
actual_output <= "1110000010010000"; -- 57488
wait for 5 ns;

s0 <= '1';
s1 <= '0';
A <= "0111000001001000"; -- 28744
B <= "0111000001001000"; -- 28744
actual_output <= "0000000000000000"; -- 0
wait for 5 ns;

s0 <= '0';
s1 <= '1';
A <= "0111000001001000"; -- 28744
B <= "0111000001001000"; -- 28744
actual_output <= "1000111110110111"; -- -28745
wait for 5 ns;

s0 <= '1';
s1 <= '1';
A <= "0111000001001000"; -- 28744
B <= "0111000001001000"; -- 28744
actual_output <= "0000000000000000"; -- 0
wait for 5 ns;

s0 <= '0';
s1 <= '0';
A <= "0111100001011101"; -- -34723
B <= "1111000111100100"; -- -3612
actual_output <= "0110101001000001"; -- -38335
wait for 5 ns;

s0 <= '1';
s1 <= '0';
A <= "0111100001011101"; -- -34723
B <= "1111000111100100"; -- -3612
actual_output <= "1000011001111001"; -- -31111
wait for 5 ns;

s0 <= '0';
s1 <= '1';
A <= "0111100001011101"; -- -34723
B <= "1111000111100100"; -- -3612
actual_output <= "1000111110111011"; -- 36795
wait for 5 ns;

s0 <= '1';
s1 <= '1';
A <= "0111100001011101"; -- -34723
B <= "1111000111100100"; -- -3612
actual_output <= "1000100110111001"; -- 35257
wait for 5 ns;

end process;
end tb ;