Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\fengtao\study\ISE\uart\uart_txd.v" into library work
Parsing module <uart_txd>.
Analyzing Verilog file "D:\fengtao\study\ISE\uart\uart_rxd.v" into library work
Parsing module <uart_rxd>.
Analyzing Verilog file "D:\fengtao\study\ISE\uart\uart.v" into library work
Parsing module <uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart>.

Elaborating module <uart_rxd>.
WARNING:HDLCompiler:413 - "D:\fengtao\study\ISE\uart\uart_rxd.v" Line 97: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <uart_txd>.
WARNING:HDLCompiler:413 - "D:\fengtao\study\ISE\uart\uart_txd.v" Line 76: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "D:\fengtao\study\ISE\uart\uart.v" Line 50: Assignment to txd_flag ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart>.
    Related source file is "D:\fengtao\study\ISE\uart\uart.v".
INFO:Xst:3210 - "D:\fengtao\study\ISE\uart\uart.v" line 43: Output port <txd_flag> of the instance <u1_uart_txd> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <n>.
    Found 1-bit register for signal <led0>.
    Found 32-bit adder for signal <n[31]_GND_1_o_add_1_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <uart_rxd>.
    Related source file is "D:\fengtao\study\ISE\uart\uart_rxd.v".
        bps_9600 = 16'b0001010001011000
        bps_14400 = 16'b0000110110010000
        bps_19200 = 16'b0000101000101100
        bps_38400 = 16'b0000010100010110
        bps_56000 = 16'b0000001101111101
        bps_115200 = 16'b0000000110110010
        bit_width = 16'b0001010001011000
        bit0 = 16'b0001111010000011
        bit1 = 16'b0011001011011011
        bit2 = 16'b0100011100110011
        bit3 = 16'b0101101110001011
        bit4 = 16'b0110111111100011
        bit5 = 16'b1000010000111011
        bit6 = 16'b1001100010010011
        bit7 = 16'b1010110011101011
        bit_stop_end = 16'b1100101101101111
        IDLE = 3'b000
        RCV = 3'b001
    Found 1-bit register for signal <rxd_flag>.
    Found 1-bit register for signal <p_rxd_pin>.
    Found 2-bit register for signal <status>.
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <rxd_data<7>>.
    Found 1-bit register for signal <rxd_data<6>>.
    Found 1-bit register for signal <rxd_data<5>>.
    Found 1-bit register for signal <rxd_data<4>>.
    Found 1-bit register for signal <rxd_data<3>>.
    Found 1-bit register for signal <rxd_data<2>>.
    Found 1-bit register for signal <rxd_data<1>>.
    Found 1-bit register for signal <rxd_data<0>>.
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk50M (rising_edge)                           |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <cnt[15]_GND_2_o_add_1_OUT> created at line 97.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rxd> synthesized.

Synthesizing Unit <uart_txd>.
    Related source file is "D:\fengtao\study\ISE\uart\uart_txd.v".
        bps_9600 = 16'b0001010001011000
        bps_14400 = 16'b0000110110010000
        bps_19200 = 16'b0000101000101100
        bps_38400 = 16'b0000010100010110
        bps_56000 = 16'b0000001101111101
        bps_115200 = 16'b0000000110110010
        bit_width = 16'b0001010001011000
        bit0 = 16'b0001010001010111
        bit1 = 16'b0010100010101111
        bit2 = 16'b0011110100000111
        bit3 = 16'b0101000101011111
        bit4 = 16'b0110010110110111
        bit5 = 16'b0111101000001111
        bit6 = 16'b1000111001100111
        bit7 = 16'b1010001010111111
        bit_stop = 16'b1011011100010111
        bit_stop_end = 16'b1100101101101111
        IDLE = 3'b000
        SEND = 3'b001
    Found 1-bit register for signal <txd_pin>.
    Found 1-bit register for signal <p_txd_cmd>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <status>.
    Found 1-bit register for signal <txd_flag>.
    Found 8-bit register for signal <p_txd_data>.
    Found finite state machine <FSM_1> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 5                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk50M (rising_edge)                           |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <cnt[15]_GND_4_o_add_2_OUT> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_txd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 32-bit adder                                          : 1
# Registers                                            : 18
 1-bit register                                        : 14
 16-bit register                                       : 2
 32-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <n>: 1 register on signal <n>.
Unit <uart> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rxd>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <uart_rxd> synthesized (advanced).

Synthesizing (advanced) Unit <uart_txd>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <uart_txd> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 16-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1_uart_rxd/FSM_0> on signal <status[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1_uart_txd/FSM_1> on signal <status[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------

Optimizing unit <uart> ...

Optimizing unit <uart_rxd> ...

Optimizing unit <uart_txd> ...
WARNING:Xst:2677 - Node <u1_uart_txd/txd_flag> of sequential type is unconnected in block <uart>.
WARNING:Xst:1710 - FF/Latch <n_25> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_26> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_27> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_28> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_29> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_30> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_31> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <u1_uart_rxd/status_FSM_FFd1> in Unit <uart> is the opposite to the following FF/Latch, which will be removed : <u1_uart_rxd/rxd_flag> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 319
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 54
#      LUT2                        : 33
#      LUT3                        : 4
#      LUT4                        : 10
#      LUT5                        : 19
#      LUT6                        : 78
#      MUXCY                       : 54
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 57
# FlipFlops/Latches                : 79
#      FDC                         : 35
#      FDCE                        : 33
#      FDE                         : 8
#      FDP                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              79  out of  11440     0%  
 Number of Slice LUTs:                  204  out of   5720     3%  
    Number used as Logic:               204  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    213
   Number with an unused Flip Flop:     134  out of    213    62%  
   Number with an unused LUT:             9  out of    213     4%  
   Number of fully used LUT-FF pairs:    70  out of    213    32%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    186     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50M                             | BUFGP                  | 79    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.088ns (Maximum Frequency: 164.258MHz)
   Minimum input arrival time before clock: 4.750ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50M'
  Clock period: 6.088ns (frequency: 164.258MHz)
  Total number of paths / destination ports: 3036 / 119
-------------------------------------------------------------------------
Delay:               6.088ns (Levels of Logic = 5)
  Source:            u1_uart_txd/cnt_2 (FF)
  Destination:       u1_uart_txd/txd_pin (FF)
  Source Clock:      clk50M rising
  Destination Clock: clk50M rising

  Data Path: u1_uart_txd/cnt_2 to u1_uart_txd/txd_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   1.221  u1_uart_txd/cnt_2 (u1_uart_txd/cnt_2)
     LUT6:I0->O            4   0.254   0.804  u1_uart_txd/cnt[15]_GND_4_o_equal_4_o<15>11 (u1_uart_txd/cnt[15]_GND_4_o_equal_4_o<15>1)
     LUT4:I3->O            2   0.254   0.834  u1_uart_txd/cnt[15]_GND_4_o_equal_4_o<15>21 (u1_uart_txd/cnt[15]_GND_4_o_equal_4_o<15>2)
     LUT4:I2->O            1   0.250   0.682  u1_uart_txd/status[1]_p_txd_cmd_Select_24_o3 (u1_uart_txd/status[1]_p_txd_cmd_Select_24_o3)
     LUT6:I5->O            1   0.254   0.682  u1_uart_txd/status[1]_p_txd_cmd_Select_24_o4 (u1_uart_txd/status[1]_p_txd_cmd_Select_24_o4)
     LUT6:I5->O            1   0.254   0.000  u1_uart_txd/status[1]_p_txd_cmd_Select_24_o10 (u1_uart_txd/status[1]_p_txd_cmd_Select_24_o)
     FDP:D                     0.074          u1_uart_txd/txd_pin
    ----------------------------------------
    Total                      6.088ns (1.865ns logic, 4.223ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50M'
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Offset:              4.750ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       led0 (FF)
  Destination Clock: clk50M rising

  Data Path: rst_n to led0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             71   0.255   1.983  rst_n_inv1_INV_0 (rst_n_inv)
     FDCE:CLR                  0.459          led0
    ----------------------------------------
    Total                      4.750ns (2.042ns logic, 2.708ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50M'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            u1_uart_txd/txd_pin (FF)
  Destination:       txd (PAD)
  Source Clock:      clk50M rising

  Data Path: u1_uart_txd/txd_pin to txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.525   0.725  u1_uart_txd/txd_pin (u1_uart_txd/txd_pin)
     OBUF:I->O                 2.912          txd_OBUF (txd)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50M         |    6.088|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.40 secs
 
--> 

Total memory usage is 4509484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    2 (   0 filtered)

