INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:21:02 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 Buffer_24/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_6/oehb1/data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.191ns (34.850%)  route 4.096ns (65.150%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5449, unset)         0.672     0.672    Buffer_24/clk
                         FDCE                                         r  Buffer_24/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_24/data_reg_reg[0]/Q
                         net (fo=6, unplaced)         0.564     1.445    Buffer_24/data_reg
                         LUT3 (Prop_lut3_I0_O)        0.153     1.598 r  Buffer_24/i__i_4__1/O
                         net (fo=2, unplaced)         0.351     1.949    Buffer_24/i__i_4__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.002 f  Buffer_24/data_reg[0]_i_3__2/O
                         net (fo=4, unplaced)         0.364     2.366    phiC_11/fork_C1/generateBlocks[1].regblock/full_reg_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.419 r  phiC_11/fork_C1/generateBlocks[1].regblock/full_reg_i_3__9/O
                         net (fo=7, unplaced)         0.375     2.794    phiC_11/oehb1/phiC_11_validArray_1
                         LUT6 (Prop_lut6_I0_O)        0.053     2.847 r  phiC_11/oehb1/addrQ_15[2]_i_3/O
                         net (fo=7, unplaced)         0.375     3.222    Buffer_6/oehb1/full_reg_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.053     3.275 r  Buffer_6/oehb1/A_address1[1]_INST_0_i_5/O
                         net (fo=95, unplaced)        0.438     3.713    phi_21/tehb1/addrQ_0_reg[31]
                         LUT6 (Prop_lut6_I2_O)        0.053     3.766 r  phi_21/tehb1/data_reg[4]_i_6/O
                         net (fo=1, unplaced)         0.461     4.227    add_33/data_reg_reg[31][0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     4.577 r  add_33/data_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     4.585    add_33/data_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.645 r  add_33/data_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.645    add_33/data_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.705 r  add_33/data_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.705    add_33/data_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.765 r  add_33/data_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    add_33/data_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     4.985 f  add_33/data_reg_reg[20]_i_1/O[1]
                         net (fo=3, unplaced)         0.470     5.455    add_33/D[18]
                         LUT2 (Prop_lut2_I0_O)        0.155     5.610 r  add_33/data_reg[0]_i_12/O
                         net (fo=1, unplaced)         0.000     5.610    icmp_34/data_reg_reg[0]_i_2_0[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.907 r  icmp_34/data_reg_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.907    icmp_34/data_reg_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     6.056 r  icmp_34/data_reg_reg[0]_i_2/CO[2]
                         net (fo=2, unplaced)         0.350     6.406    Buffer_6/tehb1/dataOutArray[0][0]
                         LUT3 (Prop_lut3_I2_O)        0.160     6.566 r  Buffer_6/tehb1/data_reg[0]_i_2__2/O
                         net (fo=1, unplaced)         0.340     6.906    Buffer_6/tehb1/tehb1_dataOut
                         LUT6 (Prop_lut6_I0_O)        0.053     6.959 r  Buffer_6/tehb1/data_reg[0]_i_1__12/O
                         net (fo=1, unplaced)         0.000     6.959    Buffer_6/oehb1/data_reg_reg[0]_1
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5449, unset)         0.638     4.638    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_D)       -0.009     4.594    Buffer_6/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 -2.365    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2665.137 ; gain = 223.871 ; free physical = 23956 ; free virtual = 219283
