// Seed: 2319543899
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output supply1 id_3,
    output id_4
);
  always @(posedge id_0[1]["" : 1] or posedge id_0) id_3 = id_0;
endmodule
