library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity somador is
	port(	ent1, ent2			:in	std_logic_vector(31 downto 0);
			saida					:out	std_logic_vector(31 downto 0));
end somador;

architecture Somador of somador is
begin
	process: soma(en1, ent2)
	saida <= ent1 + ent2;

end Somador;