module module_compgcd(lt,gt,eq,data1,data2);
   input [0:15] data1, data2;
   output lt,gt,eq;
   assign lt = (data1<data2);
   assign gt = (data2<data1);
   assign eq = (data1==data2);
endmodule