Warning (10268): Verilog HDL information at UART_rs232_tx.sv(92): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/17.0/uart/UART_rs232_tx.sv Line: 92
