WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2576804 heartbeat IPC: 3.881 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2576805 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2576805 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 28088507 heartbeat IPC: 0.392 cumulative IPC: 0.392 (Simulation time: 00 hr 04 min 07 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 25511703 cumulative IPC: 0.392 (Simulation time: 00 hr 04 min 07 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 25511703 cumulative IPC: 0.392 (Simulation time: 00 hr 04 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bwaves_1861B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.392 instructions: 10000000 cycles: 25511703
CPU 0 Branch Prediction Accuracy: 21.95% MPKI: 23.35 Average ROB Occupancy at Mispredict: 179.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 23.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     233558 HIT:       5861 MISS:     227697
LLC LOAD         ACCESS:     221827 HIT:          2 MISS:     221825
LLC RFO          ACCESS:       5838 HIT:          0 MISS:       5838
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5873 HIT:       5856 MISS:         17
LLC TRANSLATION  ACCESS:         20 HIT:          3 MISS:         17
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 986.1 cycles
cpu0_DTLB TOTAL        ACCESS:    4065378 HIT:    4056566 MISS:       8812
cpu0_DTLB LOAD         ACCESS:    4065378 HIT:    4056566 MISS:       8812
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 58.96 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    4914271 HIT:    4279336 MISS:     634935
cpu0_L1D LOAD         ACCESS:    4629178 HIT:    4014174 MISS:     615004
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     281631 HIT:     265150 MISS:      16481
cpu0_L1D TRANSLATION  ACCESS:       3462 HIT:         12 MISS:       3450
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 215.4 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     251490 HIT:      23756 MISS:     227734
cpu0_L2C LOAD         ACCESS:     235369 HIT:      13542 MISS:     221827
cpu0_L2C RFO          ACCESS:       6092 HIT:        254 MISS:       5838
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       6579 HIT:       6530 MISS:         49
cpu0_L2C TRANSLATION  ACCESS:       3450 HIT:       3430 MISS:         20
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1007 cycles
cpu0_STLB TOTAL        ACCESS:       3557 HIT:        103 MISS:       3454
cpu0_STLB LOAD         ACCESS:       3557 HIT:        103 MISS:       3454
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 251.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     174275
  ROW_BUFFER_MISS:      53405
 AVG DBUS CONGESTED CYCLE: 3.712
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2098
  FULL:       3790
