OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /project/openlane/mgmt_core/runs/mgmt_core/tmp/resizer.lib line 32, default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /project/openlane/mgmt_core/runs/mgmt_core/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 442 library cells
Notice 0: Finished LEF file:  /project/openlane/mgmt_core/runs/mgmt_core/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/mgmt_core/runs/mgmt_core/results/cts/mgmt_core.cts.def
Notice 0: Design: mgmt_core
Notice 0:     Created 933 pins.
Notice 0:     Created 47829 components and 247126 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 27335 nets and 95396 connections.
Notice 0: Finished DEF file: /project/openlane/mgmt_core/runs/mgmt_core/results/cts/mgmt_core.cts.def
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 10.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 10.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[INFO RSZ-0046] Found 49 endpoints with hold violations.
[INFO RSZ-0032] Inserted 47 hold buffers.
Design Stats
--------------------------------
total instances         47876
multi row instances         0
fixed instances         20868
nets                    27384
design area          1826877.1 u^2
fixed area            33778.1 u^2
movable area         283031.4 u^2
utilization                16 %
utilization padded         16 %
rows                      300
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      317.6 u
average displacement      0.0 u
max displacement         16.8 u
original HPWL        2420036.4 u
legalized HPWL       2445481.8 u
delta HPWL                  1 %

[INFO DPL-0020] Mirrored 11337 instances
[INFO DPL-0021] HPWL before          2445481.8 u
[INFO DPL-0022] HPWL after           2419903.2 u
[INFO DPL-0023] HPWL delta               -1.0 %
