// Seed: 1768328880
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout supply0 id_3;
  output wire id_2;
  input wire id_1;
  logic id_11;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  module_0 modCall_1 (
      id_23,
      id_28,
      id_3,
      id_26,
      id_23,
      id_7,
      id_17,
      id_2,
      id_12,
      id_25
  );
  inout wire id_26;
  inout wire id_25;
  output reg id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  or primCall (
      id_25,
      id_16,
      id_27,
      id_22,
      id_20,
      id_4,
      id_2,
      id_29,
      id_11,
      id_5,
      id_19,
      id_18,
      id_10,
      id_26,
      id_14,
      id_28,
      id_7,
      id_23,
      id_1,
      id_13,
      id_3,
      id_15,
      id_30
  );
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_22) id_24 = id_15 && id_29;
endmodule
