<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: X86RecognizableInstr.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d4/dee/X86RecognizableInstr_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">X86RecognizableInstr.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d4/dee/X86RecognizableInstr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- X86RecognizableInstr.h - Disassembler instruction spec ----*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file is part of the X86 Disassembler Emitter.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// It contains the interface of a single recognizable instruction.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// Documentation for the disassembler emitter in general can be found in</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//  X86DisasemblerEmitter.h.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef X86RECOGNIZABLEINSTR_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define X86RECOGNIZABLEINSTR_H</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dc/d0f/CodeGenTarget_8h.html">CodeGenTarget.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d3/d1d/X86DisassemblerTables_8h.html">X86DisassemblerTables.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../de/d33/SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;llvm/Support/DataTypes.h&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d8/d93/Record_8h.html">llvm/TableGen/Record.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a> {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">namespace </span>X86Disassembler {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// RecognizableInstr - Encapsulates all information required to decode a single</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">///   instruction, as extracted from the LLVM instruction tables.  Has methods</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">///   to interpret the information available in the LLVM tables, and to emit the</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">///   instruction into DisassemblerTables.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html">   34</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html">RecognizableInstr</a> {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  /// The opcode of the instruction, as used in an MCInst</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a85082f76a513dfc95e4bf1d796e9c04b">   37</a></span>&#160;<span class="comment"></span>  <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a48739e7e428e4607c5699d7417498956">InstrUID</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a85082f76a513dfc95e4bf1d796e9c04b">UID</a>;<span class="comment"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// The record from the .td files corresponding to this instruction</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3bef4bc4706e81dbaf3900fde6430d7e">   39</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="../../d6/dd1/classllvm_1_1Record.html">Record</a>* <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3bef4bc4706e81dbaf3900fde6430d7e">Rec</a>;<span class="comment"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  /// The OpPrefix field from the record</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a552bdf48eed250f891b1da011772599d">   41</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a552bdf48eed250f891b1da011772599d">OpPrefix</a>;<span class="comment"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  /// The OpMap field from the record</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a605b6e4ca7cc5dcbb30ee4373fcd04fe">   43</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a605b6e4ca7cc5dcbb30ee4373fcd04fe">OpMap</a>;<span class="comment"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// The opcode field from the record; this is the opcode used in the Intel</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// encoding and therefore distinct from the UID</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad7cf64add196d1f3f7b1574cff405097">   46</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad7cf64add196d1f3f7b1574cff405097">Opcode</a>;<span class="comment"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  /// The form field from the record</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ab706c98fbd00cb8c2c36f633f15b3b32">   48</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ab706c98fbd00cb8c2c36f633f15b3b32">Form</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// The encoding field from the record</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a5075c07994136e83b542692fba612050">   50</a></span>&#160;  uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a5075c07994136e83b542692fba612050">Encoding</a>;<span class="comment"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// The OpSize field from the record</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">   52</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>;<span class="comment"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">  /// The hasAdSizePrefix field from the record</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a409c43a1b7e03e74dbab2ed6cb943238">   54</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a409c43a1b7e03e74dbab2ed6cb943238">HasAdSizePrefix</a>;<span class="comment"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// The hasREX_WPrefix field from the record</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a4d5848195802c2c7bdab30e7658dddc9">   56</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a4d5848195802c2c7bdab30e7658dddc9">HasREX_WPrefix</a>;<span class="comment"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// The hasVEX_4V field from the record</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ab6dd8279f9d85ff1d500bee418a55259">   58</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ab6dd8279f9d85ff1d500bee418a55259">HasVEX_4V</a>;<span class="comment"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// The hasVEX_4VOp3 field from the record</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a91b30323ba47bfb8a490b291c61ef78d">   60</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a91b30323ba47bfb8a490b291c61ef78d">HasVEX_4VOp3</a>;<span class="comment"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// The hasVEX_WPrefix field from the record</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a73b976e5ac8a87ddd801ba0624b6dd0d">   62</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a73b976e5ac8a87ddd801ba0624b6dd0d">HasVEX_WPrefix</a>;<span class="comment"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// Inferred from the operands; indicates whether the L bit in the VEX prefix is set</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a13058e8a2f933ca63c1ac3bac3970f89">   64</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a13058e8a2f933ca63c1ac3bac3970f89">HasVEX_LPrefix</a>;<span class="comment"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// The hasMemOp4Prefix field from the record</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a013a6e1e930caab405ee27b390bd92c4">   66</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a013a6e1e930caab405ee27b390bd92c4">HasMemOp4Prefix</a>;<span class="comment"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// The ignoreVEX_L field from the record</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a8d0911219f3586e06b0a7061ab6ee007">   68</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a8d0911219f3586e06b0a7061ab6ee007">IgnoresVEX_L</a>;<span class="comment"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// The hasEVEX_L2Prefix field from the record</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#af5032e6bd9b88ac98a8e5d4d64dfaa09">   70</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#af5032e6bd9b88ac98a8e5d4d64dfaa09">HasEVEX_L2Prefix</a>;<span class="comment"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// The hasEVEX_K field from the record</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a30d314701783413f0f8d942dcb80ae5f">   72</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a30d314701783413f0f8d942dcb80ae5f">HasEVEX_K</a>;<span class="comment"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// The hasEVEX_KZ field from the record</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#abaf617c0c1f5df9ffaf0bdca0c970657">   74</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#abaf617c0c1f5df9ffaf0bdca0c970657">HasEVEX_KZ</a>;<span class="comment"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// The hasEVEX_B field from the record</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a7019a27a126cb4347e36544cb8b52183">   76</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a7019a27a126cb4347e36544cb8b52183">HasEVEX_B</a>;<span class="comment"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// The isCodeGenOnly field from the record</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3d4061af129347970e9bdd66efc04ca8">   78</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3d4061af129347970e9bdd66efc04ca8">IsCodeGenOnly</a>;<span class="comment"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// The ForceDisassemble field from the record</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a5f99cbbf8f9f053ee54c20117864f450">   80</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a5f99cbbf8f9f053ee54c20117864f450">ForceDisassemble</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// The CD8_Scale field from the record</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad282b0adb7acff12bb8103ce6677da87">   82</a></span>&#160;  uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad282b0adb7acff12bb8103ce6677da87">CD8_Scale</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// Whether the instruction has the predicate &quot;In64BitMode&quot;</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a251da10ac34644e8fa9a47be13b9ecec">   84</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a251da10ac34644e8fa9a47be13b9ecec">Is64Bit</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// Whether the instruction has the predicate &quot;In32BitMode&quot;</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a9053dd576559fcb410eb436d84088254">   86</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a9053dd576559fcb410eb436d84088254">Is32Bit</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// The instruction name as listed in the tables</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a0e5d86c011fba5c60a7ec03d28f7a6cd">   89</a></span>&#160;<span class="comment"></span>  <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a0e5d86c011fba5c60a7ec03d28f7a6cd">Name</a>;<span class="comment"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// The AT&amp;T AsmString for the instruction</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#aa4163cfc918f8cb2188370c43a4c477b">   91</a></span>&#160;<span class="comment"></span>  <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#aa4163cfc918f8cb2188370c43a4c477b">AsmString</a>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// Indicates whether the instruction should be emitted into the decode</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// tables; regardless, it will be emitted into the instruction info table</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a12438349c0f9f93cc766227b62e4b062">   95</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a12438349c0f9f93cc766227b62e4b062">ShouldBeEmitted</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// The operands of the instruction, as listed in the CodeGenInstruction.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// They are not one-to-one with operands listed in the MCInst; for example,</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// memory operands expand to 5 operands in the MCInst</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad2e9697cc741bf0bf30dab822290e901">  100</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> std::vector&lt;CGIOperandList::OperandInfo&gt;* <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad2e9697cc741bf0bf30dab822290e901">Operands</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// The description of the instruction that is emitted into the instruction</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// info table</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a2a977e2c7853cf9f1b5fa3afac13de9a">  104</a></span>&#160;<span class="comment"></span>  <a class="code" href="../../d6/dc4/structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">InstructionSpecifier</a>* <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a2a977e2c7853cf9f1b5fa3afac13de9a">Spec</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// insnContext - Returns the primary context in which the instruction is</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  ///   valid.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// @return - The context in which the instruction is valid.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a9624616e08932c8bf5b3a987e939f968">InstructionContext</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#aa0994bcc4bfccf2ddd9d3048dda3e5f4">insnContext</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// typeFromString - Translates an operand type from the string provided in</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  ///   the LLVM tables to an OperandType for use in the operand specifier.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  /// @param s              - The string, as extracted by calling Rec-&gt;getName()</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  ///                         on a CodeGenInstruction::OperandInfo.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// @param hasREX_WPrefix - Indicates whether the instruction has a REX.W</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  ///                         prefix.  If it does, 32-bit register operands stay</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  ///                         32-bit regardless of the operand size.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  /// @param OpSize           Indicates the operand size of the instruction.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  ///                         If register size does not match OpSize, then</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  ///                         register sizes keep their size.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// @return               - The operand&#39;s type.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">OperandType</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a082811709fe88c660796b4352b5a6554">typeFromString</a>(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a>&amp; s,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                    <span class="keywordtype">bool</span> hasREX_WPrefix, uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  /// immediateEncodingFromString - Translates an immediate encoding from the</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  ///   string provided in the LLVM tables to an OperandEncoding for use in</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  ///   the operand specifier.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// @param s       - See typeFromString().</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// @param OpSize  - Indicates whether this is an OpSize16 instruction.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  ///                  If it is not, then 16-bit immediate operands stay 16-bit.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// @return        - The operand&#39;s encoding.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a2e621a8eb84d7e4b91a863edab70c9cc">immediateEncodingFromString</a>(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;s,</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                                     uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// rmRegisterEncodingFromString - Like immediateEncodingFromString, but</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  ///   handles operands that are in the REG field of the ModR/M byte.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a776730ba20d067e26c7465ce6f1f84d9">rmRegisterEncodingFromString</a>(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;s,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                                      uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// rmRegisterEncodingFromString - Like immediateEncodingFromString, but</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  ///   handles operands that are in the REG field of the ModR/M byte.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#afe08c540232b8802fe0649a359a641fa">roRegisterEncodingFromString</a>(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;s,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                                      uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">static</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#aecf717c3cd7d3cd10af227ca991a26b7">memoryEncodingFromString</a>(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;s,</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                                  uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">static</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#aaf0e1c918629fad2c7e643cc026aa390">relocationEncodingFromString</a>(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;s,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                                      uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keyword">static</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a87b1b54cec7f22f3522ef80f8956056c">opcodeModifierEncodingFromString</a>(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;s,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                                          uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keyword">static</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a09f487cbb32893a9c9b7db7d9c29c2a9">vvvvRegisterEncodingFromString</a>(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;s,</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                                        uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">static</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ae3efc9a47d79810f53e915976529c0a2">writemaskRegisterEncodingFromString</a>(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;s,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                                             uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// \brief Adjust the encoding type for an operand based on the instruction.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a8070a11aa2c872e6a310dd30a26a7ae4">adjustOperandEncoding</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> &amp;encoding);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// handleOperand - Converts a single operand from the LLVM table format to</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  ///   the emitted table format, handling any duplicate operands it encounters</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  ///   and then one non-duplicate.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  /// @param optional             - Determines whether to assert that the</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  ///                               operand exists.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// @param operandIndex         - The index into the generated operand table.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  ///                               Incremented by this function one or more</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  ///                               times to reflect possible duplicate </span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  ///                               operands).</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// @param physicalOperandIndex - The index of the current operand into the</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  ///                               set of non-duplicate (&#39;physical&#39;) operands.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  ///                               Incremented by this function once.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  /// @param numPhysicalOperands  - The number of non-duplicate operands in the</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  ///                               instructions.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  /// @param operandMapping       - The operand mapping, which has an entry for</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  ///                               each operand that indicates whether it is a</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  ///                               duplicate, and of what.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3e08ebc1026acb7af43b17704f5ecd70">handleOperand</a>(<span class="keywordtype">bool</span> optional,</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                     <span class="keywordtype">unsigned</span> &amp;operandIndex,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                     <span class="keywordtype">unsigned</span> &amp;physicalOperandIndex,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                     <span class="keywordtype">unsigned</span> &amp;numPhysicalOperands,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *operandMapping,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                     <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a> (*encodingFromString)</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                       (<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a>&amp;,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                        uint8_t <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">OpSize</a>));</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// shouldBeEmitted - Returns the shouldBeEmitted field.  Although filter()</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  ///   filters out many instructions, at various points in decoding we</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  ///   determine that the instruction should not actually be decodable.  In</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  ///   particular, MMX MOV instructions aren&#39;t emitted, but they&#39;re only</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  ///   identified during operand parsing.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  /// @return - true if at this point we believe the instruction should be</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  ///   emitted; false if not.  This will return false if filter() returns false</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  ///   once emitInstructionSpecifier() has been called.</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ae9dd7f6ed16d698074c37ac03de16b64">  197</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ae9dd7f6ed16d698074c37ac03de16b64">shouldBeEmitted</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a12438349c0f9f93cc766227b62e4b062">ShouldBeEmitted</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  }</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// emitInstructionSpecifier - Loads the instruction specifier for the current</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  ///   instruction into a DisassemblerTables.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#af016c6b014214e0f3d14a976cf51fc1c">emitInstructionSpecifier</a>();</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">  /// emitDecodePath - Populates the proper fields in the decode tables</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">  ///   corresponding to the decode paths for this instruction.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  /// \param tables The DisassemblerTables to populate with the decode</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  ///               decode information for the current instruction.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a902404d2da827e90af83af1d9025a7f5">emitDecodePath</a>(<a class="code" href="../../d9/d48/classllvm_1_1X86Disassembler_1_1DisassemblerTables.html">DisassemblerTables</a> &amp;tables) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// Constructor - Initializes a RecognizableInstr with the appropriate fields</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  ///   from a CodeGenInstruction.</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// \param tables The DisassemblerTables that the specifier will be added to.</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// \param insn   The CodeGenInstruction to extract information from.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// \param uid    The unique ID of the current instruction.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"></span>  <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ae619ecba3736cb3933435e90d2b9463c">RecognizableInstr</a>(<a class="code" href="../../d9/d48/classllvm_1_1X86Disassembler_1_1DisassemblerTables.html">DisassemblerTables</a> &amp;tables,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                    <span class="keyword">const</span> <a class="code" href="../../d2/d74/classllvm_1_1CodeGenInstruction.html">CodeGenInstruction</a> &amp;insn,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                    <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a48739e7e428e4607c5699d7417498956">InstrUID</a> uid);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// processInstr - Accepts a CodeGenInstruction and loads decode information</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  ///   for it into a DisassemblerTables if appropriate.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  /// \param tables The DiassemblerTables to be populated with decode</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  ///               information.</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// \param insn   The CodeGenInstruction to be used as a source for this</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  ///               information.</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// \param uid    The unique ID of the instruction.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad92dcd85ca61b0f35bd7f18effca9e1d">processInstr</a>(<a class="code" href="../../d9/d48/classllvm_1_1X86Disassembler_1_1DisassemblerTables.html">DisassemblerTables</a> &amp;tables,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                           <span class="keyword">const</span> <a class="code" href="../../d2/d74/classllvm_1_1CodeGenInstruction.html">CodeGenInstruction</a> &amp;insn,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                           <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a48739e7e428e4607c5699d7417498956">InstrUID</a> uid);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;};</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;} <span class="comment">// namespace X86Disassembler</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a30d314701783413f0f8d942dcb80ae5f"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a30d314701783413f0f8d942dcb80ae5f">llvm::X86Disassembler::RecognizableInstr::HasEVEX_K</a></div><div class="ttdeci">bool HasEVEX_K</div><div class="ttdoc">The hasEVEX_K field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00072">X86RecognizableInstr.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a2a977e2c7853cf9f1b5fa3afac13de9a"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a2a977e2c7853cf9f1b5fa3afac13de9a">llvm::X86Disassembler::RecognizableInstr::Spec</a></div><div class="ttdeci">InstructionSpecifier * Spec</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00104">X86RecognizableInstr.h:104</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InstructionSpecifier_html"><div class="ttname"><a href="../../d6/dc4/structllvm_1_1X86Disassembler_1_1InstructionSpecifier.html">llvm::X86Disassembler::InstructionSpecifier</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00498">X86DisassemblerDecoder.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a5075c07994136e83b542692fba612050"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a5075c07994136e83b542692fba612050">llvm::X86Disassembler::RecognizableInstr::Encoding</a></div><div class="ttdeci">uint8_t Encoding</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00050">X86RecognizableInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a013a6e1e930caab405ee27b390bd92c4"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a013a6e1e930caab405ee27b390bd92c4">llvm::X86Disassembler::RecognizableInstr::HasMemOp4Prefix</a></div><div class="ttdeci">bool HasMemOp4Prefix</div><div class="ttdoc">The hasMemOp4Prefix field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00066">X86RecognizableInstr.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_abaf617c0c1f5df9ffaf0bdca0c970657"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#abaf617c0c1f5df9ffaf0bdca0c970657">llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ</a></div><div class="ttdeci">bool HasEVEX_KZ</div><div class="ttdoc">The hasEVEX_KZ field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00074">X86RecognizableInstr.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_af5032e6bd9b88ac98a8e5d4d64dfaa09"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#af5032e6bd9b88ac98a8e5d4d64dfaa09">llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix</a></div><div class="ttdeci">bool HasEVEX_L2Prefix</div><div class="ttdoc">The hasEVEX_L2Prefix field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00070">X86RecognizableInstr.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1Record_html"><div class="ttname"><a href="../../d6/dd1/classllvm_1_1Record.html">llvm::Record</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d93/Record_8h_source.html#l01375">Record.h:1375</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_ab706c98fbd00cb8c2c36f633f15b3b32"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ab706c98fbd00cb8c2c36f633f15b3b32">llvm::X86Disassembler::RecognizableInstr::Form</a></div><div class="ttdeci">uint8_t Form</div><div class="ttdoc">The form field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00048">X86RecognizableInstr.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_aa0994bcc4bfccf2ddd9d3048dda3e5f4"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#aa0994bcc4bfccf2ddd9d3048dda3e5f4">llvm::X86Disassembler::RecognizableInstr::insnContext</a></div><div class="ttdeci">InstructionContext insnContext() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l00269">X86RecognizableInstr.cpp:269</a></div></div>
<div class="ttc" id="classllvm_1_1CodeGenInstruction_html"><div class="ttname"><a href="../../d2/d74/classllvm_1_1CodeGenInstruction.html">llvm::CodeGenInstruction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d6d/CodeGenInstruction_8h_source.html#l00206">CodeGenInstruction.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_ae3efc9a47d79810f53e915976529c0a2"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ae3efc9a47d79810f53e915976529c0a2">llvm::X86Disassembler::RecognizableInstr::writemaskRegisterEncodingFromString</a></div><div class="ttdeci">static OperandEncoding writemaskRegisterEncodingFromString(const std::string &amp;s, uint8_t OpSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l01121">X86RecognizableInstr.cpp:1121</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a251da10ac34644e8fa9a47be13b9ecec"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a251da10ac34644e8fa9a47be13b9ecec">llvm::X86Disassembler::RecognizableInstr::Is64Bit</a></div><div class="ttdeci">bool Is64Bit</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00084">X86RecognizableInstr.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_af016c6b014214e0f3d14a976cf51fc1c"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#af016c6b014214e0f3d14a976cf51fc1c">llvm::X86Disassembler::RecognizableInstr::emitInstructionSpecifier</a></div><div class="ttdeci">void emitInstructionSpecifier()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l00489">X86RecognizableInstr.cpp:489</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a09f487cbb32893a9c9b7db7d9c29c2a9"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a09f487cbb32893a9c9b7db7d9c29c2a9">llvm::X86Disassembler::RecognizableInstr::vvvvRegisterEncodingFromString</a></div><div class="ttdeci">static OperandEncoding vvvvRegisterEncodingFromString(const std::string &amp;s, uint8_t OpSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l01098">X86RecognizableInstr.cpp:1098</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a3d4061af129347970e9bdd66efc04ca8"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3d4061af129347970e9bdd66efc04ca8">llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly</a></div><div class="ttdeci">bool IsCodeGenOnly</div><div class="ttdoc">The isCodeGenOnly field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00078">X86RecognizableInstr.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a082811709fe88c660796b4352b5a6554"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a082811709fe88c660796b4352b5a6554">llvm::X86Disassembler::RecognizableInstr::typeFromString</a></div><div class="ttdeci">static OperandType typeFromString(const std::string &amp;s, bool hasREX_WPrefix, uint8_t OpSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l00887">X86RecognizableInstr.cpp:887</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aab366fca16308a4d6a59305aec58b6f8"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">llvm::X86Disassembler::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00479">X86DisassemblerDecoderCommon.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a3e08ebc1026acb7af43b17704f5ecd70"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3e08ebc1026acb7af43b17704f5ecd70">llvm::X86Disassembler::RecognizableInstr::handleOperand</a></div><div class="ttdeci">void handleOperand(bool optional, unsigned &amp;operandIndex, unsigned &amp;physicalOperandIndex, unsigned &amp;numPhysicalOperands, const unsigned *operandMapping, OperandEncoding(*encodingFromString)(const std::string &amp;, uint8_t OpSize))</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l00455">X86RecognizableInstr.cpp:455</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_aecf717c3cd7d3cd10af227ca991a26b7"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#aecf717c3cd7d3cd10af227ca991a26b7">llvm::X86Disassembler::RecognizableInstr::memoryEncodingFromString</a></div><div class="ttdeci">static OperandEncoding memoryEncodingFromString(const std::string &amp;s, uint8_t OpSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l01135">X86RecognizableInstr.cpp:1135</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a9624616e08932c8bf5b3a987e939f968"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a9624616e08932c8bf5b3a987e939f968">llvm::X86Disassembler::InstructionContext</a></div><div class="ttdeci">InstructionContext</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00271">X86DisassemblerDecoderCommon.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a7019a27a126cb4347e36544cb8b52183"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a7019a27a126cb4347e36544cb8b52183">llvm::X86Disassembler::RecognizableInstr::HasEVEX_B</a></div><div class="ttdeci">bool HasEVEX_B</div><div class="ttdoc">The hasEVEX_B field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00076">X86RecognizableInstr.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a409c43a1b7e03e74dbab2ed6cb943238"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a409c43a1b7e03e74dbab2ed6cb943238">llvm::X86Disassembler::RecognizableInstr::HasAdSizePrefix</a></div><div class="ttdeci">bool HasAdSizePrefix</div><div class="ttdoc">The hasAdSizePrefix field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00054">X86RecognizableInstr.h:54</a></div></div>
<div class="ttc" id="IndVarSimplify2_8cpp_html_ac4f815981d19a995ed4c02690e805630"><div class="ttname"><a href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a></div><div class="ttdeci">Induction Variable as in old llvm</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/IndVarSimplify2_8cpp_source.html#l00157">IndVarSimplify2.cpp:157</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_ad282b0adb7acff12bb8103ce6677da87"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad282b0adb7acff12bb8103ce6677da87">llvm::X86Disassembler::RecognizableInstr::CD8_Scale</a></div><div class="ttdeci">uint8_t CD8_Scale</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00082">X86RecognizableInstr.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a12438349c0f9f93cc766227b62e4b062"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a12438349c0f9f93cc766227b62e4b062">llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted</a></div><div class="ttdeci">bool ShouldBeEmitted</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00095">X86RecognizableInstr.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_ae619ecba3736cb3933435e90d2b9463c"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ae619ecba3736cb3933435e90d2b9463c">llvm::X86Disassembler::RecognizableInstr::RecognizableInstr</a></div><div class="ttdeci">RecognizableInstr(DisassemblerTables &amp;tables, const CodeGenInstruction &amp;insn, InstrUID uid)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l00174">X86RecognizableInstr.cpp:174</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a0e5d86c011fba5c60a7ec03d28f7a6cd"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a0e5d86c011fba5c60a7ec03d28f7a6cd">llvm::X86Disassembler::RecognizableInstr::Name</a></div><div class="ttdeci">std::string Name</div><div class="ttdoc">The instruction name as listed in the tables. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00089">X86RecognizableInstr.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a91b30323ba47bfb8a490b291c61ef78d"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a91b30323ba47bfb8a490b291c61ef78d">llvm::X86Disassembler::RecognizableInstr::HasVEX_4VOp3</a></div><div class="ttdeci">bool HasVEX_4VOp3</div><div class="ttdoc">The hasVEX_4VOp3 field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00060">X86RecognizableInstr.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a776730ba20d067e26c7465ce6f1f84d9"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a776730ba20d067e26c7465ce6f1f84d9">llvm::X86Disassembler::RecognizableInstr::rmRegisterEncodingFromString</a></div><div class="ttdeci">static OperandEncoding rmRegisterEncodingFromString(const std::string &amp;s, uint8_t OpSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l01041">X86RecognizableInstr.cpp:1041</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_aaf0e1c918629fad2c7e643cc026aa390"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#aaf0e1c918629fad2c7e643cc026aa390">llvm::X86Disassembler::RecognizableInstr::relocationEncodingFromString</a></div><div class="ttdeci">static OperandEncoding relocationEncodingFromString(const std::string &amp;s, uint8_t OpSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l01171">X86RecognizableInstr.cpp:1171</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a48739e7e428e4607c5699d7417498956"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a48739e7e428e4607c5699d7417498956">llvm::X86Disassembler::InstrUID</a></div><div class="ttdeci">uint16_t InstrUID</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00296">X86DisassemblerDecoderCommon.h:296</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a4d5848195802c2c7bdab30e7658dddc9"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a4d5848195802c2c7bdab30e7658dddc9">llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix</a></div><div class="ttdeci">bool HasREX_WPrefix</div><div class="ttdoc">The hasREX_WPrefix field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00056">X86RecognizableInstr.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a8070a11aa2c872e6a310dd30a26a7ae4"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a8070a11aa2c872e6a310dd30a26a7ae4">llvm::X86Disassembler::RecognizableInstr::adjustOperandEncoding</a></div><div class="ttdeci">void adjustOperandEncoding(OperandEncoding &amp;encoding)</div><div class="ttdoc">Adjust the encoding type for an operand based on the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l00445">X86RecognizableInstr.cpp:445</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_ad92dcd85ca61b0f35bd7f18effca9e1d"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad92dcd85ca61b0f35bd7f18effca9e1d">llvm::X86Disassembler::RecognizableInstr::processInstr</a></div><div class="ttdeci">static void processInstr(DisassemblerTables &amp;tables, const CodeGenInstruction &amp;insn, InstrUID uid)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l00248">X86RecognizableInstr.cpp:248</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a2e621a8eb84d7e4b91a863edab70c9cc"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a2e621a8eb84d7e4b91a863edab70c9cc">llvm::X86Disassembler::RecognizableInstr::immediateEncodingFromString</a></div><div class="ttdeci">static OperandEncoding immediateEncodingFromString(const std::string &amp;s, uint8_t OpSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l01007">X86RecognizableInstr.cpp:1007</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a5f99cbbf8f9f053ee54c20117864f450"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a5f99cbbf8f9f053ee54c20117864f450">llvm::X86Disassembler::RecognizableInstr::ForceDisassemble</a></div><div class="ttdeci">bool ForceDisassemble</div><div class="ttdoc">The ForceDisassemble field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00080">X86RecognizableInstr.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a9053dd576559fcb410eb436d84088254"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a9053dd576559fcb410eb436d84088254">llvm::X86Disassembler::RecognizableInstr::Is32Bit</a></div><div class="ttdeci">bool Is32Bit</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00086">X86RecognizableInstr.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a552bdf48eed250f891b1da011772599d"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a552bdf48eed250f891b1da011772599d">llvm::X86Disassembler::RecognizableInstr::OpPrefix</a></div><div class="ttdeci">uint8_t OpPrefix</div><div class="ttdoc">The OpPrefix field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00041">X86RecognizableInstr.h:41</a></div></div>
<div class="ttc" id="CodeGenTarget_8h_html"><div class="ttname"><a href="../../dc/d0f/CodeGenTarget_8h.html">CodeGenTarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a85082f76a513dfc95e4bf1d796e9c04b"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a85082f76a513dfc95e4bf1d796e9c04b">llvm::X86Disassembler::RecognizableInstr::UID</a></div><div class="ttdeci">InstrUID UID</div><div class="ttdoc">The opcode of the instruction, as used in an MCInst. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00037">X86RecognizableInstr.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a605b6e4ca7cc5dcbb30ee4373fcd04fe"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a605b6e4ca7cc5dcbb30ee4373fcd04fe">llvm::X86Disassembler::RecognizableInstr::OpMap</a></div><div class="ttdeci">uint8_t OpMap</div><div class="ttdoc">The OpMap field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00043">X86RecognizableInstr.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html">llvm::X86Disassembler::RecognizableInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00034">X86RecognizableInstr.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_ad7cf64add196d1f3f7b1574cff405097"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad7cf64add196d1f3f7b1574cff405097">llvm::X86Disassembler::RecognizableInstr::Opcode</a></div><div class="ttdeci">uint8_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00046">X86RecognizableInstr.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a902404d2da827e90af83af1d9025a7f5"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a902404d2da827e90af83af1d9025a7f5">llvm::X86Disassembler::RecognizableInstr::emitDecodePath</a></div><div class="ttdeci">void emitDecodePath(DisassemblerTables &amp;tables) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l00794">X86RecognizableInstr.cpp:794</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_aa4163cfc918f8cb2188370c43a4c477b"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#aa4163cfc918f8cb2188370c43a4c477b">llvm::X86Disassembler::RecognizableInstr::AsmString</a></div><div class="ttdeci">std::string AsmString</div><div class="ttdoc">The AT&amp;T AsmString for the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00091">X86RecognizableInstr.h:91</a></div></div>
<div class="ttc" id="Record_8h_html"><div class="ttname"><a href="../../d8/d93/Record_8h.html">Record.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_afe08c540232b8802fe0649a359a641fa"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#afe08c540232b8802fe0649a359a641fa">llvm::X86Disassembler::RecognizableInstr::roRegisterEncodingFromString</a></div><div class="ttdeci">static OperandEncoding roRegisterEncodingFromString(const std::string &amp;s, uint8_t OpSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l01067">X86RecognizableInstr.cpp:1067</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a13058e8a2f933ca63c1ac3bac3970f89"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a13058e8a2f933ca63c1ac3bac3970f89">llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix</a></div><div class="ttdeci">bool HasVEX_LPrefix</div><div class="ttdoc">Inferred from the operands; indicates whether the L bit in the VEX prefix is set. ...</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00064">X86RecognizableInstr.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_ab6dd8279f9d85ff1d500bee418a55259"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ab6dd8279f9d85ff1d500bee418a55259">llvm::X86Disassembler::RecognizableInstr::HasVEX_4V</a></div><div class="ttdeci">bool HasVEX_4V</div><div class="ttdoc">The hasVEX_4V field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00058">X86RecognizableInstr.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a8d0911219f3586e06b0a7061ab6ee007"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a8d0911219f3586e06b0a7061ab6ee007">llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L</a></div><div class="ttdeci">bool IgnoresVEX_L</div><div class="ttdoc">The ignoreVEX_L field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00068">X86RecognizableInstr.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_ae9dd7f6ed16d698074c37ac03de16b64"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ae9dd7f6ed16d698074c37ac03de16b64">llvm::X86Disassembler::RecognizableInstr::shouldBeEmitted</a></div><div class="ttdeci">bool shouldBeEmitted() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00197">X86RecognizableInstr.h:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ab16c22bdc7e0ea6d8639f8ebf70a8956"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ab16c22bdc7e0ea6d8639f8ebf70a8956">llvm::X86Disassembler::OperandEncoding</a></div><div class="ttdeci">OperandEncoding</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00378">X86DisassemblerDecoderCommon.h:378</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_ad2e9697cc741bf0bf30dab822290e901"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#ad2e9697cc741bf0bf30dab822290e901">llvm::X86Disassembler::RecognizableInstr::Operands</a></div><div class="ttdeci">const std::vector&lt; CGIOperandList::OperandInfo &gt; * Operands</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00100">X86RecognizableInstr.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a87b1b54cec7f22f3522ef80f8956056c"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a87b1b54cec7f22f3522ef80f8956056c">llvm::X86Disassembler::RecognizableInstr::opcodeModifierEncodingFromString</a></div><div class="ttdeci">static OperandEncoding opcodeModifierEncodingFromString(const std::string &amp;s, uint8_t OpSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd9/X86RecognizableInstr_8cpp_source.html#l01208">X86RecognizableInstr.cpp:1208</a></div></div>
<div class="ttc" id="X86DisassemblerTables_8h_html"><div class="ttname"><a href="../../d3/d1d/X86DisassemblerTables_8h.html">X86DisassemblerTables.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a73b976e5ac8a87ddd801ba0624b6dd0d"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a73b976e5ac8a87ddd801ba0624b6dd0d">llvm::X86Disassembler::RecognizableInstr::HasVEX_WPrefix</a></div><div class="ttdeci">bool HasVEX_WPrefix</div><div class="ttdoc">The hasVEX_WPrefix field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00062">X86RecognizableInstr.h:62</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="../../de/d33/SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a3bef4bc4706e81dbaf3900fde6430d7e"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3bef4bc4706e81dbaf3900fde6430d7e">llvm::X86Disassembler::RecognizableInstr::Rec</a></div><div class="ttdeci">const Record * Rec</div><div class="ttdoc">The record from the .td files corresponding to this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00039">X86RecognizableInstr.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1RecognizableInstr_html_a3afdc4d43c73db78b780b87ad6eb8795"><div class="ttname"><a href="../../db/d1a/classllvm_1_1X86Disassembler_1_1RecognizableInstr.html#a3afdc4d43c73db78b780b87ad6eb8795">llvm::X86Disassembler::RecognizableInstr::OpSize</a></div><div class="ttdeci">uint8_t OpSize</div><div class="ttdoc">The OpSize field from the record. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dee/X86RecognizableInstr_8h_source.html#l00052">X86RecognizableInstr.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1DisassemblerTables_html"><div class="ttname"><a href="../../d9/d48/classllvm_1_1X86Disassembler_1_1DisassemblerTables.html">llvm::X86Disassembler::DisassemblerTables</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d1d/X86DisassemblerTables_8h_source.html#l00034">X86DisassemblerTables.h:34</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_223c57151065d9c133aa35f4c9ffe660.html">utils</a></li><li class="navelem"><a class="el" href="../../dir_90ad8b264e2a447c2e1d6071c0b05e61.html">TableGen</a></li><li class="navelem"><a class="el" href="../../d4/dee/X86RecognizableInstr_8h.html">X86RecognizableInstr.h</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:42:43 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
