#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Jun 25 20:50:48 2025
# Process ID         : 13884
# Current directory  : D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent7492 D:\FPGA_Learning_Journey\Pro\HDMI_char_1080p___\project\project.xpr
# Log file           : D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/vivado.log
# Journal file       : D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project\vivado.jou
# Running On         : DESKTOP-I8GGJRG
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34179 MB
# Swap memory        : 19327 MB
# Total Virtual      : 53506 MB
# Available Virtual  : 36755 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/FPGA_Learning_Journey/Pro/HDMI_char___/project' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/src/hdmi_colorbar_tb.v', nor could it be found using path 'D:/FPGA_Learning_Journey/Pro/HDMI_char___/src/hdmi_colorbar_tb.v'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
CRITICAL WARNING: [IP_Flow 19-12241] The directory  "D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/ip" contains files or folders that are not typically found in an IP cache directory. Please manually delete these files or folders.
INFO: [Project 1-230] Project 'project.xpr' upgraded for this version of Vivado.
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'clk_wiz_0.xci'
  Source files are located in 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0'
  Output files are located in 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0'.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_0 (Clocking Wizard 6.0) from revision 4 to revision 16
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1905.730 ; gain = 204.230
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 12
[Wed Jun 25 20:51:34 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/clk_wiz_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
FALSE
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {181.81} \
  CONFIG.CLKOUT1_JITTER {104.795} \
  CONFIG.CLKOUT1_PHASE_ERROR {128.797} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {148.5} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {82.385} \
  CONFIG.CLKOUT2_PHASE_ERROR {128.797} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {742.5} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {27} \
  CONFIG.MMCM_CLKIN1_PERIOD {18.182} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {2} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_CLKIN_PERIOD {18.181} \
  CONFIG.PRIM_IN_FREQ {55} \
] [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 12
[Wed Jun 25 21:18:45 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/clk_wiz_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {306.672} \
  CONFIG.CLKOUT1_PHASE_ERROR {261.747} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {55} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLK_OUT1_PORT {clk_55m} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {33} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {15} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {2} \
  CONFIG.PRIMARY_PORT {sys_clk} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.PRIM_IN_FREQ {50} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
launch_runs clk_wiz_1_synth_1 -jobs 12
[Wed Jun 25 21:20:37 2025] Launched clk_wiz_1_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/clk_wiz_1_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Jun 25 21:24:19 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Jun 25 21:26:44 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Jun 25 21:30:29 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 25 21:52:09 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 21:52:09 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Jun 25 21:56:30 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Jun 25 21:58:38 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_gen_inst/clk_wiz_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_gen_inst/clk_wiz_1_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2368.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_gen_inst/clk_wiz_0_inst/sys_clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:54]
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/constrs_1/new/hdmi.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/constrs_1/new/hdmi.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3247.566 ; gain = 882.016
set_property IOSTANDARD LVCMOS15 [get_ports [list sys_rst_n]]
place_ports sys_rst_n U7
set_property IOSTANDARD LVCMOS15 [get_ports [list sys_clk]]
place_ports ddc_scl L21
place_ports ddc_sda N18
place_ports hdmi_r_p J22
place_ports hdmi_g_p K21
place_ports hdmi_b_p H20
place_ports hdmi_clk_p J20
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 12
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3291.871 ; gain = 0.172
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3291.871 ; gain = 0.172
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.871 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3291.871 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.871 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3291.871 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3291.871 ; gain = 0.172
[Wed Jun 25 22:05:08 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 25 22:08:03 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 14 2025-03:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3291.871 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 22:24:30 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 22:24:30 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Jun 25 22:27:08 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 22:28:38 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 22:31:17 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 22:31:17 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 22:35:09 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 22:35:10 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_gen_inst/clk_wiz_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_gen_inst/clk_wiz_1_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3361.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_gen_inst/clk_wiz_1_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_gen_inst/clk_wiz_0_inst/sys_clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_gen_inst/clk_wiz_1_inst/sys_clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/clk_wiz_0_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:54]
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_gen_inst/clk_wiz_1_inst/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/constrs_1/new/hdmi.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/constrs_1/new/hdmi.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 12
[Wed Jun 25 22:40:48 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/clk_wiz_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 22:40:53 2025] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/clk_wiz_0_synth_1/runme.log
synth_1: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 22:40:53 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_1]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
reset_run clk_wiz_1_synth_1
launch_runs clk_wiz_1_synth_1 -jobs 12
[Wed Jun 25 22:42:49 2025] Launched clk_wiz_1_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/clk_wiz_1_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 22:42:53 2025] Launched clk_wiz_1_synth_1, synth_1...
Run output will be captured here:
clk_wiz_1_synth_1: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/clk_wiz_1_synth_1/runme.log
synth_1: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 22:42:54 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 22:53:29 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 22:53:29 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 7a0e95f827d99cfb; cache size = 0.316 MB.
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
INFO: [Project 1-386] Moving file 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 22:57:13 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 22:57:13 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 277e5813f1f4b0e8; cache size = 0.316 MB.
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 7a0e95f827d99cfb; cache size = 0.316 MB.
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_ips clk_wiz_1]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_1, cache-ID = 4f937a1808b6a8b2; cache size = 0.316 MB.
catch { [ delete_ip_run [get_ips -all clk_wiz_1] ] }
INFO: [Project 1-386] Moving file 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' from fileset 'clk_wiz_1' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci'
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 277e5813f1f4b0e8; cache size = 0.316 MB.
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 23:02:20 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 23:02:20 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 23:04:29 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 23:04:29 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 7a0e95f827d99cfb; cache size = 0.316 MB.
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 23:07:17 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 277e5813f1f4b0e8; cache size = 0.316 MB.
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Jun 25 23:08:28 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
startgroup
set_property package_pin "" [get_ports [list  hdmi_r_p]]
place_ports hdmi_b_p J22
endgroup
place_ports hdmi_r_p H20
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 25 23:11:44 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/synth_1/runme.log
[Wed Jun 25 23:11:44 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 25 23:18:21 2025...
