--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml test_fixed_melexis.twx test_fixed_melexis.ncd -o
test_fixed_melexis.twr test_fixed_melexis.pcf -ucf test_fixed_melexis.ucf

Design file:              test_fixed_melexis.ncd
Physical constraint file: test_fixed_melexis.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
i_reset     |   11.357(R)|    0.067(R)|i_clock_BUFGP     |   0.000|
i_run       |    2.493(R)|   -0.750(R)|i_clock_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock i_clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
o_out1<-1>  |    9.631(R)|i_clock_BUFGP     |   0.000|
o_out1<-2>  |    9.707(R)|i_clock_BUFGP     |   0.000|
o_out1<-3>  |   12.691(R)|i_clock_BUFGP     |   0.000|
o_out1<-4>  |   10.191(R)|i_clock_BUFGP     |   0.000|
o_out1<-5>  |   10.006(R)|i_clock_BUFGP     |   0.000|
o_out1<-6>  |   10.509(R)|i_clock_BUFGP     |   0.000|
o_out1<-7>  |   11.316(R)|i_clock_BUFGP     |   0.000|
o_out1<-8>  |    9.214(R)|i_clock_BUFGP     |   0.000|
o_out1<-9>  |    8.940(R)|i_clock_BUFGP     |   0.000|
o_out1<-10> |   10.015(R)|i_clock_BUFGP     |   0.000|
o_out1<-11> |    8.987(R)|i_clock_BUFGP     |   0.000|
o_out1<-12> |   10.757(R)|i_clock_BUFGP     |   0.000|
o_out1<-13> |   11.635(R)|i_clock_BUFGP     |   0.000|
o_out1<-14> |   11.151(R)|i_clock_BUFGP     |   0.000|
o_out1<-15> |    7.970(R)|i_clock_BUFGP     |   0.000|
o_out1<-16> |    9.293(R)|i_clock_BUFGP     |   0.000|
o_out1<0>   |    9.837(R)|i_clock_BUFGP     |   0.000|
o_out1<1>   |    9.281(R)|i_clock_BUFGP     |   0.000|
o_out1<2>   |    9.184(R)|i_clock_BUFGP     |   0.000|
o_out1<3>   |   10.458(R)|i_clock_BUFGP     |   0.000|
o_out1<4>   |    9.343(R)|i_clock_BUFGP     |   0.000|
o_out1<5>   |    9.437(R)|i_clock_BUFGP     |   0.000|
o_out1<6>   |    9.216(R)|i_clock_BUFGP     |   0.000|
o_out1<7>   |    9.094(R)|i_clock_BUFGP     |   0.000|
o_out1<8>   |   11.953(R)|i_clock_BUFGP     |   0.000|
o_out1<9>   |    9.805(R)|i_clock_BUFGP     |   0.000|
o_out1<10>  |   10.174(R)|i_clock_BUFGP     |   0.000|
o_out1<11>  |    9.009(R)|i_clock_BUFGP     |   0.000|
o_out1<12>  |    8.958(R)|i_clock_BUFGP     |   0.000|
o_out1<13>  |    8.419(R)|i_clock_BUFGP     |   0.000|
o_out1<14>  |    8.895(R)|i_clock_BUFGP     |   0.000|
o_out1<15>  |    8.822(R)|i_clock_BUFGP     |   0.000|
o_out1<16>  |    8.253(R)|i_clock_BUFGP     |   0.000|
o_out1<17>  |    8.465(R)|i_clock_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |  545.042|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 31 11:08:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 594 MB



