m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim
Ecounter
Z1 w1608035919
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd
Z8 FC:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd
l0
L32
VeI`QzJH`nlEh>A:m;?Xao2
!s100 Q9R3?gB?^@QQ<9C34aG9Q1
Z9 OV;C;10.5b;63
31
Z10 !s110 1608095797
!i10b 1
Z11 !s108 1608095797.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd|
Z13 !s107 C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Aarc_counter
R2
R3
R4
R5
R6
Z16 DEx4 work 7 counter 0 22 eI`QzJH`nlEh>A:m;?Xao2
l47
L46
Vi3d^;]LXaBac;Oo@05f3o3
!s100 N:eB5A8VXg_zd9TH]h5=e0
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Enmea_rx
Z17 w1608095760
R3
R4
R2
R5
R6
R0
Z18 8C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd
Z19 FC:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd
l0
L6
V=Q@ijVXHz8kY1Ej3;<ZK;0
!s100 B9VPP:[?;ZnGmQ=RflCIg3
R9
31
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd|
Z21 !s107 C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd|
!i113 1
R14
R15
Aarc_nmea_rx
Z22 DEx4 work 7 uart_rx 0 22 _ZSePI;A8;GdVe@=3jQfB1
R3
R4
R2
R5
R6
Z23 DEx4 work 7 nmea_rx 0 22 =Q@ijVXHz8kY1Ej3;<ZK;0
l31
L16
VeDoW7EoDKFCjnMo6MUnlP2
!s100 GbC:NPaG`FP`OLQI8l;1n2
R9
31
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Esimu_tb_nmea_rx
Z24 w1608095522
R5
R6
R0
Z25 8C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd
Z26 FC:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd
l0
L4
VH0_aGdP3[P7CA^WgeA7al2
!s100 3QEef:<]>NK9J?G5MD5Td0
R9
31
Z27 !s110 1608095798
!i10b 1
R11
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd|
Z29 !s107 C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd|
!i113 1
R14
R15
Aarc_simu_tb_uart_rx
R3
R4
R2
R23
R5
R6
DEx4 work 15 simu_tb_nmea_rx 0 22 H0_aGdP3[P7CA^WgeA7al2
l51
L7
VR`T<:ll`i:ah1]CmgQ`VV2
!s100 jj?>EcnG:KBFZdePWY@X81
R9
31
R27
!i10b 1
R11
R28
R29
!i113 1
R14
R15
Euart_rx
R1
R3
R4
R2
R5
R6
R0
Z30 8C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd
Z31 FC:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd
l0
L7
V_ZSePI;A8;GdVe@=3jQfB1
!s100 1WDIAbbhM;YFQ;d>AO>jm1
R9
31
R10
!i10b 1
R11
Z32 !s90 -reportprogress|300|-93|-work|work|C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd|
Z33 !s107 C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd|
!i113 1
R14
R15
Aarc_uart_rx
R16
R3
R4
R2
R5
R6
R22
l33
L21
VJb6aJm?]UUGEVGWRlj5:63
!s100 XH07SDG@zZN^5e_ZfJFij1
R9
31
R10
!i10b 1
R11
R32
R33
!i113 1
R14
R15
