// Seed: 2745010002
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    input uwire id_4,
    output wand id_5,
    id_11,
    output supply0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri0 id_9
);
  assign id_6 = id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri id_7,
    input tri1 id_8,
    output tri id_9,
    input supply0 id_10,
    input tri1 id_11,
    input supply0 id_12,
    input uwire id_13,
    output supply0 void id_14,
    output supply0 id_15,
    input supply1 id_16,
    output uwire id_17,
    id_24,
    input wire id_18,
    input supply0 id_19,
    output logic id_20,
    output wire id_21,
    output uwire id_22
);
  generate
    always id_20 <= 1'b0;
    assign id_9 = 1'b0;
    assign id_3 = id_8;
  endgenerate
  assign id_9 = id_18;
  wire id_25;
  wire id_26;
  wire id_27;
  wire id_28;
  wire id_29;
  wire id_30;
  wire id_31;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_15,
      id_13,
      id_22,
      id_3,
      id_18,
      id_6,
      id_22
  );
  assign id_9 = id_13;
  parameter id_32 = 1;
endmodule
