
SlaveNew.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000132  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .comment      00000030  00000000  00000000  00000186  2**0
                  CONTENTS, READONLY
  2 .debug_aranges 00000090  00000000  00000000  000001b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   000003c0  00000000  00000000  00000246  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 00000243  00000000  00000000  00000606  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_line   0000023c  00000000  00000000  00000849  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_frame  000000dc  00000000  00000000  00000a88  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_str    00000200  00000000  00000000  00000b64  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000033a  00000000  00000000  00000d64  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 00000060  00000000  00000000  0000109e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 7e 00 	jmp	0xfc	; 0xfc <__vector_12>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 8c 00 	call	0x118	; 0x118 <main>
  64:	0c 94 97 00 	jmp	0x12e	; 0x12e <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <GPIO_InitPortDirection>:
#define WRITE_REG(Reg,Value,Mask) Reg&=~(Mask); Reg|=(Value & Mask)
#define READ_REG(Reg,Mask) Reg & Mask

void GPIO_InitPortDirection(u8 PortName,u8 PortDirection,u8 PortMask)
{
	switch(PortName)
  6c:	81 30       	cpi	r24, 0x01	; 1
  6e:	81 f0       	breq	.+32     	; 0x90 <GPIO_InitPortDirection+0x24>
  70:	28 f0       	brcs	.+10     	; 0x7c <GPIO_InitPortDirection+0x10>
  72:	82 30       	cpi	r24, 0x02	; 2
  74:	b9 f0       	breq	.+46     	; 0xa4 <GPIO_InitPortDirection+0x38>
  76:	83 30       	cpi	r24, 0x03	; 3
  78:	f9 f0       	breq	.+62     	; 0xb8 <GPIO_InitPortDirection+0x4c>
  7a:	08 95       	ret
	{
		case PA:
		{
			WRITE_REG(DDRA,PortDirection,PortMask);
  7c:	8a b3       	in	r24, 0x1a	; 26
  7e:	94 2f       	mov	r25, r20
  80:	90 95       	com	r25
  82:	89 23       	and	r24, r25
  84:	8a bb       	out	0x1a, r24	; 26
  86:	8a b3       	in	r24, 0x1a	; 26
  88:	46 23       	and	r20, r22
  8a:	48 2b       	or	r20, r24
  8c:	4a bb       	out	0x1a, r20	; 26
		}
		break;
  8e:	08 95       	ret
		case PB:
		{
			WRITE_REG(DDRB,PortDirection,PortMask);
  90:	87 b3       	in	r24, 0x17	; 23
  92:	94 2f       	mov	r25, r20
  94:	90 95       	com	r25
  96:	89 23       	and	r24, r25
  98:	87 bb       	out	0x17, r24	; 23
  9a:	87 b3       	in	r24, 0x17	; 23
  9c:	46 23       	and	r20, r22
  9e:	48 2b       	or	r20, r24
  a0:	47 bb       	out	0x17, r20	; 23
		}
		break;
  a2:	08 95       	ret
		case PC:
		{
			WRITE_REG(DDRC,PortDirection,PortMask);
  a4:	84 b3       	in	r24, 0x14	; 20
  a6:	94 2f       	mov	r25, r20
  a8:	90 95       	com	r25
  aa:	89 23       	and	r24, r25
  ac:	84 bb       	out	0x14, r24	; 20
  ae:	84 b3       	in	r24, 0x14	; 20
  b0:	46 23       	and	r20, r22
  b2:	48 2b       	or	r20, r24
  b4:	44 bb       	out	0x14, r20	; 20
		}
		break;
  b6:	08 95       	ret
		case PD:
		{
			WRITE_REG(DDRD,PortDirection,PortMask);
  b8:	81 b3       	in	r24, 0x11	; 17
  ba:	94 2f       	mov	r25, r20
  bc:	90 95       	com	r25
  be:	89 23       	and	r24, r25
  c0:	81 bb       	out	0x11, r24	; 17
  c2:	81 b3       	in	r24, 0x11	; 17
  c4:	46 23       	and	r20, r22
  c6:	48 2b       	or	r20, r24
  c8:	41 bb       	out	0x11, r20	; 17
  ca:	08 95       	ret

000000cc <SPI_SlaveInit>:
//extern volatile u8 data;

void SPI_SlaveInit(void)
{
	/* Set MISO output, all others input */
	GPIO_InitPortDirection(PB,0xFF,0x40); //only MISO configured as op , others conf as ip
  cc:	40 e4       	ldi	r20, 0x40	; 64
  ce:	6f ef       	ldi	r22, 0xFF	; 255
  d0:	81 e0       	ldi	r24, 0x01	; 1
  d2:	0e 94 36 00 	call	0x6c	; 0x6c <GPIO_InitPortDirection>
//	PORTB |=(1<<4);
	//GPIO_InitPortDirection(PC,0xFF,0x01);
	//PORTC=0X01;
	GPIO_InitPortDirection(PA,0xFF,0xFF);
  d6:	4f ef       	ldi	r20, 0xFF	; 255
  d8:	6f ef       	ldi	r22, 0xFF	; 255
  da:	80 e0       	ldi	r24, 0x00	; 0
  dc:	0e 94 36 00 	call	0x6c	; 0x6c <GPIO_InitPortDirection>
	/* Enable SPI */
	SPCR = (1<<SPE)|(1<<DORD);//|(1<<SPIE);//interrupt enable DORD
  e0:	80 e6       	ldi	r24, 0x60	; 96
  e2:	8d b9       	out	0x0d, r24	; 13
  e4:	08 95       	ret

000000e6 <SPI_SlaveTranceiver>:
	//DDRA=0xFF;
}

void SPI_SlaveTranceiver(u8 data)
{
	SPDR =data;
  e6:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR &(1<<7)));
  e8:	77 9b       	sbis	0x0e, 7	; 14
  ea:	fe cf       	rjmp	.-4      	; 0xe8 <SPI_SlaveTranceiver+0x2>
	PORTA =SPDR;
  ec:	8f b1       	in	r24, 0x0f	; 15
  ee:	8b bb       	out	0x1b, r24	; 27
  f0:	08 95       	ret

000000f2 <SPI_SlaveReceive>:
	//GPIO_WritePort(PC,0xFF,0x00);
}
*/
void SPI_SlaveReceive()
{
while(!(SPSR &(1<<7)));
  f2:	77 9b       	sbis	0x0e, 7	; 14
  f4:	fe cf       	rjmp	.-4      	; 0xf2 <SPI_SlaveReceive>
PORTA=SPDR;
  f6:	8f b1       	in	r24, 0x0f	; 15
  f8:	8b bb       	out	0x1b, r24	; 27
  fa:	08 95       	ret

000000fc <__vector_12>:
	PORTC= 0x01;
}


ISR (SPI_STC_vect)//receive
{
  fc:	1f 92       	push	r1
  fe:	0f 92       	push	r0
 100:	0f b6       	in	r0, 0x3f	; 63
 102:	0f 92       	push	r0
 104:	11 24       	eor	r1, r1
 106:	8f 93       	push	r24
	//PORTA = SPDR;
	PORTA =SPDR;
 108:	8f b1       	in	r24, 0x0f	; 15
 10a:	8b bb       	out	0x1b, r24	; 27
	//SPI_MasterTransmit(data);
	//PORTA = SPDR;
}
 10c:	8f 91       	pop	r24
 10e:	0f 90       	pop	r0
 110:	0f be       	out	0x3f, r0	; 63
 112:	0f 90       	pop	r0
 114:	1f 90       	pop	r1
 116:	18 95       	reti

00000118 <main>:

#include "Slave.h"
extern volatile u8 data;
int main(void)
{
	SPI_SlaveInit();
 118:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_SlaveInit>
	while(1)
	{
		SPI_SlaveReceive();
 11c:	0e 94 79 00 	call	0xf2	; 0xf2 <SPI_SlaveReceive>
		SPI_SlaveTranceiver(2);
 120:	82 e0       	ldi	r24, 0x02	; 2
 122:	0e 94 73 00 	call	0xe6	; 0xe6 <SPI_SlaveTranceiver>
		SPI_SlaveTranceiver(5);
 126:	85 e0       	ldi	r24, 0x05	; 5
 128:	0e 94 73 00 	call	0xe6	; 0xe6 <SPI_SlaveTranceiver>
 12c:	f7 cf       	rjmp	.-18     	; 0x11c <main+0x4>

0000012e <_exit>:
 12e:	f8 94       	cli

00000130 <__stop_program>:
 130:	ff cf       	rjmp	.-2      	; 0x130 <__stop_program>
