; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_cat_clone_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 4, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 1, !dbg !12
  %10 = and i32 %9, 2, !dbg !12
  %11 = and i32 %9, 14, !dbg !12
  %12 = lshr i32 %8, 1, !dbg !12
  %13 = and i32 %12, 15, !dbg !12
  %14 = or disjoint i32 %7, %11, !dbg !13
  %15 = or disjoint i32 %7, %13, !dbg !13
  %16 = icmp slt i32 %14, 16, !dbg !14
  %17 = icmp slt i32 %15, 16, !dbg !14
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %19 = shl i32 %18, 2, !dbg !16
  %20 = lshr i32 %8, 3, !dbg !17
  %21 = and i32 %20, 3, !dbg !17
  %22 = or disjoint i32 %19, %21, !dbg !18
  %23 = or disjoint i32 %19, %10, !dbg !18
  %24 = icmp slt i32 %22, 4, !dbg !19
  %25 = icmp slt i32 %23, 4, !dbg !19
  %.frozen = freeze i32 %14, !dbg !20
  %26 = sdiv i32 %.frozen, 4, !dbg !20
  %27 = mul i32 %26, 4, !dbg !21
  %.decomposed = sub i32 %.frozen, %27, !dbg !21
  %28 = shl i32 %22, 2, !dbg !22
  %29 = add i32 %28, %.decomposed, !dbg !23
  %30 = shl i32 %26, 4, !dbg !24
  %31 = add i32 %29, %30, !dbg !25
  %32 = sext i32 %31 to i64, !dbg !26
  %33 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !26
  %34 = and i1 %16, %24, !dbg !27
  %35 = and i1 %17, %25, !dbg !27
  %36 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %33, i1 %34) #2, !dbg !28
  %37 = extractvalue { i32, i32 } %36, 0, !dbg !28
  %38 = extractvalue { i32, i32 } %36, 1, !dbg !28
  %39 = bitcast i32 %37 to float, !dbg !28
  %40 = bitcast i32 %38 to float, !dbg !28
  %41 = sext i32 %.decomposed to i64, !dbg !29
  %42 = getelementptr float, ptr addrspace(1) %1, i64 %41, !dbg !29
  %43 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %42, i1 %16) #2, !dbg !30
  %44 = extractvalue { i32, i32 } %43, 0, !dbg !30
  %45 = extractvalue { i32, i32 } %43, 1, !dbg !30
  %46 = bitcast i32 %44 to float, !dbg !30
  %47 = bitcast i32 %45 to float, !dbg !30
  %48 = fadd float %39, %46, !dbg !31
  %49 = fadd float %40, %47, !dbg !31
  %50 = shl i32 %15, 2, !dbg !32
  %51 = add i32 %23, %50, !dbg !33
  %52 = sext i32 %51 to i64, !dbg !34
  %53 = getelementptr float, ptr addrspace(1) %2, i64 %52, !dbg !34
  %54 = shl i32 %8, 3, !dbg !35
  %55 = and i32 %54, 56, !dbg !35
  %56 = or disjoint i32 %55, %21, !dbg !35
  %57 = and i32 %9, 62, !dbg !35
  %58 = lshr exact i32 %55, 2, !dbg !35
  %59 = add nuw nsw i32 %58, %56, !dbg !35
  %60 = zext nneg i32 %59 to i64, !dbg !35
  %61 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %60, !dbg !35
  %62 = bitcast float %48 to <1 x i32>, !dbg !35
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %61, <1 x i32> %62, i1 true) #2, !dbg !35
  %63 = or disjoint i32 %56, 4, !dbg !35
  %64 = lshr i32 %63, 2, !dbg !35
  %65 = add nuw nsw i32 %64, %63, !dbg !35
  %66 = zext nneg i32 %65 to i64, !dbg !35
  %67 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %66, !dbg !35
  %68 = bitcast float %49 to <1 x i32>, !dbg !35
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %67, <1 x i32> %68, i1 true) #2, !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !35
  %69 = lshr i32 %57, 2, !dbg !35
  %70 = add nuw nsw i32 %69, %57, !dbg !35
  %71 = zext nneg i32 %70 to i64, !dbg !35
  %72 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %71, !dbg !35
  %73 = load i32, ptr addrspace(3) %72, align 4, !dbg !35
  %74 = or disjoint i32 %57, 1, !dbg !35
  %75 = add nuw nsw i32 %74, %69, !dbg !35
  %76 = zext nneg i32 %75 to i64, !dbg !35
  %77 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %76, !dbg !35
  %78 = load i32, ptr addrspace(3) %77, align 4, !dbg !35
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %73, i32 %78, ptr addrspace(1) %53, i1 %35) #2, !dbg !35
  ret void, !dbg !36
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cmsvhlnn32q5zldkv4745kcxif4hhqtcsar5uiace7slv2jg6di6.py", directory: "inductor_cache/ms")
!4 = !{ptr @triton_poi_fused_cat_clone_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_clone_0, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_clone_0", linkageName: "triton_poi_fused_cat_clone_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 37, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 45, scope: !7)
!25 = !DILocation(line: 32, column: 42, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 58, scope: !7)
!28 = !DILocation(line: 32, column: 50, scope: !7)
!29 = !DILocation(line: 33, column: 30, scope: !7)
!30 = !DILocation(line: 33, column: 35, scope: !7)
!31 = !DILocation(line: 34, column: 18, scope: !7)
!32 = !DILocation(line: 35, column: 32, scope: !7)
!33 = !DILocation(line: 35, column: 30, scope: !7)
!34 = !DILocation(line: 35, column: 25, scope: !7)
!35 = !DILocation(line: 35, column: 43, scope: !7)
!36 = !DILocation(line: 35, column: 4, scope: !7)
