plugin -i pow-extract
read_verilog /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/multi_clocks_post_synth.v
pow_extract -tech genesis3 -sdc /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./clk_constraint.sdc
