<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_top_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 24 15:28:24 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c0f270bf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_top_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 24 15:28:24 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c0f270bf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 24 15:28:24 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cce21aac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_top_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 24 15:28:24 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cce21aac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 24 15:29:30 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c0f270bf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/matrix_clk.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2b43/src/controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2b43/src/processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2b43/src/top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_top_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/2b43/src/controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2b43/src/processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/2b43/src/top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_top_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_top_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_top_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_top_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_top_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_top_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>top_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_top_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>top_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29bca5d5_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7157302_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6376c839_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bd6523_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7090e861_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fd6695_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d689fb_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b4f55a_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de7f053_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5007e0b2_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644d0178_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277c4ba9_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a15517_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47063116_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee4e21d_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc98aec_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e952cb_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b5ee5c_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ce986_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c171be5_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b10c04_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8fbbb8_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c84eb9_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3989c737_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81aa411_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc6a2b3_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edec44c_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e03b0d_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b25c766_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0e0fe3_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780e06cb_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fa4bb4_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3463488b_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67234dac_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225d1f6d_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f810392_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aea4a30_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcbc8bc_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a7743_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730c991_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a7060b_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bab50b7_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb93903_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b719c39_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbf5c03_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e3ef17_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac74d4f_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b88de03_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e4ccab_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ca5ba_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777a3a52_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fb9861_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cf344e_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755dd966_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327daa99_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b0509_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb6133e_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f6abb3_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d418c32_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d61b173_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cb8b01_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f73351_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5234038a_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55780037_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b1e763_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c8bc52_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d92d68b_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@945638d_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3c6bf_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9c0830_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7ca504_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba0e999_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98bcc2a_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121dd693_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567e53df_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179a5dc0_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37889271_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a2b5db_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f5939b_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9d4d9f_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406aeac7_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d78deff_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbf9803_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d618461_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cec18a4_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545d8229_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2d4321_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1e5640_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ffa110_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500be60_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f41d2a_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abb8d90_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c856c1_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d765d74_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13520a5d_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fdddb8_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b75e69_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1b38e1_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea01978_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3997f_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5613b995_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483681ab_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a549fa1_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50be9471_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db89b09_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7ea12_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69852b58_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df1c0e8_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9b0606_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6866cf_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68765a6f_ARCHIVE_LOCATION">d:/Vivado/project/ip_repo</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="25031715"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="dbb9af37"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="45e572ea"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e1efc7d9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
