Warning (10268): Verilog HDL information at dds.v(121): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 121
Warning (10268): Verilog HDL information at dds.v(170): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 170
