
*** Running vivado
    with args -log zynq_soc_CLK_GEN_148MHZ_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_CLK_GEN_148MHZ_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_soc_CLK_GEN_148MHZ_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 272.332 ; gain = 47.238
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 377.406 ; gain = 81.313
INFO: [Synth 8-638] synthesizing module 'zynq_soc_CLK_GEN_148MHZ_0' [z:/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.v:71]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_CLK_GEN_148MHZ_0_clk_wiz' [z:/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_CLK_GEN_148MHZ_0_clk_wiz' (4#1) [z:/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_CLK_GEN_148MHZ_0' (5#1) [z:/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 417.484 ; gain = 121.391
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 417.484 ; gain = 121.391
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 652.855 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 652.855 ; gain = 356.762
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 652.855 ; gain = 356.762
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 652.855 ; gain = 356.762
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 652.855 ; gain = 356.762
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:12 . Memory (MB): peak = 652.855 ; gain = 356.762
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:54 . Memory (MB): peak = 677.988 ; gain = 381.895
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:54 . Memory (MB): peak = 677.988 ; gain = 381.895
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:55 . Memory (MB): peak = 695.207 ; gain = 399.113
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:58 . Memory (MB): peak = 695.207 ; gain = 399.113
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:58 . Memory (MB): peak = 695.207 ; gain = 399.113
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:58 . Memory (MB): peak = 695.207 ; gain = 399.113
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:58 . Memory (MB): peak = 695.207 ; gain = 399.113
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:58 . Memory (MB): peak = 695.207 ; gain = 399.113
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:58 . Memory (MB): peak = 695.207 ; gain = 399.113

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:58 . Memory (MB): peak = 695.207 ; gain = 399.113
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:10 . Memory (MB): peak = 701.633 ; gain = 408.070
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 701.633 ; gain = 0.000
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 701.633 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 701.633 ; gain = 0.000
