<profile>

<ReportVersion>
<Version>2021.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xck26-sfvc784-2LV-c</Part>
<TopModelName>digitReversedDataReOrder_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s</TopModelName>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>5.40</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.932</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>66</Best-caseLatency>
<Average-caseLatency>66</Average-caseLatency>
<Worst-caseLatency>68</Worst-caseLatency>
<Best-caseRealTimeLatency>1.320 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.320 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.360 us</Worst-caseRealTimeLatency>
<Interval-min>66</Interval-min>
<Interval-max>68</Interval-max>
</SummaryOfOverallLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<FF>245</FF>
<LUT>733</LUT>
<URAM>0</URAM>
<DSP>0</DSP>
</Resources>
<AvailableResources>
<BRAM_18K>288</BRAM_18K>
<DSP>1248</DSP>
<FF>234240</FF>
<LUT>117120</LUT>
<URAM>64</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>digitReversedDataReOrder&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_0_dout</name>
<Object>p_inData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_0_empty_n</name>
<Object>p_inData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_0_read</name>
<Object>p_inData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_01_dout</name>
<Object>p_inData_0_0_0_0_01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_01_empty_n</name>
<Object>p_inData_0_0_0_0_01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_01_read</name>
<Object>p_inData_0_0_0_0_01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_0_dout</name>
<Object>p_inData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_0_empty_n</name>
<Object>p_inData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_0_read</name>
<Object>p_inData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_02_dout</name>
<Object>p_inData_0_1_0_0_02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_02_empty_n</name>
<Object>p_inData_0_1_0_0_02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_02_read</name>
<Object>p_inData_0_1_0_0_02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_0_din</name>
<Object>p_outData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_0_full_n</name>
<Object>p_outData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_0_write</name>
<Object>p_outData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_03_din</name>
<Object>p_outData_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_03_full_n</name>
<Object>p_outData_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_03_write</name>
<Object>p_outData_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_0_din</name>
<Object>p_outData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_0_full_n</name>
<Object>p_outData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_0_write</name>
<Object>p_outData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_04_din</name>
<Object>p_outData_0_1_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_04_full_n</name>
<Object>p_outData_0_1_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_04_write</name>
<Object>p_outData_0_1_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
