$date
	Sat Jun 24 16:58:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 5 # X [4:0] $end
$var parameter 32 $ DATA_WIDTH $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 $
$end
#0
$dumpvars
b1111 #
b1010 "
b101 !
$end
#2001
b111 "
b1001 #
b10 !
#4001
b0 "
b1111 #
b1111 !
#6001
b1000 "
b10100 #
b1100 !
#8001
b1111 "
b1111 #
b0 !
#10001
b1001 "
b10011 #
b1010 !
#12001
b1000 "
b10000 #
b1000 !
#14001
b1100 #
b100 "
#16001
b1101 #
b101 "
#18001
b1111 "
b10001 #
b10 !
#20001
b110 "
b1011 #
b101 !
#22002
