// Seed: 4089349703
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output id_10
);
  assign id_1[{1'd0{1==1}}] = 1;
endmodule
module module_1 ();
  assign id_10[1'b0] = 1'b0;
  wor id_11;
  assign id_2 = 1;
  logic id_12;
  logic id_13;
  type_21(
      1, id_11[1 : 1'b0]
  );
  logic id_14;
  logic id_15;
  logic id_16;
  logic id_17;
endmodule
