{
	"cts__timing__setup__tns__pre_repair": -33.8285,
	"cts__timing__setup__ws__pre_repair": -1.11401,
	"cts__clock__skew__setup__pre_repair": 0,
	"cts__clock__skew__hold__pre_repair": 0,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.316696,
	"cts__timing__drv__max_slew__pre_repair": 4752,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.317367,
	"cts__timing__drv__max_cap__pre_repair": 4608,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 33,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00646492,
	"cts__power__switching__total__pre_repair": 0.0460166,
	"cts__power__leakage__total__pre_repair": 8.18087e-08,
	"cts__power__total__pre_repair": 0.0524816,
	"cts__design__io__pre_repair": 212,
	"cts__design__die__area__pre_repair": 540000,
	"cts__design__core__area__pre_repair": 534332,
	"cts__design__instance__count__pre_repair": 18535,
	"cts__design__instance__area__pre_repair": 251990,
	"cts__design__instance__count__stdcell__pre_repair": 18535,
	"cts__design__instance__area__stdcell__pre_repair": 251990,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.471599,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.471599,
	"cts__timing__setup__tns__post_repair": -33.8285,
	"cts__timing__setup__ws__post_repair": -1.11401,
	"cts__clock__skew__setup__post_repair": 0,
	"cts__clock__skew__hold__post_repair": 0,
	"cts__timing__drv__max_slew_limit__post_repair": -0.316696,
	"cts__timing__drv__max_slew__post_repair": 4752,
	"cts__timing__drv__max_cap_limit__post_repair": -0.317367,
	"cts__timing__drv__max_cap__post_repair": 4608,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 33,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00646492,
	"cts__power__switching__total__post_repair": 0.0460166,
	"cts__power__leakage__total__post_repair": 8.18087e-08,
	"cts__power__total__post_repair": 0.0524816,
	"cts__design__io__post_repair": 212,
	"cts__design__die__area__post_repair": 540000,
	"cts__design__core__area__post_repair": 534332,
	"cts__design__instance__count__post_repair": 18535,
	"cts__design__instance__area__post_repair": 251990,
	"cts__design__instance__count__stdcell__post_repair": 18535,
	"cts__design__instance__area__stdcell__post_repair": 251990,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.471599,
	"cts__design__instance__utilization__stdcell__post_repair": 0.471599,
	"cts__design__instance__displacement__total": 3960,
	"cts__design__instance__displacement__mean": 0.213,
	"cts__design__instance__displacement__max": 16.557,
	"cts__route__wirelength__estimated": 265899,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 265899,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -34.1802,
	"cts__timing__setup__ws": -1.11416,
	"cts__clock__skew__setup": 0,
	"cts__clock__skew__hold": 0,
	"cts__timing__drv__max_slew_limit": -0.31861,
	"cts__timing__drv__max_slew": 4752,
	"cts__timing__drv__max_cap_limit": -0.31918,
	"cts__timing__drv__max_cap": 4608,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 33,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00646478,
	"cts__power__switching__total": 0.0460366,
	"cts__power__leakage__total": 8.18087e-08,
	"cts__power__total": 0.0525015,
	"cts__design__io": 212,
	"cts__design__die__area": 540000,
	"cts__design__core__area": 534332,
	"cts__design__instance__count": 18535,
	"cts__design__instance__area": 251992,
	"cts__design__instance__count__stdcell": 18535,
	"cts__design__instance__area__stdcell": 251992,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.471601,
	"cts__design__instance__utilization__stdcell": 0.471601
}