heat_3d_refsrc_14_Isrc_3_17_9_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - Isrc2))
heat_3d_refsrc_14_Isrc_3_17_9_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - Isrc2))
heat_3d_refsrc_0_Isrc_11_17_5_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else Isnk0)
heat_3d_refsrc_0_Isrc_11_17_5_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else Isnk0)
heat_3d_refsrc_8_Isrc_17_4_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isnk0 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_4_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isnk0 < B1)) then 0 else 1)
heat_3d_refsrc_3_Isrc_10_1_7_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk2 * Isnk0))
heat_3d_refsrc_3_Isrc_10_1_7_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk2 * Isnk0))
heat_3d_refsrc_14_Isrc_12_12_2_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_12_12_2_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_4_5_7_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_5_7_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_18_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_7_18_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_16_1_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_16_1_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_6_12_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_2_6_12_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_3_Isrc_6_14_8_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_3_Isrc_6_14_8_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_9_Isrc_7_10_15_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_10_15_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_14_Isrc_17_14_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (Isnk3 - 4))
heat_3d_refsrc_14_Isrc_17_14_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (Isnk3 - 4))
heat_3d_refsrc_7_Isrc_16_17_2_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_16_17_2_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_17_4_5_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk0 - 6))
heat_3d_refsrc_0_Isrc_17_4_5_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk0 - 6))
heat_3d_refsrc_6_Isrc_13_8_14_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_8_14_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_1_12_13_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_12_13_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_0_Isrc_2_2_5_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 + 4))
heat_3d_refsrc_0_Isrc_2_2_5_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 + 4))
heat_3d_refsrc_10_Isrc_1_6_10_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_6_10_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_10_13_9_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (Isrc1 - 2))
heat_3d_refsrc_13_Isrc_10_13_9_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (Isrc1 - 2))
heat_3d_refsrc_7_Isrc_14_17_2_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_17_2_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_9_4_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_18_9_4_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_8_13_7_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_8_13_7_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_14_14_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isnk0 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_14_14_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isnk0 < B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_19_14_1_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_19_14_1_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 2)
heat_3d_refsrc_6_Isrc_4_5_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_5_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_4_14_18_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_14_18_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_12_9_2_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_18_Isrc_12_9_2_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_19_Isrc_15_14_16_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_14_16_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_11_Isrc_2_7_10_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (Isnk3 - 2))
heat_3d_refsrc_11_Isrc_2_7_10_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (Isnk3 - 2))
heat_3d_refsrc_19_Isrc_18_7_13_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_7_13_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 1)
heat_3d_refsrc_11_Isrc_14_2_11_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else Isnk3)
heat_3d_refsrc_11_Isrc_14_2_11_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else Isnk3)
heat_3d_refsrc_17_Isrc_3_17_5_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_17_Isrc_3_17_5_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_0_Isrc_6_16_6_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 5))
heat_3d_refsrc_0_Isrc_6_16_6_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 5))
