Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 18 22:34:47 2023
| Host         : MyT14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.449        0.000                      0                 6713        0.060        0.000                      0                 6713        3.000        0.000                       0                  2779  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.421        0.000                      0                  126        0.163        0.000                      0                  126        3.000        0.000                       0                    58  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout2          37.389        0.000                      0                  135        0.166        0.000                      0                  135       19.500        0.000                       0                    81  
  clkout3          26.278        0.000                      0                 5156        0.060        0.000                      0                 5156       49.500        0.000                       0                  2637  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.810        0.000                      0                   17        0.198        0.000                      0                   17  
clkout3       clkout2            12.533        0.000                      0                   59        2.437        0.000                      0                   59  
sys_clk_pin   clkout3             5.449        0.000                      0                   11        0.267        0.000                      0                   11  
clkout2       clkout3            17.320        0.000                      0                    2        0.496        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.849        0.000                      0                 1280        0.242        0.000                      0                 1280  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.748ns (24.187%)  route 2.345ns (75.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.528     7.840    uart_tx_ctrl/bitTmr
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.418    14.470    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/C
                         clock pessimism              0.250    14.720    
                         clock uncertainty           -0.035    14.684    
    SLICE_X10Y47         FDRE (Setup_fdre_C_R)       -0.423    14.261    uart_tx_ctrl/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.748ns (24.187%)  route 2.345ns (75.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.528     7.840    uart_tx_ctrl/bitTmr
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.418    14.470    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/C
                         clock pessimism              0.250    14.720    
                         clock uncertainty           -0.035    14.684    
    SLICE_X10Y47         FDRE (Setup_fdre_C_R)       -0.423    14.261    uart_tx_ctrl/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.748ns (24.187%)  route 2.345ns (75.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.528     7.840    uart_tx_ctrl/bitTmr
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.418    14.470    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/C
                         clock pessimism              0.250    14.720    
                         clock uncertainty           -0.035    14.684    
    SLICE_X10Y47         FDRE (Setup_fdre_C_R)       -0.423    14.261    uart_tx_ctrl/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.748ns (24.187%)  route 2.345ns (75.813%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.528     7.840    uart_tx_ctrl/bitTmr
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.418    14.470    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism              0.250    14.720    
                         clock uncertainty           -0.035    14.684    
    SLICE_X10Y47         FDRE (Setup_fdre_C_R)       -0.423    14.261    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.748ns (26.132%)  route 2.114ns (73.868%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.297     7.610    uart_tx_ctrl/bitTmr
    SLICE_X10Y50         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism              0.166    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.423    14.039    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.748ns (26.132%)  route 2.114ns (73.868%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.297     7.610    uart_tx_ctrl/bitTmr
    SLICE_X10Y50         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.280    14.332    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism              0.166    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.423    14.039    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.748ns (24.199%)  route 2.343ns (75.801%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.526     7.839    uart_tx_ctrl/bitTmr
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.418    14.470    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
                         clock pessimism              0.278    14.748    
                         clock uncertainty           -0.035    14.712    
    SLICE_X10Y49         FDRE (Setup_fdre_C_R)       -0.423    14.289    uart_tx_ctrl/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.748ns (24.199%)  route 2.343ns (75.801%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.526     7.839    uart_tx_ctrl/bitTmr
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.418    14.470    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism              0.278    14.748    
                         clock uncertainty           -0.035    14.712    
    SLICE_X10Y49         FDRE (Setup_fdre_C_R)       -0.423    14.289    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.748ns (24.199%)  route 2.343ns (75.801%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.526     7.839    uart_tx_ctrl/bitTmr
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.418    14.470    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/C
                         clock pessimism              0.278    14.748    
                         clock uncertainty           -0.035    14.712    
    SLICE_X10Y49         FDRE (Setup_fdre_C_R)       -0.423    14.289    uart_tx_ctrl/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.748ns (24.199%)  route 2.343ns (75.801%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 14.470 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.537     4.748    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.433     5.181 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.664     5.845    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.105     5.950 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.293    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.398 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.208    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I2_O)        0.105     7.313 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.526     7.839    uart_tx_ctrl/bitTmr
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.418    14.470    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/C
                         clock pessimism              0.278    14.748    
                         clock uncertainty           -0.035    14.712    
    SLICE_X10Y49         FDRE (Setup_fdre_C_R)       -0.423    14.289    uart_tx_ctrl/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.373ns (75.166%)  route 0.123ns (24.834%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  uart_tx_ctrl/bitTmr_reg[10]/Q
                         net (fo=2, routed)           0.123     1.848    uart_tx_ctrl/bitTmr_reg[10]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.004 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.005    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.058 r  uart_tx_ctrl/bitTmr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    uart_tx_ctrl/bitTmr_reg[12]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.192%)  route 0.130ns (26.808%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.670     1.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.129     1.860    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.020 r  uart_tx_ctrl/bitIndex_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    uart_tx_ctrl/bitIndex_reg[0]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.075 r  uart_tx_ctrl/bitIndex_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.075    uart_tx_ctrl/bitIndex_reg[4]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[4]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    uart_tx_ctrl/bitIndex_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.366ns (73.787%)  route 0.130ns (26.213%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.670     1.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.129     1.860    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.020 r  uart_tx_ctrl/bitIndex_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    uart_tx_ctrl/bitIndex_reg[0]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.086 r  uart_tx_ctrl/bitIndex_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.086    uart_tx_ctrl/bitIndex_reg[4]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[6]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    uart_tx_ctrl/bitIndex_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.264%)  route 0.300ns (61.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.670     1.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.300     2.031    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X5Y51          LUT6 (Prop_lut6_I4_O)        0.045     2.076 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     2.076    uart_tx_ctrl/txBit_i_3_n_0
    SLICE_X5Y51          FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y51          FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y51          FDSE (Hold_fdse_C_D)         0.091     1.880    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.409ns (76.846%)  route 0.123ns (23.154%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.642     1.562    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  uart_tx_ctrl/bitTmr_reg[10]/Q
                         net (fo=2, routed)           0.123     1.848    uart_tx_ctrl/bitTmr_reg[10]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.004 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.005    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.094 r  uart_tx_ctrl/bitTmr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.094    uart_tx_ctrl/bitTmr_reg[12]_i_1_n_6
    SLICE_X10Y50         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.391ns (75.045%)  route 0.130ns (24.955%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.670     1.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.129     1.860    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.020 r  uart_tx_ctrl/bitIndex_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    uart_tx_ctrl/bitIndex_reg[0]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.111 r  uart_tx_ctrl/bitIndex_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.111    uart_tx_ctrl/bitIndex_reg[4]_i_1_n_6
    SLICE_X4Y50          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[5]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    uart_tx_ctrl/bitIndex_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.391ns (75.045%)  route 0.130ns (24.955%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.670     1.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.129     1.860    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.020 r  uart_tx_ctrl/bitIndex_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    uart_tx_ctrl/bitIndex_reg[0]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.111 r  uart_tx_ctrl/bitIndex_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.111    uart_tx_ctrl/bitIndex_reg[4]_i_1_n_4
    SLICE_X4Y50          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[7]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    uart_tx_ctrl/bitIndex_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.394ns (75.187%)  route 0.130ns (24.813%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.670     1.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.129     1.860    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.020 r  uart_tx_ctrl/bitIndex_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    uart_tx_ctrl/bitIndex_reg[0]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.060 r  uart_tx_ctrl/bitIndex_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.060    uart_tx_ctrl/bitIndex_reg[4]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.114 r  uart_tx_ctrl/bitIndex_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.114    uart_tx_ctrl/bitIndex_reg[8]_i_1_n_7
    SLICE_X4Y51          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[8]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.894    uart_tx_ctrl/bitIndex_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.405ns (75.698%)  route 0.130ns (24.302%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.670     1.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.129     1.860    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.020 r  uart_tx_ctrl/bitIndex_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    uart_tx_ctrl/bitIndex_reg[0]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.060 r  uart_tx_ctrl/bitIndex_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.060    uart_tx_ctrl/bitIndex_reg[4]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.125 r  uart_tx_ctrl/bitIndex_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.125    uart_tx_ctrl/bitIndex_reg[8]_i_1_n_5
    SLICE_X4Y51          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[10]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.894    uart_tx_ctrl/bitIndex_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.430ns (76.783%)  route 0.130ns (23.217%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.670     1.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.129     1.860    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.020 r  uart_tx_ctrl/bitIndex_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.021    uart_tx_ctrl/bitIndex_reg[0]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.060 r  uart_tx_ctrl/bitIndex_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.060    uart_tx_ctrl/bitIndex_reg[4]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.150 r  uart_tx_ctrl/bitIndex_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.150    uart_tx_ctrl/bitIndex_reg[8]_i_1_n_4
    SLICE_X4Y51          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[11]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.894    uart_tx_ctrl/bitIndex_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y50      uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y50      uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y49      uart_tx_ctrl/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y51      uart_tx_ctrl/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y51      uart_tx_ctrl/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y52      uart_tx_ctrl/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y52      uart_tx_ctrl/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y52      uart_tx_ctrl/bitIndex_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y50      uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y51      uart_tx_ctrl/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y51      uart_tx_ctrl/bitIndex_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y52      uart_tx_ctrl/bitIndex_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y52      uart_tx_ctrl/bitIndex_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y52      uart_tx_ctrl/bitIndex_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y52      uart_tx_ctrl/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y53      uart_tx_ctrl/bitIndex_reg[16]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y50      uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y50      uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y50      uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y49      uart_tx_ctrl/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y49      uart_tx_ctrl/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y51      uart_tx_ctrl/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y51      uart_tx_ctrl/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y52      uart_tx_ctrl/bitIndex_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       37.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.484ns (22.787%)  route 1.640ns (77.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.929     6.939    DISPLAY/seg_an_shift
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[11]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X0Y44          FDSE (Setup_fdse_C_S)       -0.352    44.328    DISPLAY/segment_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         44.328    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.484ns (22.787%)  route 1.640ns (77.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.929     6.939    DISPLAY/seg_an_shift
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[19]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X0Y44          FDSE (Setup_fdse_C_S)       -0.352    44.328    DISPLAY/segment_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         44.328    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.484ns (22.787%)  route 1.640ns (77.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.929     6.939    DISPLAY/seg_an_shift
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[27]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X0Y44          FDSE (Setup_fdse_C_S)       -0.352    44.328    DISPLAY/segment_shift_reg[27]
  -------------------------------------------------------------------
                         required time                         44.328    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.484ns (22.787%)  route 1.640ns (77.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.929     6.939    DISPLAY/seg_an_shift
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[35]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X0Y44          FDSE (Setup_fdse_C_S)       -0.352    44.328    DISPLAY/segment_shift_reg[35]
  -------------------------------------------------------------------
                         required time                         44.328    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.393ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.484ns (22.828%)  route 1.636ns (77.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.925     6.935    DISPLAY/seg_an_shift
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[3]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X1Y44          FDSE (Setup_fdse_C_S)       -0.352    44.328    DISPLAY/segment_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         44.328    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 37.393    

Slack (MET) :             37.393ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[43]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.484ns (22.828%)  route 1.636ns (77.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.925     6.935    DISPLAY/seg_an_shift
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[43]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[43]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X1Y44          FDSE (Setup_fdse_C_S)       -0.352    44.328    DISPLAY/segment_shift_reg[43]
  -------------------------------------------------------------------
                         required time                         44.328    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 37.393    

Slack (MET) :             37.393ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[51]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.484ns (22.828%)  route 1.636ns (77.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.925     6.935    DISPLAY/seg_an_shift
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[51]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[51]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X1Y44          FDSE (Setup_fdse_C_S)       -0.352    44.328    DISPLAY/segment_shift_reg[51]
  -------------------------------------------------------------------
                         required time                         44.328    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 37.393    

Slack (MET) :             37.393ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[59]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.484ns (22.828%)  route 1.636ns (77.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.925     6.935    DISPLAY/seg_an_shift
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[59]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[59]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X1Y44          FDSE (Setup_fdse_C_S)       -0.352    44.328    DISPLAY/segment_shift_reg[59]
  -------------------------------------------------------------------
                         required time                         44.328    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 37.393    

Slack (MET) :             37.527ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.484ns (25.280%)  route 1.431ns (74.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.719     6.729    DISPLAY/seg_an_shift
    SLICE_X2Y44          FDSE                                         r  DISPLAY/segment_shift_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X2Y44          FDSE                                         r  DISPLAY/segment_shift_reg[34]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X2Y44          FDSE (Setup_fdse_C_S)       -0.423    44.257    DISPLAY/segment_shift_reg[34]
  -------------------------------------------------------------------
                         required time                         44.257    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 37.527    

Slack (MET) :             37.527ns  (required time - arrival time)
  Source:                 DISPLAY/seg_an_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[42]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.484ns (25.280%)  route 1.431ns (74.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 44.538 - 40.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.601     4.815    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     5.194 r  DISPLAY/seg_an_count_reg[0]/Q
                         net (fo=4, routed)           0.711     5.905    DISPLAY/seg_an_count[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     6.010 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.719     6.729    DISPLAY/seg_an_shift
    SLICE_X2Y44          FDSE                                         r  DISPLAY/segment_shift_reg[42]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484    44.538    DISPLAY/clk_disp
    SLICE_X2Y44          FDSE                                         r  DISPLAY/segment_shift_reg[42]/C
                         clock pessimism              0.233    44.771    
                         clock uncertainty           -0.091    44.680    
    SLICE_X2Y44          FDSE (Setup_fdse_C_S)       -0.423    44.257    DISPLAY/segment_shift_reg[42]
  -------------------------------------------------------------------
                         required time                         44.257    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 37.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DISPLAY/segment_shift_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X1Y45          FDSE                                         r  DISPLAY/segment_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDSE (Prop_fdse_C_Q)         0.141     1.731 r  DISPLAY/segment_shift_reg[13]/Q
                         net (fo=1, routed)           0.108     1.839    DISPLAY/segment_shift_reg_n_0_[13]
    SLICE_X0Y45          FDSE                                         r  DISPLAY/segment_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X0Y45          FDSE                                         r  DISPLAY/segment_shift_reg[5]/C
                         clock pessimism             -0.509     1.603    
    SLICE_X0Y45          FDSE (Hold_fdse_C_D)         0.070     1.673    DISPLAY/segment_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DISPLAY/segment_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[56]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X3Y46          FDSE                                         r  DISPLAY/segment_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDSE (Prop_fdse_C_Q)         0.141     1.731 r  DISPLAY/segment_shift_reg[0]/Q
                         net (fo=2, routed)           0.117     1.848    DISPLAY/segment_shift_reg_n_0_[0]
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[56]/C
                         clock pessimism             -0.509     1.603    
    SLICE_X2Y46          FDSE (Hold_fdse_C_D)         0.063     1.666    DISPLAY/segment_shift_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DISPLAY/segment_shift_reg[61]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[53]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.477%)  route 0.113ns (44.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X0Y45          FDSE                                         r  DISPLAY/segment_shift_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDSE (Prop_fdse_C_Q)         0.141     1.731 r  DISPLAY/segment_shift_reg[61]/Q
                         net (fo=1, routed)           0.113     1.844    DISPLAY/segment_shift_reg_n_0_[61]
    SLICE_X0Y45          FDSE                                         r  DISPLAY/segment_shift_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X0Y45          FDSE                                         r  DISPLAY/segment_shift_reg[53]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X0Y45          FDSE (Hold_fdse_C_D)         0.066     1.656    DISPLAY/segment_shift_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DISPLAY/segment_shift_reg[33]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.653%)  route 0.104ns (42.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X1Y46          FDSE                                         r  DISPLAY/segment_shift_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDSE (Prop_fdse_C_Q)         0.141     1.731 r  DISPLAY/segment_shift_reg[33]/Q
                         net (fo=1, routed)           0.104     1.834    DISPLAY/segment_shift_reg_n_0_[33]
    SLICE_X1Y46          FDSE                                         r  DISPLAY/segment_shift_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X1Y46          FDSE                                         r  DISPLAY/segment_shift_reg[25]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X1Y46          FDSE (Hold_fdse_C_D)         0.047     1.637    DISPLAY/segment_shift_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DISPLAY/segment_shift_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.488%)  route 0.143ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDSE (Prop_fdse_C_Q)         0.164     1.754 r  DISPLAY/segment_shift_reg[8]/Q
                         net (fo=1, routed)           0.143     1.897    DISPLAY/segment_shift_reg_n_0_[8]
    SLICE_X3Y46          FDSE                                         r  DISPLAY/segment_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X3Y46          FDSE                                         r  DISPLAY/segment_shift_reg[0]/C
                         clock pessimism             -0.509     1.603    
    SLICE_X3Y46          FDSE (Hold_fdse_C_D)         0.070     1.673    DISPLAY/segment_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 DISPLAY/seg_an_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/seg_an_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.474%)  route 0.133ns (48.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  DISPLAY/seg_an_shift_reg[2]/Q
                         net (fo=2, routed)           0.133     1.864    DISPLAY/seg_an_shift_reg_n_0_[2]
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[3]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.047     1.637    DISPLAY/seg_an_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 DISPLAY/seg_an_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/seg_an_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.273%)  route 0.127ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128     1.718 r  DISPLAY/seg_an_shift_reg[6]/Q
                         net (fo=2, routed)           0.127     1.845    DISPLAY/seg_an_shift_reg_n_0_[6]
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[7]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.025     1.615    DISPLAY/seg_an_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 DISPLAY/segment_shift_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/segment_shift_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X3Y44          FDSE                                         r  DISPLAY/segment_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDSE (Prop_fdse_C_Q)         0.141     1.731 r  DISPLAY/segment_shift_reg[10]/Q
                         net (fo=1, routed)           0.169     1.900    DISPLAY/segment_shift_reg_n_0_[10]
    SLICE_X3Y44          FDSE                                         r  DISPLAY/segment_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X3Y44          FDSE                                         r  DISPLAY/segment_shift_reg[2]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X3Y44          FDSE (Hold_fdse_C_D)         0.072     1.662    DISPLAY/segment_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DISPLAY/seg_an_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/seg_an_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.910%)  route 0.134ns (51.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128     1.718 r  DISPLAY/seg_an_shift_reg[5]/Q
                         net (fo=2, routed)           0.134     1.852    DISPLAY/seg_an_shift_reg_n_0_[5]
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[6]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.023     1.613    DISPLAY/seg_an_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 DISPLAY/seg_an_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/seg_an_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.663%)  route 0.130ns (50.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.668     1.590    DISPLAY/clk_disp
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128     1.718 r  DISPLAY/seg_an_shift_reg[4]/Q
                         net (fo=2, routed)           0.130     1.848    DISPLAY/seg_an_shift_reg_n_0_[4]
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X0Y46          FDRE                                         r  DISPLAY/seg_an_shift_reg[5]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.017     1.607    DISPLAY/seg_an_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y79      BTN_SCAN/result_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y46      DISPLAY/seg_an_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y46      DISPLAY/seg_an_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y46      DISPLAY/seg_an_count_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X4Y46      DISPLAY/segment_shift_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X4Y46      DISPLAY/segment_shift_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       26.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.278ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        20.656ns  (logic 4.203ns (20.348%)  route 16.453ns (79.652%))
  Logic Levels:           24  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.612    65.093    core/hazard_unit/Datain_MEM[5]
    SLICE_X10Y73         LUT4 (Prop_lut4_I2_O)        0.105    65.198 r  core/hazard_unit/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.350    65.548    core/hazard_unit/B_EX[16]_i_2_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.105    65.653 r  core/hazard_unit/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.978    66.630    core/reg_EXE_MEM/rs2_data_ID[2]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.105    66.735 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    66.735    core/reg_EXE_MEM/Q[31]_i_58_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    67.175 r  core/reg_EXE_MEM/Q_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.175    core/reg_EXE_MEM/Q_reg[31]_i_31_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.273 r  core/reg_EXE_MEM/Q_reg[31]_i_19/CO[3]
                         net (fo=8, routed)           1.742    69.016    core/reg_EXE_MEM/Q[31]_i_39[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.105    69.121 r  core/reg_EXE_MEM/Q[31]_i_14/O
                         net (fo=1, routed)           0.464    69.585    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.105    69.690 r  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          1.186    70.876    core/mux_IF/cmp_res_ID
    SLICE_X12Y73         LUT5 (Prop_lut5_I2_O)        0.105    70.981 r  core/mux_IF/Q[19]_i_1/O
                         net (fo=2, routed)           0.344    71.324    core/U1_3/D[12]
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.105    71.429 r  core/U1_3/buffer_reg_i_667/O
                         net (fo=1, routed)           0.000    71.429    core/U1_3/buffer_reg_i_667_n_0
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I0_O)      0.173    71.602 r  core/U1_3/buffer_reg_i_360/O
                         net (fo=2, routed)           1.157    72.759    core/U1_3/reg_counter_reg[3]_6
    SLICE_X14Y57         LUT3 (Prop_lut3_I2_O)        0.254    73.013 r  core/U1_3/buffer_reg_i_269/O
                         net (fo=1, routed)           0.592    73.604    core/reg_IF_ID/Test_signal[3]
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.264    73.868 f  core/reg_IF_ID/buffer_reg_i_158/O
                         net (fo=6, routed)           1.330    75.199    DEBUG_CTRL/buffer_reg_i_20_0
    SLICE_X24Y49         LUT3 (Prop_lut3_I2_O)        0.105    75.304 r  DEBUG_CTRL/buffer_reg_i_205/O
                         net (fo=2, routed)           0.321    75.625    DEBUG_CTRL/buffer_reg_i_205_n_0
    SLICE_X25Y49         LUT4 (Prop_lut4_I0_O)        0.108    75.733 f  DEBUG_CTRL/buffer_reg_i_104/O
                         net (fo=1, routed)           0.637    76.370    DEBUG_CTRL/buffer_reg_i_104_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I1_O)        0.267    76.637 r  DEBUG_CTRL/buffer_reg_i_34/O
                         net (fo=1, routed)           0.330    76.967    DEBUG_CTRL/buffer_reg_i_34_n_0
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.105    77.072 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           0.860    77.932    UART_BUFF/DIADI[0]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.316   104.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.530    
                         clock uncertainty           -0.106   104.424    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.214   104.210    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.210    
                         arrival time                         -77.932    
  -------------------------------------------------------------------
                         slack                                 26.278    

Slack (MET) :             26.484ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        20.450ns  (logic 4.334ns (21.194%)  route 16.116ns (78.807%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.612    65.093    core/hazard_unit/Datain_MEM[5]
    SLICE_X10Y73         LUT4 (Prop_lut4_I2_O)        0.105    65.198 r  core/hazard_unit/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.350    65.548    core/hazard_unit/B_EX[16]_i_2_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.105    65.653 r  core/hazard_unit/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.978    66.630    core/reg_EXE_MEM/rs2_data_ID[2]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.105    66.735 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    66.735    core/reg_EXE_MEM/Q[31]_i_58_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    67.175 r  core/reg_EXE_MEM/Q_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.175    core/reg_EXE_MEM/Q_reg[31]_i_31_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.273 r  core/reg_EXE_MEM/Q_reg[31]_i_19/CO[3]
                         net (fo=8, routed)           1.742    69.016    core/reg_EXE_MEM/Q[31]_i_39[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.105    69.121 r  core/reg_EXE_MEM/Q[31]_i_14/O
                         net (fo=1, routed)           0.464    69.585    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.105    69.690 r  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          1.186    70.876    core/mux_IF/cmp_res_ID
    SLICE_X12Y73         LUT5 (Prop_lut5_I2_O)        0.105    70.981 f  core/mux_IF/Q[19]_i_1/O
                         net (fo=2, routed)           0.344    71.324    core/U1_3/D[12]
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.105    71.429 f  core/U1_3/buffer_reg_i_667/O
                         net (fo=1, routed)           0.000    71.429    core/U1_3/buffer_reg_i_667_n_0
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I0_O)      0.173    71.602 f  core/U1_3/buffer_reg_i_360/O
                         net (fo=2, routed)           1.157    72.759    core/U1_3/reg_counter_reg[3]_6
    SLICE_X14Y57         LUT3 (Prop_lut3_I2_O)        0.254    73.013 f  core/U1_3/buffer_reg_i_269/O
                         net (fo=1, routed)           0.592    73.604    core/reg_IF_ID/Test_signal[3]
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.264    73.868 r  core/reg_IF_ID/buffer_reg_i_158/O
                         net (fo=6, routed)           1.473    75.342    DEBUG_CTRL/buffer_reg_i_20_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I0_O)        0.105    75.447 f  DEBUG_CTRL/buffer_reg_i_311/O
                         net (fo=2, routed)           0.610    76.057    DEBUG_CTRL/buffer_reg_i_311_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I4_O)        0.105    76.162 r  DEBUG_CTRL/buffer_reg_i_189/O
                         net (fo=1, routed)           0.000    76.162    DEBUG_CTRL/buffer_reg_i_189_n_0
    SLICE_X30Y49         MUXF7 (Prop_muxf7_I0_O)      0.173    76.335 r  DEBUG_CTRL/buffer_reg_i_87/O
                         net (fo=1, routed)           0.000    76.335    DEBUG_CTRL/buffer_reg_i_87_n_0
    SLICE_X30Y49         MUXF8 (Prop_muxf8_I1_O)      0.074    76.409 r  DEBUG_CTRL/buffer_reg_i_28/O
                         net (fo=1, routed)           0.391    76.800    DEBUG_CTRL/buffer_reg_i_28_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.259    77.059 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           0.667    77.726    UART_BUFF/DIADI[1]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.316   104.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.530    
                         clock uncertainty           -0.106   104.424    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.214   104.210    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.210    
                         arrival time                         -77.726    
  -------------------------------------------------------------------
                         slack                                 26.484    

Slack (MET) :             26.651ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        20.283ns  (logic 3.740ns (18.439%)  route 16.543ns (81.561%))
  Logic Levels:           23  (CARRY4=2 LUT2=2 LUT4=3 LUT5=3 LUT6=10 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.612    65.093    core/hazard_unit/Datain_MEM[5]
    SLICE_X10Y73         LUT4 (Prop_lut4_I2_O)        0.105    65.198 r  core/hazard_unit/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.350    65.548    core/hazard_unit/B_EX[16]_i_2_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.105    65.653 r  core/hazard_unit/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.978    66.630    core/reg_EXE_MEM/rs2_data_ID[2]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.105    66.735 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    66.735    core/reg_EXE_MEM/Q[31]_i_58_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    67.175 r  core/reg_EXE_MEM/Q_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.175    core/reg_EXE_MEM/Q_reg[31]_i_31_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.273 r  core/reg_EXE_MEM/Q_reg[31]_i_19/CO[3]
                         net (fo=8, routed)           1.742    69.016    core/reg_EXE_MEM/Q[31]_i_39[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.105    69.121 r  core/reg_EXE_MEM/Q[31]_i_14/O
                         net (fo=1, routed)           0.464    69.585    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.105    69.690 r  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          1.760    71.450    core/mux_IF/cmp_res_ID
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.105    71.555 f  core/mux_IF/Q[29]_i_1/O
                         net (fo=2, routed)           0.538    72.093    core/U1_3/D[21]
    SLICE_X34Y74         LUT6 (Prop_lut6_I3_O)        0.105    72.198 f  core/U1_3/buffer_reg_i_700/O
                         net (fo=1, routed)           0.399    72.596    core/U1_3/buffer_reg_i_700_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.105    72.701 f  core/U1_3/buffer_reg_i_378/O
                         net (fo=1, routed)           0.448    73.149    core/reg_EXE_MEM/Test_signal[4]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.105    73.254 r  core/reg_EXE_MEM/buffer_reg_i_223/O
                         net (fo=7, routed)           1.667    74.921    core/reg_EXE_MEM/buffer_reg_i_223_n_0
    SLICE_X27Y49         LUT4 (Prop_lut4_I0_O)        0.126    75.047 r  core/reg_EXE_MEM/buffer_reg_i_153/O
                         net (fo=2, routed)           0.243    75.290    core/reg_EXE_MEM/buffer_reg_i_153_n_0
    SLICE_X25Y49         LUT2 (Prop_lut2_I1_O)        0.267    75.557 f  core/reg_EXE_MEM/buffer_reg_i_70/O
                         net (fo=1, routed)           0.323    75.880    DEBUG_CTRL/buffer_reg_9
    SLICE_X25Y47         LUT6 (Prop_lut6_I4_O)        0.105    75.985 r  DEBUG_CTRL/buffer_reg_i_21/O
                         net (fo=1, routed)           0.669    76.653    DEBUG_CTRL/buffer_reg_i_21_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I5_O)        0.105    76.758 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           0.801    77.559    UART_BUFF/DIADI[3]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.316   104.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.530    
                         clock uncertainty           -0.106   104.424    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.214   104.210    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.210    
                         arrival time                         -77.559    
  -------------------------------------------------------------------
                         slack                                 26.651    

Slack (MET) :             26.824ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        20.110ns  (logic 3.717ns (18.484%)  route 16.393ns (81.517%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.487    64.968    core/reg_IF_ID/Datain_MEM[5]
    SLICE_X11Y72         LUT4 (Prop_lut4_I2_O)        0.105    65.073 r  core/reg_IF_ID/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.312    65.386    core/reg_IF_ID/A_EX[16]_i_2_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I0_O)        0.105    65.491 r  core/reg_IF_ID/A_EX[16]_i_1/O
                         net (fo=6, routed)           1.039    66.529    core/reg_EXE_MEM/rs1_data_ID[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.105    66.634 r  core/reg_EXE_MEM/Q[31]_i_48/O
                         net (fo=1, routed)           0.000    66.634    core/reg_EXE_MEM/Q[31]_i_48_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    67.091 r  core/reg_EXE_MEM/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.091    core/reg_EXE_MEM/Q_reg[31]_i_27_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.281 f  core/reg_EXE_MEM/Q_reg[31]_i_15/CO[2]
                         net (fo=4, routed)           1.767    69.048    core/reg_EXE_MEM/CO[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.261    69.309 r  core/reg_EXE_MEM/IR_ID[31]_i_13/O
                         net (fo=7, routed)           0.851    70.160    core/reg_IF_ID/PCurrent_ID_reg[31]_2
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.105    70.265 r  core/reg_IF_ID/IR_ID[31]_i_6/O
                         net (fo=41, routed)          1.321    71.587    core/U1_3/Branch_ctrl
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.105    71.692 f  core/U1_3/buffer_reg_i_576/O
                         net (fo=1, routed)           0.445    72.137    core/U1_3/buffer_reg_i_576_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I5_O)        0.105    72.242 f  core/U1_3/buffer_reg_i_319/O
                         net (fo=1, routed)           0.724    72.966    core/U1_3_n_44
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.105    73.071 f  core/buffer_reg_i_192/O
                         net (fo=6, routed)           1.611    74.682    core/reg_EXE_MEM/debug_data[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.105    74.787 r  core/reg_EXE_MEM/buffer_reg_i_141/O
                         net (fo=1, routed)           0.918    75.705    DEBUG_CTRL/buffer_reg_i_13_2
    SLICE_X27Y49         LUT6 (Prop_lut6_I4_O)        0.105    75.810 r  DEBUG_CTRL/buffer_reg_i_43/O
                         net (fo=1, routed)           0.113    75.923    DEBUG_CTRL/buffer_reg_i_43_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.105    76.028 r  DEBUG_CTRL/buffer_reg_i_13/O
                         net (fo=2, routed)           0.599    76.627    DEBUG_CTRL/buffer_reg_i_13_n_0
    SLICE_X21Y48         LUT6 (Prop_lut6_I2_O)        0.105    76.732 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           0.654    77.386    UART_BUFF/DIADI[4]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.316   104.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.530    
                         clock uncertainty           -0.106   104.424    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.214   104.210    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.210    
                         arrival time                         -77.386    
  -------------------------------------------------------------------
                         slack                                 26.824    

Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        19.931ns  (logic 3.959ns (19.863%)  route 15.972ns (80.137%))
  Logic Levels:           24  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=11 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.612    65.093    core/hazard_unit/Datain_MEM[5]
    SLICE_X10Y73         LUT4 (Prop_lut4_I2_O)        0.105    65.198 r  core/hazard_unit/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.350    65.548    core/hazard_unit/B_EX[16]_i_2_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.105    65.653 r  core/hazard_unit/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.978    66.630    core/reg_EXE_MEM/rs2_data_ID[2]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.105    66.735 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    66.735    core/reg_EXE_MEM/Q[31]_i_58_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    67.175 r  core/reg_EXE_MEM/Q_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.175    core/reg_EXE_MEM/Q_reg[31]_i_31_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.273 r  core/reg_EXE_MEM/Q_reg[31]_i_19/CO[3]
                         net (fo=8, routed)           1.742    69.016    core/reg_EXE_MEM/Q[31]_i_39[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.105    69.121 r  core/reg_EXE_MEM/Q[31]_i_14/O
                         net (fo=1, routed)           0.464    69.585    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.105    69.690 r  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          1.760    71.450    core/mux_IF/cmp_res_ID
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.105    71.555 r  core/mux_IF/Q[29]_i_1/O
                         net (fo=2, routed)           0.538    72.093    core/U1_3/D[21]
    SLICE_X34Y74         LUT6 (Prop_lut6_I3_O)        0.105    72.198 r  core/U1_3/buffer_reg_i_700/O
                         net (fo=1, routed)           0.399    72.596    core/U1_3/buffer_reg_i_700_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.105    72.701 r  core/U1_3/buffer_reg_i_378/O
                         net (fo=1, routed)           0.448    73.149    core/reg_EXE_MEM/Test_signal[4]
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.105    73.254 f  core/reg_EXE_MEM/buffer_reg_i_223/O
                         net (fo=7, routed)           1.427    74.682    core/reg_EXE_MEM/buffer_reg_i_223_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I5_O)        0.105    74.787 r  core/reg_EXE_MEM/buffer_reg_i_224/O
                         net (fo=1, routed)           0.544    75.331    DEBUG_CTRL/buffer_reg_i_39_1
    SLICE_X25Y47         LUT6 (Prop_lut6_I3_O)        0.105    75.436 r  DEBUG_CTRL/buffer_reg_i_121/O
                         net (fo=1, routed)           0.000    75.436    DEBUG_CTRL/buffer_reg_i_121_n_0
    SLICE_X25Y47         MUXF7 (Prop_muxf7_I1_O)      0.182    75.618 r  DEBUG_CTRL/buffer_reg_i_39/O
                         net (fo=1, routed)           0.458    76.076    DEBUG_CTRL/buffer_reg_i_39_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I5_O)        0.252    76.328 r  DEBUG_CTRL/buffer_reg_i_10/O
                         net (fo=1, routed)           0.000    76.328    DEBUG_CTRL/buffer_reg_i_10_n_0
    SLICE_X27Y47         MUXF7 (Prop_muxf7_I0_O)      0.178    76.506 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           0.702    77.208    UART_BUFF/DIADI[6]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.316   104.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.530    
                         clock uncertainty           -0.106   104.424    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.361   104.063    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.063    
                         arrival time                         -77.208    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             26.861ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        20.072ns  (logic 4.038ns (20.117%)  route 16.035ns (79.883%))
  Logic Levels:           24  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=11 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.612    65.093    core/hazard_unit/Datain_MEM[5]
    SLICE_X10Y73         LUT4 (Prop_lut4_I2_O)        0.105    65.198 r  core/hazard_unit/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.350    65.548    core/hazard_unit/B_EX[16]_i_2_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.105    65.653 r  core/hazard_unit/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.978    66.630    core/reg_EXE_MEM/rs2_data_ID[2]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.105    66.735 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000    66.735    core/reg_EXE_MEM/Q[31]_i_58_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    67.175 r  core/reg_EXE_MEM/Q_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    67.175    core/reg_EXE_MEM/Q_reg[31]_i_31_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.273 r  core/reg_EXE_MEM/Q_reg[31]_i_19/CO[3]
                         net (fo=8, routed)           1.742    69.016    core/reg_EXE_MEM/Q[31]_i_39[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.105    69.121 r  core/reg_EXE_MEM/Q[31]_i_14/O
                         net (fo=1, routed)           0.464    69.585    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.105    69.690 r  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          1.186    70.876    core/mux_IF/cmp_res_ID
    SLICE_X12Y73         LUT5 (Prop_lut5_I2_O)        0.105    70.981 f  core/mux_IF/Q[19]_i_1/O
                         net (fo=2, routed)           0.344    71.324    core/U1_3/D[12]
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.105    71.429 f  core/U1_3/buffer_reg_i_667/O
                         net (fo=1, routed)           0.000    71.429    core/U1_3/buffer_reg_i_667_n_0
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I0_O)      0.173    71.602 f  core/U1_3/buffer_reg_i_360/O
                         net (fo=2, routed)           1.157    72.759    core/U1_3/reg_counter_reg[3]_6
    SLICE_X14Y57         LUT3 (Prop_lut3_I2_O)        0.254    73.013 f  core/U1_3/buffer_reg_i_269/O
                         net (fo=1, routed)           0.592    73.604    core/reg_IF_ID/Test_signal[3]
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.264    73.868 r  core/reg_IF_ID/buffer_reg_i_158/O
                         net (fo=6, routed)           1.191    75.059    DEBUG_CTRL/buffer_reg_i_20_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.105    75.164 f  DEBUG_CTRL/buffer_reg_i_79/O
                         net (fo=2, routed)           0.332    75.496    DEBUG_CTRL/buffer_reg_i_79_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.105    75.601 f  DEBUG_CTRL/buffer_reg_i_81/O
                         net (fo=1, routed)           0.343    75.944    DEBUG_CTRL/buffer_reg_i_81_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.105    76.049 r  DEBUG_CTRL/buffer_reg_i_26/O
                         net (fo=1, routed)           0.540    76.588    DEBUG_CTRL/buffer_reg_i_26_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.105    76.693 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           0.656    77.349    UART_BUFF/DIADI[2]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.316   104.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.530    
                         clock uncertainty           -0.106   104.424    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.214   104.210    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.210    
                         arrival time                         -77.349    
  -------------------------------------------------------------------
                         slack                                 26.861    

Slack (MET) :             27.048ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        19.886ns  (logic 3.717ns (18.691%)  route 16.169ns (81.309%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.487    64.968    core/reg_IF_ID/Datain_MEM[5]
    SLICE_X11Y72         LUT4 (Prop_lut4_I2_O)        0.105    65.073 r  core/reg_IF_ID/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.312    65.386    core/reg_IF_ID/A_EX[16]_i_2_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I0_O)        0.105    65.491 r  core/reg_IF_ID/A_EX[16]_i_1/O
                         net (fo=6, routed)           1.039    66.529    core/reg_EXE_MEM/rs1_data_ID[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.105    66.634 r  core/reg_EXE_MEM/Q[31]_i_48/O
                         net (fo=1, routed)           0.000    66.634    core/reg_EXE_MEM/Q[31]_i_48_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    67.091 r  core/reg_EXE_MEM/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.091    core/reg_EXE_MEM/Q_reg[31]_i_27_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.281 f  core/reg_EXE_MEM/Q_reg[31]_i_15/CO[2]
                         net (fo=4, routed)           1.767    69.048    core/reg_EXE_MEM/CO[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.261    69.309 r  core/reg_EXE_MEM/IR_ID[31]_i_13/O
                         net (fo=7, routed)           0.851    70.160    core/reg_IF_ID/PCurrent_ID_reg[31]_2
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.105    70.265 r  core/reg_IF_ID/IR_ID[31]_i_6/O
                         net (fo=41, routed)          1.321    71.587    core/U1_3/Branch_ctrl
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.105    71.692 f  core/U1_3/buffer_reg_i_576/O
                         net (fo=1, routed)           0.445    72.137    core/U1_3/buffer_reg_i_576_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I5_O)        0.105    72.242 f  core/U1_3/buffer_reg_i_319/O
                         net (fo=1, routed)           0.724    72.966    core/U1_3_n_44
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.105    73.071 f  core/buffer_reg_i_192/O
                         net (fo=6, routed)           1.611    74.682    core/reg_EXE_MEM/debug_data[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.105    74.787 r  core/reg_EXE_MEM/buffer_reg_i_141/O
                         net (fo=1, routed)           0.918    75.705    DEBUG_CTRL/buffer_reg_i_13_2
    SLICE_X27Y49         LUT6 (Prop_lut6_I4_O)        0.105    75.810 r  DEBUG_CTRL/buffer_reg_i_43/O
                         net (fo=1, routed)           0.113    75.923    DEBUG_CTRL/buffer_reg_i_43_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.105    76.028 r  DEBUG_CTRL/buffer_reg_i_13/O
                         net (fo=2, routed)           0.371    76.400    DEBUG_CTRL/buffer_reg_i_13_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.105    76.505 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           0.658    77.162    UART_BUFF/DIADI[5]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.316   104.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.530    
                         clock uncertainty           -0.106   104.424    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.214   104.210    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.210    
                         arrival time                         -77.162    
  -------------------------------------------------------------------
                         slack                                 27.048    

Slack (MET) :             32.380ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.132ns  (logic 3.087ns (18.018%)  route 14.046ns (81.982%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 106.588 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.487    64.968    core/reg_IF_ID/Datain_MEM[5]
    SLICE_X11Y72         LUT4 (Prop_lut4_I2_O)        0.105    65.073 r  core/reg_IF_ID/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.312    65.386    core/reg_IF_ID/A_EX[16]_i_2_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I0_O)        0.105    65.491 r  core/reg_IF_ID/A_EX[16]_i_1/O
                         net (fo=6, routed)           1.039    66.529    core/reg_EXE_MEM/rs1_data_ID[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.105    66.634 r  core/reg_EXE_MEM/Q[31]_i_48/O
                         net (fo=1, routed)           0.000    66.634    core/reg_EXE_MEM/Q[31]_i_48_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    67.091 r  core/reg_EXE_MEM/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.091    core/reg_EXE_MEM/Q_reg[31]_i_27_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.281 r  core/reg_EXE_MEM/Q_reg[31]_i_15/CO[2]
                         net (fo=4, routed)           1.767    69.048    core/reg_EXE_MEM/CO[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.261    69.309 f  core/reg_EXE_MEM/IR_ID[31]_i_13/O
                         net (fo=7, routed)           0.851    70.160    core/reg_IF_ID/PCurrent_ID_reg[31]_2
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.105    70.265 f  core/reg_IF_ID/IR_ID[31]_i_6/O
                         net (fo=41, routed)          1.666    71.932    core/reg_IF_ID/Branch_ctrl
    SLICE_X13Y76         LUT2 (Prop_lut2_I1_O)        0.105    72.037 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.372    74.409    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X34Y54         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597   104.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.735 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505   105.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.317 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.271   106.588    core/reg_IF_ID/debug_clk
    SLICE_X34Y54         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/C
                         clock pessimism              0.444   107.031    
                         clock uncertainty           -0.106   106.925    
    SLICE_X34Y54         FDCE (Setup_fdce_C_CE)      -0.136   106.789    core/reg_IF_ID/PCurrent_ID_reg[1]
  -------------------------------------------------------------------
                         required time                        106.789    
                         arrival time                         -74.409    
  -------------------------------------------------------------------
                         slack                                 32.380    

Slack (MET) :             32.496ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.017ns  (logic 3.087ns (18.140%)  route 13.930ns (81.860%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.589ns = ( 106.589 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.487    64.968    core/reg_IF_ID/Datain_MEM[5]
    SLICE_X11Y72         LUT4 (Prop_lut4_I2_O)        0.105    65.073 r  core/reg_IF_ID/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.312    65.386    core/reg_IF_ID/A_EX[16]_i_2_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I0_O)        0.105    65.491 r  core/reg_IF_ID/A_EX[16]_i_1/O
                         net (fo=6, routed)           1.039    66.529    core/reg_EXE_MEM/rs1_data_ID[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.105    66.634 r  core/reg_EXE_MEM/Q[31]_i_48/O
                         net (fo=1, routed)           0.000    66.634    core/reg_EXE_MEM/Q[31]_i_48_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    67.091 r  core/reg_EXE_MEM/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.091    core/reg_EXE_MEM/Q_reg[31]_i_27_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.281 r  core/reg_EXE_MEM/Q_reg[31]_i_15/CO[2]
                         net (fo=4, routed)           1.767    69.048    core/reg_EXE_MEM/CO[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.261    69.309 f  core/reg_EXE_MEM/IR_ID[31]_i_13/O
                         net (fo=7, routed)           0.851    70.160    core/reg_IF_ID/PCurrent_ID_reg[31]_2
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.105    70.265 f  core/reg_IF_ID/IR_ID[31]_i_6/O
                         net (fo=41, routed)          1.666    71.932    core/reg_IF_ID/Branch_ctrl
    SLICE_X13Y76         LUT2 (Prop_lut2_I1_O)        0.105    72.037 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.257    74.294    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X30Y54         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597   104.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.735 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505   105.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.317 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.272   106.589    core/reg_IF_ID/debug_clk
    SLICE_X30Y54         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/C
                         clock pessimism              0.444   107.032    
                         clock uncertainty           -0.106   106.926    
    SLICE_X30Y54         FDCE (Setup_fdce_C_CE)      -0.136   106.790    core/reg_IF_ID/PCurrent_ID_reg[2]
  -------------------------------------------------------------------
                         required time                        106.790    
                         arrival time                         -74.294    
  -------------------------------------------------------------------
                         slack                                 32.496    

Slack (MET) :             32.496ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[107][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.017ns  (logic 3.087ns (18.140%)  route 13.930ns (81.860%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.589ns = ( 106.589 - 100.000 ) 
    Source Clock Delay      (SCD):    7.276ns = ( 57.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.786    55.000    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.105 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.569    55.673    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.754 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.522    57.276    core/data_ram/debug_clk
    SLICE_X68Y46         FDRE                                         r  core/data_ram/data_reg[107][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.384    57.660 r  core/data_ram/data_reg[107][7]/Q
                         net (fo=5, routed)           1.163    58.823    core/data_ram/data_reg[107][7]_0[7]
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.105    58.928 r  core/data_ram/MDR_WB[31]_i_111/O
                         net (fo=1, routed)           0.000    58.928    core/data_ram/MDR_WB[31]_i_111_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    59.106 r  core/data_ram/MDR_WB_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    59.106    core/data_ram/MDR_WB_reg[31]_i_52_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I1_O)      0.079    59.185 r  core/data_ram/MDR_WB_reg[31]_i_22/O
                         net (fo=1, routed)           1.105    60.290    core/data_ram/MDR_WB_reg[31]_i_22_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.264    60.554 r  core/data_ram/MDR_WB[31]_i_8/O
                         net (fo=2, routed)           0.000    60.554    core/data_ram/ALUO_MEM_reg[5]_10
    SLICE_X44Y61         MUXF7 (Prop_muxf7_I1_O)      0.182    60.736 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=4, routed)           0.792    61.529    core/reg_EXE_MEM/MDR_WB_reg[15]
    SLICE_X39Y61         LUT5 (Prop_lut5_I4_O)        0.252    61.781 f  core/reg_EXE_MEM/A_EX[30]_i_10/O
                         net (fo=15, routed)          0.933    62.714    core/reg_EXE_MEM/A_EX[30]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.105    62.819 r  core/reg_EXE_MEM/MDR_WB[16]_i_2/O
                         net (fo=2, routed)           1.558    64.377    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_18
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.105    64.482 r  core/reg_EXE_MEM/Datao_MEM[16]_i_2/O
                         net (fo=6, routed)           0.487    64.968    core/reg_IF_ID/Datain_MEM[5]
    SLICE_X11Y72         LUT4 (Prop_lut4_I2_O)        0.105    65.073 r  core/reg_IF_ID/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.312    65.386    core/reg_IF_ID/A_EX[16]_i_2_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I0_O)        0.105    65.491 r  core/reg_IF_ID/A_EX[16]_i_1/O
                         net (fo=6, routed)           1.039    66.529    core/reg_EXE_MEM/rs1_data_ID[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I5_O)        0.105    66.634 r  core/reg_EXE_MEM/Q[31]_i_48/O
                         net (fo=1, routed)           0.000    66.634    core/reg_EXE_MEM/Q[31]_i_48_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    67.091 r  core/reg_EXE_MEM/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.091    core/reg_EXE_MEM/Q_reg[31]_i_27_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.281 r  core/reg_EXE_MEM/Q_reg[31]_i_15/CO[2]
                         net (fo=4, routed)           1.767    69.048    core/reg_EXE_MEM/CO[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.261    69.309 f  core/reg_EXE_MEM/IR_ID[31]_i_13/O
                         net (fo=7, routed)           0.851    70.160    core/reg_IF_ID/PCurrent_ID_reg[31]_2
    SLICE_X14Y55         LUT5 (Prop_lut5_I1_O)        0.105    70.265 f  core/reg_IF_ID/IR_ID[31]_i_6/O
                         net (fo=41, routed)          1.666    71.932    core/reg_IF_ID/Branch_ctrl
    SLICE_X13Y76         LUT2 (Prop_lut2_I1_O)        0.105    72.037 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.257    74.294    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X30Y54         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597   104.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084   104.735 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505   105.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.317 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.272   106.589    core/reg_IF_ID/debug_clk
    SLICE_X30Y54         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/C
                         clock pessimism              0.444   107.032    
                         clock uncertainty           -0.106   106.926    
    SLICE_X30Y54         FDCE (Setup_fdce_C_CE)      -0.136   106.790    core/reg_IF_ID/PCurrent_ID_reg[8]
  -------------------------------------------------------------------
                         required time                        106.790    
                         arrival time                         -74.294    
  -------------------------------------------------------------------
                         slack                                 32.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.284%)  route 0.157ns (52.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.573     1.494    UART_BUFF/clk_cpu
    SLICE_X9Y53          FDRE                                         r  UART_BUFF/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_BUFF/head_reg[2]/Q
                         net (fo=9, routed)           0.157     1.793    UART_BUFF/head_reg_rep[2]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.883     2.050    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.550    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.733    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.043%)  route 0.179ns (55.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/head_reg[5]/Q
                         net (fo=5, routed)           0.179     1.815    UART_BUFF/head[5]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.883     2.050    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.550    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.733    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.921%)  route 0.178ns (52.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.573     1.494    UART_BUFF/clk_cpu
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  UART_BUFF/head_reg[0]/Q
                         net (fo=12, routed)          0.178     1.837    UART_BUFF/head_reg_rep[0]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.883     2.050    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.550    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.733    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.649%)  route 0.188ns (53.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X8Y51          FDRE                                         r  UART_BUFF/tail_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  UART_BUFF/tail_reg[3]/Q
                         net (fo=6, routed)           0.188     1.847    UART_BUFF/tail_reg_n_0_[3]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.882     2.049    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.549    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.732    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.639%)  route 0.371ns (69.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.640     1.562    UART_BUFF/clk_cpu
    SLICE_X8Y49          FDRE                                         r  UART_BUFF/tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  UART_BUFF/tail_reg[0]/Q
                         net (fo=10, routed)          0.371     2.097    UART_BUFF/tail_reg_n_0_[0]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.882     2.049    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.250     1.799    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.982    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.875%)  route 0.231ns (62.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X9Y51          FDRE                                         r  UART_BUFF/tail_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/tail_reg[5]/Q
                         net (fo=4, routed)           0.231     1.868    UART_BUFF/tail_reg_n_0_[5]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.882     2.049    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.549    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.732    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.545%)  route 0.235ns (62.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X9Y51          FDRE                                         r  UART_BUFF/tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/tail_reg[4]/Q
                         net (fo=5, routed)           0.235     1.871    UART_BUFF/tail_reg_n_0_[4]
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.882     2.049    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.549    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.732    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DEBUG_CTRL/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DEBUG_CTRL/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.741%)  route 0.382ns (67.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.573     1.494    DEBUG_CTRL/clk_cpu
    SLICE_X13Y53         FDRE                                         r  DEBUG_CTRL/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  DEBUG_CTRL/start_reg/Q
                         net (fo=5, routed)           0.382     2.017    DEBUG_CTRL/start
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.062 r  DEBUG_CTRL/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.062    DEBUG_CTRL/FSM_onehot_state[0]_i_1_n_0
    SLICE_X18Y48         FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.915     2.082    DEBUG_CTRL/clk_cpu
    SLICE_X18Y48         FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.091     1.922    DEBUG_CTRL/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.018%)  route 0.102ns (41.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.727     1.649    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.694 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.250     1.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.563     2.532    core/reg_ID_EX/debug_clk
    SLICE_X9Y72          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.141     2.673 r  core/reg_ID_EX/IR_EX_reg[18]/Q
                         net (fo=2, routed)           0.102     2.775    core/reg_EXE_MEM/inst_EXE[12]
    SLICE_X8Y72          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.831     3.399    core/reg_EXE_MEM/debug_clk
    SLICE_X8Y72          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
                         clock pessimism             -0.854     2.545    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.085     2.630    core/reg_EXE_MEM/IR_MEM_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.530%)  route 0.127ns (47.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.727     1.649    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.694 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.250     1.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.569     2.538    core/reg_ID_EX/debug_clk
    SLICE_X32Y54         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.141     2.679 r  core/reg_ID_EX/IR_EX_reg[1]/Q
                         net (fo=3, routed)           0.127     2.806    core/reg_EXE_MEM/inst_EXE[0]
    SLICE_X35Y53         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.839     3.407    core/reg_EXE_MEM/debug_clk
    SLICE_X35Y53         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[1]/C
                         clock pessimism             -0.833     2.574    
    SLICE_X35Y53         FDCE (Hold_fdce_C_D)         0.070     2.644    core/reg_EXE_MEM/IR_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y20     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X0Y20     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0    IR_ID_reg[31]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y52     core/data_ram/data_reg[116][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y43     core/data_ram/data_reg[117][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y48     core/data_ram/data_reg[117][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y43     core/data_ram/data_reg[117][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y48     core/data_ram/data_reg[117][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y69     core/reg_EXE_MEM/Datao_MEM_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y69     core/reg_EXE_MEM/Datao_MEM_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y69     core/reg_EXE_MEM/Datao_MEM_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y63      core/reg_MEM_WB/IR_WB_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y73     core/reg_MEM_WB/IR_WB_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y49     core/reg_MEM_WB/IR_WB_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y63      core/reg_EXE_MEM/IR_MEM_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X13Y73     core/reg_EXE_MEM/IR_MEM_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y49     core/reg_MEM_WB/IR_WB_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X19Y49     core/reg_MEM_WB/IR_WB_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y43     core/data_ram/data_reg[117][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     core/data_ram/data_reg[117][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y45     core/data_ram/data_reg[118][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y52     core/data_ram/data_reg[119][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y44     core/data_ram/data_reg[119][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y69     core/data_ram/data_reg[69][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y52     core/data_ram/data_reg[6][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X67Y65     core/data_ram/data_reg[70][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X67Y69     core/data_ram/data_reg[70][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y64     core/data_ram/data_reg[70][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 2.125ns (75.083%)  route 0.705ns (24.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.705     7.470    uart_tx_ctrl/D[1]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.073    14.280    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  6.810    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 2.125ns (76.860%)  route 0.640ns (23.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.640     7.405    uart_tx_ctrl/D[3]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.072    14.281    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 2.125ns (77.861%)  route 0.604ns (22.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.604     7.369    uart_tx_ctrl/D[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.075    14.278    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 2.125ns (78.267%)  route 0.590ns (21.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.590     7.355    uart_tx_ctrl/D[2]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.073    14.280    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 2.125ns (80.527%)  route 0.514ns (19.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.514     7.279    uart_tx_ctrl/D[5]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.044    14.309    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 2.125ns (80.527%)  route 0.514ns (19.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.514     7.279    uart_tx_ctrl/D[4]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.032    14.321    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 2.125ns (80.527%)  route 0.514ns (19.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.514     7.279    uart_tx_ctrl/D[6]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.027    14.326    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.050ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 2.125ns (80.527%)  route 0.514ns (19.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.426     4.640    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.125     6.765 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.514     7.279    uart_tx_ctrl/D[7]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.024    14.329    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  7.050    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.538ns (28.790%)  route 1.331ns (71.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.455     4.668    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.433     5.101 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.331     6.432    uart_tx_ctrl/E[0]
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.105     6.537 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.537    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.030    14.383    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.433ns (34.682%)  route 0.816ns (65.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.455     4.668    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.433     5.101 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.816     5.917    uart_tx_ctrl/E[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.205    14.353    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.168    14.185    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                  8.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.847%)  route 0.471ns (74.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.602     1.523    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.471     2.158    uart_tx_ctrl/E[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.960    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.847%)  route 0.471ns (74.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.602     1.523    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.471     2.158    uart_tx_ctrl/E[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.960    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.847%)  route 0.471ns (74.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.602     1.523    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.471     2.158    uart_tx_ctrl/E[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.960    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.847%)  route 0.471ns (74.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.602     1.523    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.471     2.158    uart_tx_ctrl/E[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.960    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.847%)  route 0.471ns (74.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.602     1.523    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.471     2.158    uart_tx_ctrl/E[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.960    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.847%)  route 0.471ns (74.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.602     1.523    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.471     2.158    uart_tx_ctrl/E[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.960    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.847%)  route 0.471ns (74.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.602     1.523    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.471     2.158    uart_tx_ctrl/E[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.960    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.847%)  route 0.471ns (74.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.602     1.523    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.471     2.158    uart_tx_ctrl/E[0]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.960    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.585ns (68.431%)  route 0.270ns (31.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.612     1.534    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     2.119 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.270     2.389    uart_tx_ctrl/D[7]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.078     2.077    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.585ns (68.431%)  route 0.270ns (31.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.612     1.534    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.119 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.270     2.389    uart_tx_ctrl/D[6]
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.076     2.075    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       12.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.835ns  (logic 0.590ns (8.632%)  route 6.245ns (91.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.929   111.502    DISPLAY/seg_an_shift
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[11]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X0Y44          FDSE (Setup_fdse_C_S)       -0.352   124.035    DISPLAY/segment_shift_reg[11]
  -------------------------------------------------------------------
                         required time                        124.035    
                         arrival time                        -111.502    
  -------------------------------------------------------------------
                         slack                                 12.533    

Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.835ns  (logic 0.590ns (8.632%)  route 6.245ns (91.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.929   111.502    DISPLAY/seg_an_shift
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[19]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X0Y44          FDSE (Setup_fdse_C_S)       -0.352   124.035    DISPLAY/segment_shift_reg[19]
  -------------------------------------------------------------------
                         required time                        124.035    
                         arrival time                        -111.502    
  -------------------------------------------------------------------
                         slack                                 12.533    

Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.835ns  (logic 0.590ns (8.632%)  route 6.245ns (91.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.929   111.502    DISPLAY/seg_an_shift
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[27]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X0Y44          FDSE (Setup_fdse_C_S)       -0.352   124.035    DISPLAY/segment_shift_reg[27]
  -------------------------------------------------------------------
                         required time                        124.035    
                         arrival time                        -111.502    
  -------------------------------------------------------------------
                         slack                                 12.533    

Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.835ns  (logic 0.590ns (8.632%)  route 6.245ns (91.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.929   111.502    DISPLAY/seg_an_shift
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X0Y44          FDSE                                         r  DISPLAY/segment_shift_reg[35]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X0Y44          FDSE (Setup_fdse_C_S)       -0.352   124.035    DISPLAY/segment_shift_reg[35]
  -------------------------------------------------------------------
                         required time                        124.035    
                         arrival time                        -111.502    
  -------------------------------------------------------------------
                         slack                                 12.533    

Slack (MET) :             12.537ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.831ns  (logic 0.590ns (8.637%)  route 6.241ns (91.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.925   111.499    DISPLAY/seg_an_shift
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[3]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X1Y44          FDSE (Setup_fdse_C_S)       -0.352   124.035    DISPLAY/segment_shift_reg[3]
  -------------------------------------------------------------------
                         required time                        124.035    
                         arrival time                        -111.499    
  -------------------------------------------------------------------
                         slack                                 12.537    

Slack (MET) :             12.537ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[43]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.831ns  (logic 0.590ns (8.637%)  route 6.241ns (91.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.925   111.499    DISPLAY/seg_an_shift
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[43]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[43]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X1Y44          FDSE (Setup_fdse_C_S)       -0.352   124.035    DISPLAY/segment_shift_reg[43]
  -------------------------------------------------------------------
                         required time                        124.035    
                         arrival time                        -111.499    
  -------------------------------------------------------------------
                         slack                                 12.537    

Slack (MET) :             12.537ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[51]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.831ns  (logic 0.590ns (8.637%)  route 6.241ns (91.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.925   111.499    DISPLAY/seg_an_shift
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[51]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[51]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X1Y44          FDSE (Setup_fdse_C_S)       -0.352   124.035    DISPLAY/segment_shift_reg[51]
  -------------------------------------------------------------------
                         required time                        124.035    
                         arrival time                        -111.499    
  -------------------------------------------------------------------
                         slack                                 12.537    

Slack (MET) :             12.537ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[59]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.831ns  (logic 0.590ns (8.637%)  route 6.241ns (91.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.925   111.499    DISPLAY/seg_an_shift
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[59]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X1Y44          FDSE                                         r  DISPLAY/segment_shift_reg[59]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X1Y44          FDSE (Setup_fdse_C_S)       -0.352   124.035    DISPLAY/segment_shift_reg[59]
  -------------------------------------------------------------------
                         required time                        124.035    
                         arrival time                        -111.499    
  -------------------------------------------------------------------
                         slack                                 12.537    

Slack (MET) :             12.671ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.625ns  (logic 0.590ns (8.905%)  route 6.035ns (91.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.719   111.293    DISPLAY/seg_an_shift
    SLICE_X2Y44          FDSE                                         r  DISPLAY/segment_shift_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X2Y44          FDSE                                         r  DISPLAY/segment_shift_reg[34]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X2Y44          FDSE (Setup_fdse_C_S)       -0.423   123.964    DISPLAY/segment_shift_reg[34]
  -------------------------------------------------------------------
                         required time                        123.964    
                         arrival time                        -111.293    
  -------------------------------------------------------------------
                         slack                                 12.671    

Slack (MET) :             12.671ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[42]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.625ns  (logic 0.590ns (8.905%)  route 6.035ns (91.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 124.538 - 120.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 104.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413   101.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717   103.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   103.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552   104.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344   101.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714   103.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081   103.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454   104.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348   105.015 r  rst_all_reg/Q
                         net (fo=1329, routed)        5.316   110.332    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.242   110.574 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.719   111.293    DISPLAY/seg_an_shift
    SLICE_X2Y44          FDSE                                         r  DISPLAY/segment_shift_reg[42]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   121.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   122.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   123.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   124.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149   121.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633   122.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   123.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.484   124.538    DISPLAY/clk_disp
    SLICE_X2Y44          FDSE                                         r  DISPLAY/segment_shift_reg[42]/C
                         clock pessimism              0.075   124.613    
                         clock uncertainty           -0.226   124.387    
    SLICE_X2Y44          FDSE (Setup_fdse_C_S)       -0.423   123.964    DISPLAY/segment_shift_reg[42]
  -------------------------------------------------------------------
                         required time                        123.964    
                         arrival time                        -111.293    
  -------------------------------------------------------------------
                         slack                                 12.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/seg_an_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.228ns (7.195%)  route 2.941ns (92.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        2.941     4.590    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.100     4.690 r  DISPLAY/seg_an_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.690    DISPLAY/seg_an_count[2]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.944     2.111    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[2]/C
                         clock pessimism             -0.190     1.921    
                         clock uncertainty            0.226     2.147    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.107     2.254    DISPLAY/seg_an_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           4.690    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/seg_an_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.227ns (7.165%)  route 2.941ns (92.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        2.941     4.590    DISPLAY/rst_all
    SLICE_X5Y46          LUT3 (Prop_lut3_I2_O)        0.099     4.689 r  DISPLAY/seg_an_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.689    DISPLAY/seg_an_count[1]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.944     2.111    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[1]/C
                         clock pessimism             -0.190     1.921    
                         clock uncertainty            0.226     2.147    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.091     2.238    DISPLAY/seg_an_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.476ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/seg_an_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.227ns (7.109%)  route 2.966ns (92.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        2.966     4.616    DISPLAY/rst_all
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.099     4.715 r  DISPLAY/seg_an_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.715    DISPLAY/seg_an_count[0]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.944     2.111    DISPLAY/clk_disp
    SLICE_X5Y46          FDRE                                         r  DISPLAY/seg_an_count_reg[0]/C
                         clock pessimism             -0.190     1.921    
                         clock uncertainty            0.226     2.147    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.092     2.239    DISPLAY/seg_an_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           4.715    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.781ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.227ns (6.644%)  route 3.190ns (93.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  rst_all_reg/Q
                         net (fo=1329, routed)        2.967     4.617    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.099     4.716 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.222     4.938    DISPLAY/seg_an_shift
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[40]/C
                         clock pessimism             -0.190     1.922    
                         clock uncertainty            0.226     2.148    
    SLICE_X2Y46          FDSE (Hold_fdse_C_S)         0.009     2.157    DISPLAY/segment_shift_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.227ns (6.644%)  route 3.190ns (93.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  rst_all_reg/Q
                         net (fo=1329, routed)        2.967     4.617    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.099     4.716 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.222     4.938    DISPLAY/seg_an_shift
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[48]/C
                         clock pessimism             -0.190     1.922    
                         clock uncertainty            0.226     2.148    
    SLICE_X2Y46          FDSE (Hold_fdse_C_S)         0.009     2.157    DISPLAY/segment_shift_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[56]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.227ns (6.644%)  route 3.190ns (93.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  rst_all_reg/Q
                         net (fo=1329, routed)        2.967     4.617    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.099     4.716 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.222     4.938    DISPLAY/seg_an_shift
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[56]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[56]/C
                         clock pessimism             -0.190     1.922    
                         clock uncertainty            0.226     2.148    
    SLICE_X2Y46          FDSE (Hold_fdse_C_S)         0.009     2.157    DISPLAY/segment_shift_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.227ns (6.644%)  route 3.190ns (93.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  rst_all_reg/Q
                         net (fo=1329, routed)        2.967     4.617    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.099     4.716 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.222     4.938    DISPLAY/seg_an_shift
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X2Y46          FDSE                                         r  DISPLAY/segment_shift_reg[8]/C
                         clock pessimism             -0.190     1.922    
                         clock uncertainty            0.226     2.148    
    SLICE_X2Y46          FDSE (Hold_fdse_C_S)         0.009     2.157    DISPLAY/segment_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.793ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.227ns (6.673%)  route 3.175ns (93.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  rst_all_reg/Q
                         net (fo=1329, routed)        2.967     4.617    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.099     4.716 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.208     4.923    DISPLAY/seg_an_shift
    SLICE_X1Y46          FDSE                                         r  DISPLAY/segment_shift_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X1Y46          FDSE                                         r  DISPLAY/segment_shift_reg[17]/C
                         clock pessimism             -0.190     1.922    
                         clock uncertainty            0.226     2.148    
    SLICE_X1Y46          FDSE (Hold_fdse_C_S)        -0.018     2.130    DISPLAY/segment_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           4.923    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.793ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.227ns (6.673%)  route 3.175ns (93.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  rst_all_reg/Q
                         net (fo=1329, routed)        2.967     4.617    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.099     4.716 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.208     4.923    DISPLAY/seg_an_shift
    SLICE_X1Y46          FDSE                                         r  DISPLAY/segment_shift_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X1Y46          FDSE                                         r  DISPLAY/segment_shift_reg[1]/C
                         clock pessimism             -0.190     1.922    
                         clock uncertainty            0.226     2.148    
    SLICE_X1Y46          FDSE (Hold_fdse_C_S)        -0.018     2.130    DISPLAY/segment_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           4.923    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.793ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/segment_shift_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.227ns (6.673%)  route 3.175ns (93.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  rst_all_reg/Q
                         net (fo=1329, routed)        2.967     4.617    DISPLAY/rst_all
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.099     4.716 r  DISPLAY/segment_shift[61]_i_1/O
                         net (fo=56, routed)          0.208     4.923    DISPLAY/seg_an_shift
    SLICE_X1Y46          FDSE                                         r  DISPLAY/segment_shift_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.945     2.112    DISPLAY/clk_disp
    SLICE_X1Y46          FDSE                                         r  DISPLAY/segment_shift_reg[25]/C
                         clock pessimism             -0.190     1.922    
                         clock uncertainty            0.226     2.148    
    SLICE_X1Y46          FDSE (Hold_fdse_C_S)        -0.018     2.130    DISPLAY/segment_shift_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           4.923    
  -------------------------------------------------------------------
                         slack                                  2.793    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.245ns  (logic 1.599ns (37.671%)  route 2.646ns (62.329%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.458    96.505    uart_tx_ctrl/txState[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.119    96.624 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.504    97.129    UART_BUFF/update_head
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.267    97.396 r  UART_BUFF/full0_carry_i_4/O
                         net (fo=1, routed)           0.338    97.733    UART_BUFF/full0_carry_i_4_n_0
    SLICE_X8Y52          LUT5 (Prop_lut5_I0_O)        0.105    97.838 r  UART_BUFF/full0_carry_i_2/O
                         net (fo=1, routed)           0.000    97.838    UART_BUFF/full0_carry_i_2_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477    98.315 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.346    98.661    uart_tx_ctrl/full_reg[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.252    98.913 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000    98.913    UART_BUFF/full_reg_0
    SLICE_X8Y50          FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y50          FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.076   104.362    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.362    
                         arrival time                         -98.913    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.462ns  (logic 0.497ns (20.190%)  route 1.965ns (79.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.239    96.287    UART_BUFF/txState[0]
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.118    96.405 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.725    97.130    UART_BUFF/buffer_reg_i_2_n_0
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.316   104.371    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.159   104.529    
                         clock uncertainty           -0.205   104.325    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.565   103.760    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        103.760    
                         arrival time                         -97.130    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.503ns  (logic 0.498ns (19.893%)  route 2.005ns (80.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.458    96.505    uart_tx_ctrl/txState[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.119    96.624 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.548    97.172    UART_BUFF/update_head
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.298   103.988    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        103.988    
                         arrival time                         -97.172    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.503ns  (logic 0.498ns (19.893%)  route 2.005ns (80.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.458    96.505    uart_tx_ctrl/txState[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.119    96.624 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.548    97.172    UART_BUFF/update_head
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.298   103.988    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        103.988    
                         arrival time                         -97.172    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.503ns  (logic 0.498ns (19.893%)  route 2.005ns (80.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.458    96.505    uart_tx_ctrl/txState[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.119    96.624 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.548    97.172    UART_BUFF/update_head
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.298   103.988    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        103.988    
                         arrival time                         -97.172    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.503ns  (logic 0.498ns (19.893%)  route 2.005ns (80.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.458    96.505    uart_tx_ctrl/txState[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.119    96.624 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.548    97.172    UART_BUFF/update_head
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.298   103.988    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        103.988    
                         arrival time                         -97.172    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.415ns  (logic 0.498ns (20.624%)  route 1.917ns (79.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.458    96.505    uart_tx_ctrl/txState[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.119    96.624 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.459    97.083    UART_BUFF/update_head
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.330   103.956    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        103.956    
                         arrival time                         -97.083    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.415ns  (logic 0.498ns (20.624%)  route 1.917ns (79.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.458    96.505    uart_tx_ctrl/txState[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.119    96.624 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.459    97.083    UART_BUFF/update_head
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.330   103.956    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        103.956    
                         arrival time                         -97.083    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.415ns  (logic 0.498ns (20.624%)  route 1.917ns (79.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.458    96.505    uart_tx_ctrl/txState[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.119    96.624 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.459    97.083    UART_BUFF/update_head
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.330   103.956    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        103.956    
                         arrival time                         -97.083    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.361ns  (logic 0.498ns (21.095%)  route 1.863ns (78.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 94.668 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.458    94.668    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.379    95.047 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.458    96.505    uart_tx_ctrl/txState[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.119    96.624 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.405    97.029    UART_BUFF/update_head
    SLICE_X9Y53          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    UART_BUFF/clk_cpu
    SLICE_X9Y53          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.159   104.490    
                         clock uncertainty           -0.205   104.286    
    SLICE_X9Y53          FDRE (Setup_fdre_C_CE)      -0.330   103.956    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        103.956    
                         arrival time                         -97.029    
  -------------------------------------------------------------------
                         slack                                  6.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.528%)  route 0.678ns (78.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.678     2.314    uart_tx_ctrl/txState[1]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.359 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.359    UART_BUFF/full_reg_0
    SLICE_X8Y50          FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X8Y50          FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     2.092    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.533%)  route 0.678ns (78.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.604     1.523    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.678     2.342    UART_BUFF/txState[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I1_O)        0.045     2.387 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.387    UART_BUFF/send_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.873     2.040    UART_BUFF/clk_cpu
    SLICE_X6Y51          FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.120     2.119    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.189ns (17.679%)  route 0.880ns (82.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.483     2.119    UART_BUFF/txState[1]
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.048     2.167 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.397     2.564    UART_BUFF/buffer_reg_i_2_n_0
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.883     2.050    UART_BUFF/clk_cpu
    RAMB18_X0Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.805    
                         clock uncertainty            0.205     2.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.023     2.033    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.189ns (19.301%)  route 0.790ns (80.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.590     2.227    uart_tx_ctrl/txState[1]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.048     2.275 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.200     2.475    UART_BUFF/update_head
    SLICE_X9Y53          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X9Y53          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y53          FDRE (Hold_fdre_C_CE)       -0.101     1.869    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.189ns (18.841%)  route 0.814ns (81.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.590     2.227    uart_tx_ctrl/txState[1]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.048     2.275 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.224     2.498    UART_BUFF/update_head
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X9Y52          FDRE (Hold_fdre_C_CE)       -0.101     1.870    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.189ns (18.841%)  route 0.814ns (81.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.590     2.227    uart_tx_ctrl/txState[1]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.048     2.275 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.224     2.498    UART_BUFF/update_head
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X9Y52          FDRE (Hold_fdre_C_CE)       -0.101     1.870    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.189ns (18.841%)  route 0.814ns (81.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.590     2.227    uart_tx_ctrl/txState[1]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.048     2.275 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.224     2.498    UART_BUFF/update_head
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X9Y52          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X9Y52          FDRE (Hold_fdre_C_CE)       -0.101     1.870    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.189ns (18.210%)  route 0.849ns (81.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.590     2.227    uart_tx_ctrl/txState[1]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.048     2.275 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.259     2.533    UART_BUFF/update_head
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X8Y53          FDRE (Hold_fdre_C_CE)       -0.078     1.892    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.189ns (18.210%)  route 0.849ns (81.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.590     2.227    uart_tx_ctrl/txState[1]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.048     2.275 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.259     2.533    UART_BUFF/update_head
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X8Y53          FDRE (Hold_fdre_C_CE)       -0.078     1.892    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.189ns (18.210%)  route 0.849ns (81.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.590     2.227    uart_tx_ctrl/txState[1]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.048     2.275 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.259     2.533    UART_BUFF/update_head
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X8Y53          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X8Y53          FDRE (Hold_fdre_C_CE)       -0.078     1.892    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.641    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       17.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.320ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.232ns  (logic 0.484ns (21.684%)  route 1.748ns (78.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=4, routed)           1.748    86.785    BTN_SCAN/LED_OBUF[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I0_O)        0.105    86.891 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    86.891    DEBUG_CTRL/done_reg_0
    SLICE_X13Y53         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    DEBUG_CTRL/clk_cpu
    SLICE_X13Y53         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.075   104.407    
                         clock uncertainty           -0.226   104.181    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.030   104.211    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.211    
                         arrival time                         -86.890    
  -------------------------------------------------------------------
                         slack                                 17.320    

Slack (MET) :             17.322ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.232ns  (logic 0.484ns (21.684%)  route 1.748ns (78.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 104.332 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=4, routed)           1.748    86.785    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.105    86.891 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    86.891    DEBUG_CTRL/start_i_1_n_0
    SLICE_X13Y53         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.278   104.332    DEBUG_CTRL/clk_cpu
    SLICE_X13Y53         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.075   104.407    
                         clock uncertainty           -0.226   104.181    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.032   104.213    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.213    
                         arrival time                         -86.890    
  -------------------------------------------------------------------
                         slack                                 17.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.606%)  route 0.934ns (83.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=4, routed)           0.934     2.589    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.045     2.634 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.634    DEBUG_CTRL/start_i_1_n_0
    SLICE_X13Y53         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.844     2.011    DEBUG_CTRL/clk_cpu
    SLICE_X13Y53         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.821    
                         clock uncertainty            0.226     2.047    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.092     2.139    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.606%)  route 0.934ns (83.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=79, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=4, routed)           0.934     2.589    BTN_SCAN/LED_OBUF[0]
    SLICE_X13Y53         LUT5 (Prop_lut5_I0_O)        0.045     2.634 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.634    DEBUG_CTRL/done_reg_0
    SLICE_X13Y53         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.844     2.011    DEBUG_CTRL/clk_cpu
    SLICE_X13Y53         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.821    
                         clock uncertainty            0.226     2.047    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.091     2.138    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.849ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.348ns (3.958%)  route 8.444ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.720ns = ( 56.720 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.444    13.460    core/register/rst_all
    SLICE_X47Y40         FDCE                                         f  core/register/register_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.403    56.720    core/register/debug_clk
    SLICE_X47Y40         FDCE                                         r  core/register/register_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.879    
                         clock uncertainty           -0.106    56.773    
    SLICE_X47Y40         FDCE (Recov_fdce_C_CLR)     -0.464    56.309    core/register/register_reg[4][1]
  -------------------------------------------------------------------
                         required time                         56.309    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 42.849    

Slack (MET) :             42.888ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[18][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.348ns (3.958%)  route 8.444ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.720ns = ( 56.720 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.444    13.460    core/register/rst_all
    SLICE_X46Y40         FDCE                                         f  core/register/register_reg[18][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.403    56.720    core/register/debug_clk
    SLICE_X46Y40         FDCE                                         r  core/register/register_reg[18][3]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.879    
                         clock uncertainty           -0.106    56.773    
    SLICE_X46Y40         FDCE (Recov_fdce_C_CLR)     -0.425    56.348    core/register/register_reg[18][3]
  -------------------------------------------------------------------
                         required time                         56.348    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 42.888    

Slack (MET) :             42.922ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[18][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.348ns (3.958%)  route 8.444ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.720ns = ( 56.720 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.444    13.460    core/register/rst_all
    SLICE_X46Y40         FDCE                                         f  core/register/register_reg[18][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.403    56.720    core/register/debug_clk
    SLICE_X46Y40         FDCE                                         r  core/register/register_reg[18][0]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.879    
                         clock uncertainty           -0.106    56.773    
    SLICE_X46Y40         FDCE (Recov_fdce_C_CLR)     -0.391    56.382    core/register/register_reg[18][0]
  -------------------------------------------------------------------
                         required time                         56.382    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 42.922    

Slack (MET) :             42.922ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[18][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.348ns (3.958%)  route 8.444ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.720ns = ( 56.720 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.444    13.460    core/register/rst_all
    SLICE_X46Y40         FDCE                                         f  core/register/register_reg[18][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.403    56.720    core/register/debug_clk
    SLICE_X46Y40         FDCE                                         r  core/register/register_reg[18][1]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.879    
                         clock uncertainty           -0.106    56.773    
    SLICE_X46Y40         FDCE (Recov_fdce_C_CLR)     -0.391    56.382    core/register/register_reg[18][1]
  -------------------------------------------------------------------
                         required time                         56.382    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 42.922    

Slack (MET) :             42.922ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[18][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.348ns (3.958%)  route 8.444ns (96.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.720ns = ( 56.720 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.444    13.460    core/register/rst_all
    SLICE_X46Y40         FDCE                                         f  core/register/register_reg[18][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.403    56.720    core/register/debug_clk
    SLICE_X46Y40         FDCE                                         r  core/register/register_reg[18][2]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.879    
                         clock uncertainty           -0.106    56.773    
    SLICE_X46Y40         FDCE (Recov_fdce_C_CLR)     -0.391    56.382    core/register/register_reg[18][2]
  -------------------------------------------------------------------
                         required time                         56.382    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 42.922    

Slack (MET) :             42.961ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 0.348ns (4.011%)  route 8.329ns (95.989%))
  Logic Levels:           0  
  Clock Path Skew:        2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.716ns = ( 56.716 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.329    13.344    core/register/rst_all
    SLICE_X51Y41         FDCE                                         f  core/register/register_reg[22][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.399    56.716    core/register/debug_clk
    SLICE_X51Y41         FDCE                                         r  core/register/register_reg[22][0]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.875    
                         clock uncertainty           -0.106    56.769    
    SLICE_X51Y41         FDCE (Recov_fdce_C_CLR)     -0.464    56.305    core/register/register_reg[22][0]
  -------------------------------------------------------------------
                         required time                         56.305    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                 42.961    

Slack (MET) :             43.034ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[23][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 0.348ns (4.011%)  route 8.329ns (95.989%))
  Logic Levels:           0  
  Clock Path Skew:        2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.716ns = ( 56.716 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.329    13.344    core/register/rst_all
    SLICE_X50Y41         FDCE                                         f  core/register/register_reg[23][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.399    56.716    core/register/debug_clk
    SLICE_X50Y41         FDCE                                         r  core/register/register_reg[23][0]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.875    
                         clock uncertainty           -0.106    56.769    
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.391    56.378    core/register/register_reg[23][0]
  -------------------------------------------------------------------
                         required time                         56.378    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                 43.034    

Slack (MET) :             43.075ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 0.348ns (4.062%)  route 8.219ns (95.938%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.720ns = ( 56.720 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.219    13.234    core/register/rst_all
    SLICE_X48Y41         FDCE                                         f  core/register/register_reg[30][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.403    56.720    core/register/debug_clk
    SLICE_X48Y41         FDCE                                         r  core/register/register_reg[30][1]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.879    
                         clock uncertainty           -0.106    56.773    
    SLICE_X48Y41         FDCE (Recov_fdce_C_CLR)     -0.464    56.309    core/register/register_reg[30][1]
  -------------------------------------------------------------------
                         required time                         56.309    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 43.075    

Slack (MET) :             43.079ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 0.348ns (4.064%)  route 8.215ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.720ns = ( 56.720 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.215    13.230    core/register/rst_all
    SLICE_X49Y41         FDCE                                         f  core/register/register_reg[25][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.403    56.720    core/register/debug_clk
    SLICE_X49Y41         FDCE                                         r  core/register/register_reg[25][0]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.879    
                         clock uncertainty           -0.106    56.773    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.464    56.309    core/register/register_reg[25][0]
  -------------------------------------------------------------------
                         required time                         56.309    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                 43.079    

Slack (MET) :             43.079ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 0.348ns (4.064%)  route 8.215ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.720ns = ( 56.720 - 50.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.454     4.667    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.348     5.015 f  rst_all_reg/Q
                         net (fo=1329, routed)        8.215    13.230    core/register/rst_all
    SLICE_X49Y41         FDCE                                         f  core/register/register_reg[25][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.597    54.651    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.735 f  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.505    55.240    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.317 f  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        1.403    56.720    core/register/debug_clk
    SLICE_X49Y41         FDCE                                         r  core/register/register_reg[25][1]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.879    
                         clock uncertainty           -0.106    56.773    
    SLICE_X49Y41         FDCE (Recov_fdce_C_CLR)     -0.464    56.309    core/register/register_reg[25][1]
  -------------------------------------------------------------------
                         required time                         56.309    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                 43.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.128ns (7.433%)  route 1.594ns (92.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.594     3.243    core/reg_ID_EX/rst_all
    SLICE_X29Y73         FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.825     3.393    core/reg_ID_EX/debug_clk
    SLICE_X29Y73         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[24]/C
                         clock pessimism             -0.245     3.148    
    SLICE_X29Y73         FDCE (Remov_fdce_C_CLR)     -0.146     3.002    core/reg_ID_EX/PCurrent_EX_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.128ns (7.433%)  route 1.594ns (92.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.594     3.243    core/reg_ID_EX/rst_all
    SLICE_X29Y73         FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.825     3.393    core/reg_ID_EX/debug_clk
    SLICE_X29Y73         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[30]/C
                         clock pessimism             -0.245     3.148    
    SLICE_X29Y73         FDCE (Remov_fdce_C_CLR)     -0.146     3.002    core/reg_ID_EX/PCurrent_EX_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.128ns (7.417%)  route 1.598ns (92.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.598     3.247    core/reg_EXE_MEM/rst_all
    SLICE_X28Y73         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.825     3.393    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y73         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[21]/C
                         clock pessimism             -0.245     3.148    
    SLICE_X28Y73         FDCE (Remov_fdce_C_CLR)     -0.146     3.002    core/reg_EXE_MEM/IR_MEM_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.128ns (7.417%)  route 1.598ns (92.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.598     3.247    core/reg_EXE_MEM/rst_all
    SLICE_X28Y73         FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.825     3.393    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y73         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
                         clock pessimism             -0.245     3.148    
    SLICE_X28Y73         FDCE (Remov_fdce_C_CLR)     -0.146     3.002    core/reg_EXE_MEM/PCurrent_MEM_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.128ns (7.417%)  route 1.598ns (92.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.598     3.247    core/reg_MEM_WB/rst_all
    SLICE_X28Y73         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.825     3.393    core/reg_MEM_WB/debug_clk
    SLICE_X28Y73         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[21]/C
                         clock pessimism             -0.245     3.148    
    SLICE_X28Y73         FDCE (Remov_fdce_C_CLR)     -0.146     3.002    core/reg_MEM_WB/IR_WB_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.128ns (7.417%)  route 1.598ns (92.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.598     3.247    core/reg_MEM_WB/rst_all
    SLICE_X28Y73         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.825     3.393    core/reg_MEM_WB/debug_clk
    SLICE_X28Y73         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[21]/C
                         clock pessimism             -0.245     3.148    
    SLICE_X28Y73         FDCE (Remov_fdce_C_CLR)     -0.146     3.002    core/reg_MEM_WB/PCurrent_WB_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.128ns (6.509%)  route 1.838ns (93.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.838     3.488    core/REG_PC/rst_all
    SLICE_X13Y76         FDCE                                         f  core/REG_PC/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.829     3.397    core/REG_PC/debug_clk
    SLICE_X13Y76         FDCE                                         r  core/REG_PC/Q_reg[20]/C
                         clock pessimism             -0.245     3.152    
    SLICE_X13Y76         FDCE (Remov_fdce_C_CLR)     -0.146     3.006    core/REG_PC/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.128ns (6.414%)  route 1.868ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.868     3.517    core/reg_IF_ID/rst_all
    SLICE_X8Y74          FDCE                                         f  core/reg_IF_ID/IR_ID_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.828     3.396    core/reg_IF_ID/debug_clk
    SLICE_X8Y74          FDCE                                         r  core/reg_IF_ID/IR_ID_reg[12]/C
                         clock pessimism             -0.245     3.151    
    SLICE_X8Y74          FDCE (Remov_fdce_C_CLR)     -0.121     3.030    core/reg_IF_ID/IR_ID_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.128ns (6.414%)  route 1.868ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.868     3.517    core/reg_IF_ID/rst_all
    SLICE_X8Y74          FDCE                                         f  core/reg_IF_ID/IR_ID_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.828     3.396    core/reg_IF_ID/debug_clk
    SLICE_X8Y74          FDCE                                         r  core/reg_IF_ID/IR_ID_reg[15]/C
                         clock pessimism             -0.245     3.151    
    SLICE_X8Y74          FDCE (Remov_fdce_C_CLR)     -0.121     3.030    core/reg_IF_ID/IR_ID_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.128ns (6.414%)  route 1.868ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          0.600     1.521    clk_cpu
    SLICE_X5Y92          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  rst_all_reg/Q
                         net (fo=1329, routed)        1.868     3.517    core/reg_IF_ID/rst_all
    SLICE_X8Y74          FDCE                                         f  core/reg_IF_ID/IR_ID_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=58, routed)          1.033     2.200    BTN_SCAN/clk_cpu
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.256 r  BTN_SCAN/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.284     2.540    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.569 r  IR_ID_reg[31]_i_3/O
                         net (fo=2577, routed)        0.828     3.396    core/reg_IF_ID/debug_clk
    SLICE_X8Y74          FDCE                                         r  core/reg_IF_ID/IR_ID_reg[18]/C
                         clock pessimism             -0.245     3.151    
    SLICE_X8Y74          FDCE (Remov_fdce_C_CLR)     -0.121     3.030    core/reg_IF_ID/IR_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.487    





