# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:05 on Apr 04,2018
# vlog -reportprogress 300 ./Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 18:21:05 on Apr 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_4w_2_to_1_testbench 
# Start time: 18:21:05 on Apr 04,2018
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.Mux_4w_2_to_1
# ** Error: (vish-4014) No objects found matching '/Light_testbench/F'.
# Executing ONERROR command at macro ./Mux_4w_2_to_1_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/Light_testbench/X1'.
# Executing ONERROR command at macro ./Mux_4w_2_to_1_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/Light_testbench/X2'.
# Executing ONERROR command at macro ./Mux_4w_2_to_1_wave.do line 5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:58 on Apr 04,2018
# vlog -reportprogress 300 ./Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 18:23:58 on Apr 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:23:59 on Apr 04,2018, Elapsed time: 0:02:54
# Errors: 9, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_4w_2_to_1_testbench 
# Start time: 18:23:59 on Apr 04,2018
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.Mux_4w_2_to_1
# ** Error: Cannot open macro file: Mux_4w_2_to_1_wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: Mux_4w_2_to_1_wave.do
#     while executing
# "do Mux_4w_2_to_1_wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:17 on Apr 04,2018
# vlog -reportprogress 300 ./Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 18:25:17 on Apr 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:25:17 on Apr 04,2018, Elapsed time: 0:01:18
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_4w_2_to_1_testbench 
# Start time: 18:25:17 on Apr 04,2018
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.Mux_4w_2_to_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:55 on Apr 04,2018
# vlog -reportprogress 300 ./Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 18:25:55 on Apr 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:25:55 on Apr 04,2018, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_4w_2_to_1_testbench 
# Start time: 18:25:55 on Apr 04,2018
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.Mux_4w_2_to_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:06 on Apr 04,2018
# vlog -reportprogress 300 ./Mux_4w_2_to_1.sv 
# -- Compiling module Mux_4w_2_to_1
# -- Compiling module Mux_4w_2_to_1_testbench
# 
# Top level modules:
# 	Mux_4w_2_to_1_testbench
# End time: 18:35:06 on Apr 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:35:07 on Apr 04,2018, Elapsed time: 0:09:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_4w_2_to_1_testbench 
# Start time: 18:35:07 on Apr 04,2018
# Loading sv_std.std
# Loading work.Mux_4w_2_to_1_testbench
# Loading work.Mux_4w_2_to_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 21:22:54 on Apr 04,2018, Elapsed time: 2:47:47
# Errors: 0, Warnings: 0
