

================================================================
== Vitis HLS Report for 'tpgForeground'
================================================================
* Date:           Thu Dec 21 11:33:28 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dma_demo_v_tpg_0_2
* Solution:       prj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  6.649 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_744_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_746_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxTop = alloca i32 1"   --->   Operation 7 'alloca' 'boxTop' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxLeft = alloca i32 1"   --->   Operation 8 'alloca' 'boxLeft' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outImg, void @empty_15, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcImg, void @empty_15, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:736]   --->   Operation 11 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:737]   --->   Operation 12 'read' 'loopWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%patternId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %patternId"   --->   Operation 13 'read' 'patternId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%maskId_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %maskId"   --->   Operation 14 'read' 'maskId_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.55ns)   --->   "%tobool = icmp_eq  i8 %maskId_1, i8 0"   --->   Operation 15 'icmp' 'tobool' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%boxSize_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxSize"   --->   Operation 16 'read' 'boxSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%boxColorR_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxColorR"   --->   Operation 17 'read' 'boxColorR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%boxColorG_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxColorG"   --->   Operation 18 'read' 'boxColorG_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%boxColorB_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxColorB"   --->   Operation 19 'read' 'boxColorB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed"   --->   Operation 20 'read' 'motionSpeed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%color = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat"   --->   Operation 21 'read' 'color' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crossHairX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %crossHairX"   --->   Operation 22 'read' 'crossHairX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crossHairY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %crossHairY"   --->   Operation 23 'read' 'crossHairY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%hMax = sub i16 %loopWidth, i16 %boxSize_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:737]   --->   Operation 24 'sub' 'hMax' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.07ns)   --->   "%vMax = sub i16 %loopHeight, i16 %boxSize_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:736]   --->   Operation 25 'sub' 'vMax' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.55ns)   --->   "%cmp11_i106 = icmp_eq  i8 %color, i8 0"   --->   Operation 26 'icmp' 'cmp11_i106' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.24ns)   --->   "%pixOut = select i1 %cmp11_i106, i8 240, i8 128"   --->   Operation 27 'select' 'pixOut' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.55ns)   --->   "%cmp13_i = icmp_eq  i8 %color, i8 1"   --->   Operation 28 'icmp' 'cmp13_i' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i8 %maskId_1"   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%and4_i = and i1 %cmp11_i106, i1 %empty"   --->   Operation 30 'and' 'and4_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_1, i32 1"   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%and10_i = and i1 %cmp11_i106, i1 %tmp"   --->   Operation 32 'and' 'and10_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_1, i32 2"   --->   Operation 33 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%and24_i = and i1 %cmp11_i106, i1 %tmp_1"   --->   Operation 34 'and' 'and24_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pixOut_4 = trunc i16 %boxColorR_read"   --->   Operation 35 'trunc' 'pixOut_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %color, i32 1, i32 7"   --->   Operation 36 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.48ns)   --->   "%icmp = icmp_ne  i7 %tmp_2, i7 0"   --->   Operation 37 'icmp' 'icmp' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pixOut_6 = trunc i16 %boxColorB_read"   --->   Operation 38 'trunc' 'pixOut_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %motionSpeed_read, i1 0"   --->   Operation 39 'bitconcatenate' 'shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1867_1 = zext i9 %shl_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 40 'zext' 'zext_ln1867_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1867 = zext i8 %motionSpeed_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 41 'zext' 'zext_ln1867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%boxHCoord_load = load i16 %boxHCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1878]   --->   Operation 42 'load' 'boxHCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%boxVCoord_load = load i16 %boxVCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1880]   --->   Operation 43 'load' 'boxVCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln1919_1 = select i1 %cmp13_i, i2 1, i2 2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 44 'select' 'select_ln1919_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.82ns)   --->   "%store_ln744 = store i16 %boxHCoord_load, i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 45 'store' 'store_ln744' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 46 [1/1] (1.70ns)   --->   "%store_ln744 = store i16 %boxVCoord_load, i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 46 'store' 'store_ln744' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln744 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 47 'br' 'br_ln744' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%y = phi i16 0, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit, i16 %y_1, void %._crit_edge.loopexit"   --->   Operation 48 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.07ns)   --->   "%y_1 = add i16 %y, i16 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 49 'add' 'y_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.42ns)   --->   "%icmp_ln744 = icmp_eq  i16 %y, i16 %loopHeight" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 50 'icmp' 'icmp_ln744' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln744 = br i1 %icmp_ln744, void %.split14, void %._crit_edge94.loopexit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 51 'br' 'br_ln744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln735 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:735]   --->   Operation 52 'specloopname' 'specloopname_ln735' <Predicate = (!icmp_ln744)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.42ns)   --->   "%icmp_ln1913 = icmp_ne  i16 %y, i16 %crossHairY_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 53 'icmp' 'icmp_ln1913' <Predicate = (!icmp_ln744)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln746 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 54 'br' 'br_ln746' <Predicate = (!icmp_ln744)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln782 = ret" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:782]   --->   Operation 55 'ret' 'ret_ln782' <Predicate = (icmp_ln744)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.64>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%x = phi i16 0, void %.split14, i16 %x_1, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv"   --->   Operation 56 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.07ns)   --->   "%x_1 = add i16 %x, i16 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 57 'add' 'x_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln746 = trunc i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 58 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.42ns)   --->   "%icmp_ln746 = icmp_eq  i16 %x, i16 %loopWidth" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 59 'icmp' 'icmp_ln746' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln746 = br i1 %icmp_ln746, void %.split, void %._crit_edge.loopexit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 60 'br' 'br_ln746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1840)   --->   "%or_ln1840 = or i16 %x, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1840]   --->   Operation 61 'or' 'or_ln1840' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1840 = icmp_eq  i16 %or_ln1840, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1840]   --->   Operation 62 'icmp' 'icmp_ln1840' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1840 = br i1 %icmp_ln1840, void %._crit_edge, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1840]   --->   Operation 63 'br' 'br_ln1840' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1843]   --->   Operation 64 'load' 'hDir_load' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%boxLeft_load = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 65 'load' 'boxLeft_load' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln1843 = br i1 %hDir_load, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1843]   --->   Operation 66 'br' 'br_ln1843' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.42ns)   --->   "%icmp_ln1845 = icmp_ugt  i16 %boxLeft_load, i16 %hMax" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 67 'icmp' 'icmp_ln1845' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !hDir_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln1845 = br i1 %icmp_ln1845, void %._crit_edge7, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 68 'br' 'br_ln1845' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !hDir_load)> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln1846 = store i1 1, i1 %hDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1846]   --->   Operation 69 'store' 'store_ln1846' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !hDir_load & icmp_ln1845)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln1846 = br void %._crit_edge7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1846]   --->   Operation 70 'br' 'br_ln1846' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !hDir_load & icmp_ln1845)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (2.42ns)   --->   "%icmp_ln1849 = icmp_ult  i16 %boxLeft_load, i16 %zext_ln1867_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 71 'icmp' 'icmp_ln1849' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & hDir_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln1849 = br i1 %icmp_ln1849, void %._crit_edge7, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 72 'br' 'br_ln1849' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & hDir_load)> <Delay = 1.58>
ST_3 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln1850 = store i1 0, i1 %hDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 73 'store' 'store_ln1850' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & hDir_load & icmp_ln1849)> <Delay = 1.58>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln1850 = br void %._crit_edge7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 74 'br' 'br_ln1850' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & hDir_load & icmp_ln1849)> <Delay = 1.58>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_61 = phi i1 0, void, i1 1, void, i1 0, void, i1 1, void"   --->   Operation 75 'phi' 'empty_61' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 76 'load' 'vDir_load' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%boxTop_load = load i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1859]   --->   Operation 77 'load' 'boxTop_load' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1854 = br i1 %vDir_load, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 78 'br' 'br_ln1854' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.42ns)   --->   "%icmp_ln1855 = icmp_ugt  i16 %boxTop_load, i16 %vMax" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1855]   --->   Operation 79 'icmp' 'icmp_ln1855' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1855 = br i1 %icmp_ln1855, void %._crit_edge9, void %.critedge3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1855]   --->   Operation 80 'br' 'br_ln1855' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%boxLeft_load_3 = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 81 'load' 'boxLeft_load_3' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln1856 = store i1 1, i1 %vDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1856]   --->   Operation 82 'store' 'store_ln1856' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (2.07ns)   --->   "%sub_ln1867_2 = sub i16 %boxLeft_load_3, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 83 'sub' 'sub_ln1867_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (2.07ns)   --->   "%add_ln1865_2 = add i16 %boxLeft_load_3, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 84 'add' 'add_ln1865_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.80ns)   --->   "%select_ln1864_2 = select i1 %empty_61, i16 %sub_ln1867_2, i16 %add_ln1865_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 85 'select' 'select_ln1864_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.82ns)   --->   "%store_ln1864 = store i16 %select_ln1864_2, i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 86 'store' 'store_ln1864' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.82>
ST_3 : Operation 87 [1/1] (2.42ns)   --->   "%icmp_ln1859 = icmp_ult  i16 %boxTop_load, i16 %zext_ln1867_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1859]   --->   Operation 87 'icmp' 'icmp_ln1859' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln1859 = br i1 %icmp_ln1859, void %._crit_edge9, void %.critedge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1859]   --->   Operation 88 'br' 'br_ln1859' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%boxLeft_load_2 = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 89 'load' 'boxLeft_load_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.07ns)   --->   "%sub_ln1867_1 = sub i16 %boxLeft_load_2, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 90 'sub' 'sub_ln1867_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (2.07ns)   --->   "%add_ln1865_1 = add i16 %boxLeft_load_2, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 91 'add' 'add_ln1865_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.80ns)   --->   "%select_ln1864_1 = select i1 %empty_61, i16 %sub_ln1867_1, i16 %add_ln1865_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 92 'select' 'select_ln1864_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.82ns)   --->   "%store_ln1868 = store i16 %select_ln1864_1, i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1868]   --->   Operation 93 'store' 'store_ln1868' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 1.82>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln1868 = br i1 %vDir_load, void %._crit_edge12, void %._crit_edge11" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1868]   --->   Operation 94 'br' 'br_ln1868' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%boxTop_load_2 = load i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 95 'load' 'boxTop_load_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.07ns)   --->   "%sub_ln1871 = sub i16 %boxTop_load_2, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 96 'sub' 'sub_ln1871' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln1871 = store i16 %sub_ln1871, i16 %boxVCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 97 'store' 'store_ln1871' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.58>
ST_3 : Operation 98 [1/1] (1.70ns)   --->   "%store_ln1871 = store i16 %sub_ln1871, i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 98 'store' 'store_ln1871' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.70>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%boxLeft_load_1 = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 100 'load' 'boxLeft_load_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln1860 = store i1 0, i1 %vDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1860]   --->   Operation 101 'store' 'store_ln1860' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 1.58>
ST_3 : Operation 102 [1/1] (2.07ns)   --->   "%sub_ln1867 = sub i16 %boxLeft_load_1, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 102 'sub' 'sub_ln1867' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.07ns)   --->   "%add_ln1865 = add i16 %boxLeft_load_1, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 103 'add' 'add_ln1865' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.80ns)   --->   "%select_ln1864 = select i1 %empty_61, i16 %sub_ln1867, i16 %add_ln1865" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 104 'select' 'select_ln1864' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.82ns)   --->   "%store_ln1864 = store i16 %select_ln1864, i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 105 'store' 'store_ln1864' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 1.82>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%boxTop_load_1 = load i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 106 'load' 'boxTop_load_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.07ns)   --->   "%add_ln1869 = add i16 %boxTop_load_1, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 107 'add' 'add_ln1869' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln1869 = store i16 %add_ln1869, i16 %boxVCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 108 'store' 'store_ln1869' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 1.58>
ST_3 : Operation 109 [1/1] (1.70ns)   --->   "%store_ln1869 = store i16 %add_ln1869, i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 109 'store' 'store_ln1869' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 1.70>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln1869 = br void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 110 'br' 'br_ln1869' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.42ns)   --->   "%icmp_ln1913_1 = icmp_ne  i16 %x, i16 %crossHairX_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 111 'icmp' 'icmp_ln1913_1' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln1913 = and i1 %icmp_ln1913_1, i1 %icmp_ln1913" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 112 'and' 'and_ln1913' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln1913 = or i1 %and_ln1913, i1 %cmp11_i106" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 113 'or' 'or_ln1913' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln1919)   --->   "%or_ln1919 = or i1 %cmp13_i, i1 %trunc_ln746" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 114 'or' 'or_ln1919' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1919 = select i1 %or_ln1919, i2 %select_ln1919_1, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 115 'select' 'select_ln1919' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1919 = zext i2 %select_ln1919" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 116 'zext' 'zext_ln1919' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1919" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 117 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (2.32ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 118 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln735 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:735]   --->   Operation 119 'specpipeline' 'specpipeline_ln735' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln735 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:735]   --->   Operation 120 'specloopname' 'specloopname_ln735' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (2.45ns)   --->   "%srcImg_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcImg" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'srcImg_read' <Predicate = (!icmp_ln746)> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%pixOut_1 = trunc i24 %srcImg_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'trunc' 'pixOut_1' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%pixOut_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcImg_read, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'partselect' 'pixOut_2' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%pixOut_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcImg_read, i32 16, i32 23" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'partselect' 'pixOut_3' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.82ns)   --->   "%switch_ln752 = switch i8 %patternId_read, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv, i8 2, void, i8 1, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:752]   --->   Operation 125 'switch' 'switch_ln752' <Predicate = (!icmp_ln746)> <Delay = 1.82>
ST_4 : Operation 126 [1/1] (1.70ns)   --->   "%store_ln1865 = store i16 %select_ln1864_2, i16 %boxHCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 126 'store' 'store_ln1865' <Predicate = (patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.70>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge11"   --->   Operation 127 'br' 'br_ln0' <Predicate = (patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.70ns)   --->   "%store_ln1865 = store i16 %select_ln1864_1, i16 %boxHCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 128 'store' 'store_ln1865' <Predicate = (patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 1.70>
ST_4 : Operation 129 [1/1] (1.70ns)   --->   "%store_ln1865 = store i16 %select_ln1864, i16 %boxHCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 129 'store' 'store_ln1865' <Predicate = (patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 1.70>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge12"   --->   Operation 130 'br' 'br_ln0' <Predicate = (patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%boxTop_1 = load i16 %boxTop"   --->   Operation 131 'load' 'boxTop_1' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%boxLeft_1 = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1890]   --->   Operation 132 'load' 'boxLeft_1' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (2.07ns)   --->   "%boxRight = add i16 %boxSize_read, i16 %boxLeft_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1879]   --->   Operation 133 'add' 'boxRight' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (2.07ns)   --->   "%boxBottom = add i16 %boxSize_read, i16 %boxTop_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1881]   --->   Operation 134 'add' 'boxBottom' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (2.42ns)   --->   "%ult = icmp_ult  i16 %y, i16 %boxTop_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 135 'icmp' 'ult' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln1895)   --->   "%rev14 = xor i1 %ult, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 136 'xor' 'rev14' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (2.42ns)   --->   "%notrhs = icmp_ult  i16 %y, i16 %boxBottom" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 137 'icmp' 'notrhs' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (2.42ns)   --->   "%icmp_ln1890 = icmp_ult  i16 %x, i16 %boxLeft_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1890]   --->   Operation 138 'icmp' 'icmp_ln1890' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln1895)   --->   "%xor_ln1890 = xor i1 %icmp_ln1890, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1890]   --->   Operation 139 'xor' 'xor_ln1890' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (2.42ns)   --->   "%icmp_ln1890_1 = icmp_ult  i16 %x, i16 %boxRight" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1890]   --->   Operation 140 'icmp' 'icmp_ln1890_1' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln1895)   --->   "%and_ln1895_1 = and i1 %notrhs, i1 %rev14" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895]   --->   Operation 141 'and' 'and_ln1895_1' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln1895)   --->   "%and_ln1895_2 = and i1 %icmp_ln1890_1, i1 %xor_ln1890" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895]   --->   Operation 142 'and' 'and_ln1895_2' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1895 = and i1 %and_ln1895_2, i1 %and_ln1895_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895]   --->   Operation 143 'and' 'and_ln1895' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node pixOut_5)   --->   "%and_ln1899 = and i1 %icmp, i1 %trunc_ln746" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1899]   --->   Operation 144 'and' 'and_ln1899' <Predicate = (!icmp_ln746 & patternId_read == 1 & and_ln1895)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node pixOut_5)   --->   "%trunc_ln1899 = trunc i16 %boxColorG_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1899]   --->   Operation 145 'trunc' 'trunc_ln1899' <Predicate = (!icmp_ln746 & patternId_read == 1 & and_ln1895)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_5 = select i1 %and_ln1899, i8 %pixOut_6, i8 %trunc_ln1899" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1899]   --->   Operation 146 'select' 'pixOut_5' <Predicate = (!icmp_ln746 & patternId_read == 1 & and_ln1895)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.82ns)   --->   "%br_ln1901 = br void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1901]   --->   Operation 147 'br' 'br_ln1901' <Predicate = (!icmp_ln746 & patternId_read == 1 & and_ln1895)> <Delay = 1.82>
ST_4 : Operation 148 [1/1] (1.24ns)   --->   "%select_ln1913 = select i1 %and_ln1913, i8 %pixOut_3, i8 %pixOut" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 148 'select' 'select_ln1913' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (1.24ns)   --->   "%select_ln1913_1 = select i1 %and_ln1913, i8 %pixOut_2, i8 240" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 149 'select' 'select_ln1913_1' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.24ns)   --->   "%select_ln1913_2 = select i1 %and_ln1913, i8 %pixOut_1, i8 240" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 150 'select' 'select_ln1913_2' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/2] (2.32ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 151 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_4 : Operation 152 [1/1] (1.82ns)   --->   "%br_ln1919 = br void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 152 'br' 'br_ln1919' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 1.82>

State 5 <SV = 4> <Delay = 5.53>
ST_5 : Operation 153 [1/1] (1.82ns)   --->   "%br_ln1895 = br i1 %and_ln1895, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895]   --->   Operation 153 'br' 'br_ln1895' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 1.82>
ST_5 : Operation 154 [1/1] (1.82ns)   --->   "%br_ln1913 = br i1 %or_ln1913, void, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 154 'br' 'br_ln1913' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 1.82>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%pix_val_V_2 = phi i8 %pixOut_3, void %.split, i8 %pixOut_6, void, i8 %pixOut_3, void %._crit_edge, i8 %select_ln1913, void, i8 %pixOut, void"   --->   Operation 155 'phi' 'pix_val_V_2' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%pix_val_V_1 = phi i8 %pixOut_2, void %.split, i8 %pixOut_5, void, i8 %pixOut_2, void %._crit_edge, i8 %select_ln1913_1, void, i8 %whiYuv_2_load, void"   --->   Operation 156 'phi' 'pix_val_V_1' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%pix_val_V = phi i8 %pixOut_1, void %.split, i8 %pixOut_4, void, i8 %pixOut_1, void %._crit_edge, i8 %select_ln1913_2, void, i8 240, void"   --->   Operation 157 'phi' 'pix_val_V' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node outpix_0_0_0_0_0_load)   --->   "%select_ln1933 = select i1 %and4_i, i8 0, i8 %pix_val_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1933]   --->   Operation 158 'select' 'select_ln1933' <Predicate = (!icmp_ln746 & !tobool)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node outpix_0_2_0_0_0_load)   --->   "%select_ln1937 = select i1 %and24_i, i8 0, i8 %pix_val_V_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1937]   --->   Operation 159 'select' 'select_ln1937' <Predicate = (!icmp_ln746 & !tobool)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_0_2_0_0_0_load = select i1 %tobool, i8 %pix_val_V_2, i8 %select_ln1937" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 160 'select' 'outpix_0_2_0_0_0_load' <Predicate = (!icmp_ln746)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_0_0_0_0_0_load = select i1 %tobool, i8 %pix_val_V, i8 %select_ln1933" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 161 'select' 'outpix_0_0_0_0_0_load' <Predicate = (!icmp_ln746)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node empty_62)   --->   "%select_ln1935 = select i1 %and10_i, i8 0, i8 %pix_val_V_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1935]   --->   Operation 162 'select' 'select_ln1935' <Predicate = (!icmp_ln746 & !tobool)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (1.24ns) (out node of the LUT)   --->   "%empty_62 = select i1 %tobool, i8 %pix_val_V_1, i8 %select_ln1935" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 163 'select' 'empty_62' <Predicate = (!icmp_ln746)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln174_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outpix_0_2_0_0_0_load, i8 %empty_62, i8 %outpix_0_0_0_0_0_load" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 164 'bitconcatenate' 'or_ln174_1' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (2.45ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outImg, i24 %or_ln174_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 165 'write' 'write_ln174' <Predicate = (!icmp_ln746)> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!icmp_ln746)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.73ns, clock uncertainty: 1.82ns.

 <State 1>: 2.8ns
The critical path consists of the following:
	wire read on port 'colorFormat' [37]  (0 ns)
	'icmp' operation ('cmp11_i106') [42]  (1.55 ns)
	'select' operation ('pixOut') [43]  (1.25 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744) [65]  (0 ns)
	'icmp' operation ('icmp_ln1913', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913) [71]  (2.43 ns)

 <State 3>: 6.65ns
The critical path consists of the following:
	'load' operation ('boxLeft_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849) on local variable 'boxLeft' [93]  (0 ns)
	'icmp' operation ('icmp_ln1849', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849) [102]  (2.43 ns)
	multiplexor before 'phi' operation ('empty_61') [108]  (1.59 ns)
	'phi' operation ('empty_61') [108]  (0 ns)
	'select' operation ('select_ln1864_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864) [131]  (0.805 ns)
	'store' operation ('store_ln1868', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1868) of variable 'select_ln1864_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864 on local variable 'boxLeft' [133]  (1.83 ns)

 <State 4>: 5.48ns
The critical path consists of the following:
	'load' operation ('boxTop') on local variable 'boxTop' [157]  (0 ns)
	'add' operation ('boxBottom', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1881) [160]  (2.08 ns)
	'icmp' operation ('notrhs', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744) [163]  (2.43 ns)
	'and' operation ('and_ln1895_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895) [167]  (0 ns)
	'and' operation ('and_ln1895', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895) [169]  (0.978 ns)

 <State 5>: 5.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('pixOut') with incoming values : ('pixOut', /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('pixOut', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1899) ('select_ln1913_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913) ('whiYuv_2_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919) [193]  (1.83 ns)
	'phi' operation ('pixOut') with incoming values : ('pixOut', /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('pixOut', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1899) ('select_ln1913_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913) ('whiYuv_2_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919) [193]  (0 ns)
	'select' operation ('empty_62', /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [200]  (1.25 ns)
	fifo write on port 'outImg' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [202]  (2.46 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
