<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/hsail/insts/branch.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_03f472ecb374fe3232f14867de362360.html">hsail</a></li><li class="navelem"><a class="el" href="dir_9bcfb723c74d6727651a53e00cf31100.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">branch.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hsail_2insts_2branch_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2015 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * For use for simulation and test purposes only</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its contributors</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * without specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * Author: Steve Reinhardt</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_HSAIL_INSTS_BRANCH_HH__</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define __ARCH_HSAIL_INSTS_BRANCH_HH__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2hsail_2insts_2gpu__static__inst_8hh.html">arch/hsail/insts/gpu_static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="operand_8hh.html">arch/hsail/operand.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gpu__dyn__inst_8hh.html">gpu-compute/gpu_dyn_inst.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="wavefront_8hh.html">gpu-compute/wavefront.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceHsailISA.html">HsailISA</a></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">// The main difference between a direct branch and an indirect branch</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">// is whether the target is a register or a label, so we can share a</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="comment">// lot of code if we template the base implementation on that type.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> TargetType&gt;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html">   51</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1BrnInstBase.html">BrnInstBase</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keyword">public</span>:</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a0c378af52c3b64674c40ea51d41d0da3">generateDisassembly</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#aee24e3ca44fc5ca6e1c35cc80d758ab4">   56</a></span>&#160;        <a class="code" href="namespaceBrig.html#a5794ce8ddf5d20f942a9e042db592838">Brig::BrigWidth8_t</a> <a class="code" href="classHsailISA_1_1BrnInstBase.html#aee24e3ca44fc5ca6e1c35cc80d758ab4">width</a>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a74ee1b461d85ed1290029a22fd581c31">   57</a></span>&#160;        TargetType <a class="code" href="classHsailISA_1_1BrnInstBase.html#a74ee1b461d85ed1290029a22fd581c31">target</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a2ff37cb1f6cba4b02b9f3acb6df4ff00">   59</a></span>&#160;        <a class="code" href="classHsailISA_1_1BrnInstBase.html#a2ff37cb1f6cba4b02b9f3acb6df4ff00">BrnInstBase</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;           : <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a>(obj, <span class="stringliteral">&quot;brn&quot;</span>)</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <a class="code" href="classGPUStaticInst.html#a01c22208f0e24a2f646f5385984cad9b">setFlag</a>(Branch);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            <a class="code" href="classGPUStaticInst.html#a01c22208f0e24a2f646f5385984cad9b">setFlag</a>(UnconditionalJump);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            width = ((<a class="code" href="structBrig_1_1BrigInstBr.html">Brig::BrigInstBr</a>*)ib)-&gt;width;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 0);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            target.init(op_offs, obj);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a649f0869c2dab4a8c8f48eea0e407386">   69</a></span>&#160;        uint32_t <a class="code" href="classHsailISA_1_1BrnInstBase.html#a649f0869c2dab4a8c8f48eea0e407386">getTargetPc</a>()<span class="keyword">  override </span>{ <span class="keywordflow">return</span> target.getTarget(0, 0); }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#aa1587d52c46e53eced772bbd0988a340">   71</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#aa1587d52c46e53eced772bbd0988a340">isVectorRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;            <span class="keywordflow">return</span> target.isVectorRegister();</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        }</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a0354b7627bca50198a277942a44e17a0">   75</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a0354b7627bca50198a277942a44e17a0">isCondRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <span class="keywordflow">return</span> target.isCondRegister();</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        }</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a23e8aef4bc1e66e1e652063fbd91b251">   79</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a23e8aef4bc1e66e1e652063fbd91b251">isScalarRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            <span class="keywordflow">return</span> target.isScalarRegister();</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a4c0986e7f9611d16dc8a61acb9ef87e4">   84</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a4c0986e7f9611d16dc8a61acb9ef87e4">isSrcOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a43f6bf34cd6caca40f2cc0464133cc99">   89</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a43f6bf34cd6caca40f2cc0464133cc99">isDstOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#ab0e358d2d763d82bcc2131c859743de9">   93</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#ab0e358d2d763d82bcc2131c859743de9">getOperandSize</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <span class="keywordflow">return</span> target.opSize();</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a4bdc275e6db1806e1dc959032f92bf8a">   99</a></span>&#160;        <a class="code" href="classHsailISA_1_1BrnInstBase.html#a4bdc275e6db1806e1dc959032f92bf8a">getRegisterIndex</a>(<span class="keywordtype">int</span> operandIndex, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            <span class="keywordflow">return</span> target.regIndex();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">  105</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>()<span class="keyword"> override </span>{</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a090073e6403e5ee2dd5b78900edf67f6">execute</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst) <span class="keyword">override</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    };</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> TargetType&gt;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a0c378af52c3b64674c40ea51d41d0da3">  114</a></span>&#160;    <a class="code" href="classHsailISA_1_1BrnInstBase.html#a0c378af52c3b64674c40ea51d41d0da3">BrnInstBase&lt;TargetType&gt;::generateDisassembly</a>()</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        std::string widthClause;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classHsailISA_1_1BrnInstBase.html#aee24e3ca44fc5ca6e1c35cc80d758ab4">width</a> != 1) {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            widthClause = <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;_width(%d)&quot;</span>, <a class="code" href="classHsailISA_1_1BrnInstBase.html#aee24e3ca44fc5ca6e1c35cc80d758ab4">width</a>);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        }</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <a class="code" href="classGPUStaticInst.html#aa4e48d5e491411d54b1f970939b0729b">disassembly</a> = <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%s%s %s&quot;</span>, <a class="code" href="classGPUStaticInst.html#a720a582b033fa42264b08824d236e705">opcode</a>, widthClause,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                               <a class="code" href="classHsailISA_1_1BrnInstBase.html#a74ee1b461d85ed1290029a22fd581c31">target</a>.disassemble());</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    }</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> TargetType&gt;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnInstBase.html#a090073e6403e5ee2dd5b78900edf67f6">  128</a></span>&#160;    <a class="code" href="classHsailISA_1_1BrnInstBase.html#a090073e6403e5ee2dd5b78900edf67f6">BrnInstBase&lt;TargetType&gt;::execute</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <a class="code" href="classWavefront.html">Wavefront</a> *<a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a> = gpuDynInst-&gt;wavefront();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classHsailISA_1_1BrnInstBase.html#a649f0869c2dab4a8c8f48eea0e407386">getTargetPc</a>() == w-&gt;<a class="code" href="classWavefront.html#a3aa84becfc31030a7b76220abcda8d77">rpc</a>()) {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            w-&gt;<a class="code" href="classWavefront.html#a8d4c27173cf1f0df89d86af96eecf31a">popFromReconvergenceStack</a>();</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <span class="comment">// Rpc and execution mask remain the same</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            w-&gt;<a class="code" href="classWavefront.html#a05a22af7beb483db9ddda45c02c39fe3">pc</a>(<a class="code" href="classHsailISA_1_1BrnInstBase.html#a649f0869c2dab4a8c8f48eea0e407386">getTargetPc</a>());</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnDirectInst.html">  140</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1BrnDirectInst.html">BrnDirectInst</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html">BrnInstBase</a>&lt;LabelOperand&gt;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnDirectInst.html#a0f871f0288bc684dbde41213f7946771">  143</a></span>&#160;        <a class="code" href="classHsailISA_1_1BrnDirectInst.html#a0f871f0288bc684dbde41213f7946771">BrnDirectInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            : <a class="code" href="classHsailISA_1_1BrnInstBase.html">BrnInstBase</a>&lt;<a class="code" href="classLabelOperand.html">LabelOperand</a>&gt;(ib, obj)</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        }</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnDirectInst.html#aa15d76640d89938594d5dc1579902b3b">  147</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrnDirectInst.html#aa15d76640d89938594d5dc1579902b3b">numSrcRegOperands</a>() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnDirectInst.html#a5542806a1e269a11db67e33cfd82f71d">  148</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrnDirectInst.html#a5542806a1e269a11db67e33cfd82f71d">numDstRegOperands</a>() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    };</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnIndirectInst.html">  151</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1BrnIndirectInst.html">BrnIndirectInst</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html">BrnInstBase</a>&lt;SRegOperand&gt;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnIndirectInst.html#aaefd644df4238464772d1c482ac75f16">  154</a></span>&#160;        <a class="code" href="classHsailISA_1_1BrnIndirectInst.html#aaefd644df4238464772d1c482ac75f16">BrnIndirectInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            : <a class="code" href="classHsailISA_1_1BrnInstBase.html">BrnInstBase</a>&lt;<a class="code" href="classSRegOperand.html">SRegOperand</a>&gt;(ib, obj)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        }</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnIndirectInst.html#a4564b4e13bf26ee1f7695746317d478e">  158</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrnIndirectInst.html#a4564b4e13bf26ee1f7695746317d478e">numSrcRegOperands</a>() { <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a74ee1b461d85ed1290029a22fd581c31">target</a>.isVectorRegister(); }</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrnIndirectInst.html#aee9f7490bfafa07eb112358b37ee5f46">  159</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrnIndirectInst.html#aee9f7490bfafa07eb112358b37ee5f46">numDstRegOperands</a>() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    };</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>* <a class="code" href="namespaceHsailISA.html#a23fe9f8c34211a58c3a5df3f087c41e2">decodeBrn</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> TargetType&gt;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html">  166</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1CbrInstBase.html">CbrInstBase</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a0c378af52c3b64674c40ea51d41d0da3">generateDisassembly</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#a31d0c653551687ba56bfab46cc80a949">  171</a></span>&#160;        <a class="code" href="namespaceBrig.html#a5794ce8ddf5d20f942a9e042db592838">Brig::BrigWidth8_t</a> <a class="code" href="classHsailISA_1_1CbrInstBase.html#a31d0c653551687ba56bfab46cc80a949">width</a>;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#a124b508b485453355115ee3f9361eeb4">  172</a></span>&#160;        <a class="code" href="classCRegOperand.html">CRegOperand</a> <a class="code" href="classHsailISA_1_1CbrInstBase.html#a124b508b485453355115ee3f9361eeb4">cond</a>;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#a7a704af76cc7554acf09987b63a971b1">  173</a></span>&#160;        TargetType <a class="code" href="classHsailISA_1_1CbrInstBase.html#a7a704af76cc7554acf09987b63a971b1">target</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#acf233fb4f40e1f46900475d3e0f0e8ef">  175</a></span>&#160;        <a class="code" href="classHsailISA_1_1CbrInstBase.html#acf233fb4f40e1f46900475d3e0f0e8ef">CbrInstBase</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;           : <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a>(obj, <span class="stringliteral">&quot;cbr&quot;</span>)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            <a class="code" href="classGPUStaticInst.html#a01c22208f0e24a2f646f5385984cad9b">setFlag</a>(Branch);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            width = ((<a class="code" href="structBrig_1_1BrigInstBr.html">Brig::BrigInstBr</a> *)ib)-&gt;width;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 0);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            cond.<a class="code" href="classCRegOperand.html#a5b2d74166cf4ea883f4c876334d19950">init</a>(op_offs, obj);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;<a class="code" href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">operands</a>, 1);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            target.init(op_offs, obj);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#abaa4da1bbf173390cfae92b8b429ecc2">  186</a></span>&#160;        uint32_t <a class="code" href="classHsailISA_1_1CbrInstBase.html#abaa4da1bbf173390cfae92b8b429ecc2">getTargetPc</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> target.getTarget(0, 0); }</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a090073e6403e5ee2dd5b78900edf67f6">execute</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst) <span class="keyword">override</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="comment">// Assumption: Target is operand 0, Condition Register is operand 1</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#a33d2c3e3f3bfe4d3b563f45b2228e7e4">  190</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1CbrInstBase.html#a33d2c3e3f3bfe4d3b563f45b2228e7e4">isVectorRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            <span class="keywordflow">if</span> (!operandIndex)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                <span class="keywordflow">return</span> target.isVectorRegister();</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        }</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#a931ebc51aa5e86a10a6686c6e92acf9f">  197</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1CbrInstBase.html#a931ebc51aa5e86a10a6686c6e92acf9f">isCondRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            <span class="keywordflow">if</span> (!operandIndex)</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                <span class="keywordflow">return</span> target.isCondRegister();</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        }</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#a1af4fe4a8c178206244fdf73fab7e272">  204</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1CbrInstBase.html#a1af4fe4a8c178206244fdf73fab7e272">isScalarRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>()));</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            <span class="keywordflow">if</span> (!operandIndex)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                <span class="keywordflow">return</span> target.isScalarRegister();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        }</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#aa59329d5cfcaf05ac0139f31ceaa2148">  211</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1CbrInstBase.html#aa59329d5cfcaf05ac0139f31ceaa2148">isSrcOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>()));</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            <span class="keywordflow">if</span> (operandIndex == 0)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="comment">// both Condition Register and Target are source operands</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#ad27a51afa6fcdf7bfd0697f23579bd94">  218</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1CbrInstBase.html#ad27a51afa6fcdf7bfd0697f23579bd94">isDstOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        }</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#a2434963ecfc2641f32487712a0cc493f">  221</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1CbrInstBase.html#a2434963ecfc2641f32487712a0cc493f">getOperandSize</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            <span class="keywordflow">if</span> (!operandIndex)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                <span class="keywordflow">return</span> target.opSize();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#a97ffece7589ae292d3ee7e6eb9d7c4d1">  229</a></span>&#160;        <a class="code" href="classHsailISA_1_1CbrInstBase.html#a97ffece7589ae292d3ee7e6eb9d7c4d1">getRegisterIndex</a>(<span class="keywordtype">int</span> operandIndex, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            <span class="keywordflow">if</span> (!operandIndex)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                <span class="keywordflow">return</span> target.regIndex();</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;         }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="comment">// Operands = Target, Condition Register</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#aa14fc443658e3715033977cf747576bc">  239</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1CbrInstBase.html#aa14fc443658e3715033977cf747576bc">getNumOperands</a>()<span class="keyword"> override </span>{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    };</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> TargetType&gt;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#a2422a2643645af6b9c71f11ee31f2d8e">  246</a></span>&#160;    <a class="code" href="classHsailISA_1_1CbrInstBase.html#a2422a2643645af6b9c71f11ee31f2d8e">CbrInstBase&lt;TargetType&gt;::generateDisassembly</a>()</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        std::string widthClause;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classHsailISA_1_1BrnInstBase.html#aee24e3ca44fc5ca6e1c35cc80d758ab4">width</a> != 1) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            widthClause = <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;_width(%d)&quot;</span>, <a class="code" href="classHsailISA_1_1BrnInstBase.html#aee24e3ca44fc5ca6e1c35cc80d758ab4">width</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        }</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="classGPUStaticInst.html#aa4e48d5e491411d54b1f970939b0729b">disassembly</a> = <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%s%s %s,%s&quot;</span>, <a class="code" href="classGPUStaticInst.html#a720a582b033fa42264b08824d236e705">opcode</a>, widthClause,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                               <a class="code" href="namespaceArmISA.html#a997e13ea56e791849c1c12d7d5369798">cond</a>.disassemble(), <a class="code" href="classHsailISA_1_1BrnInstBase.html#a74ee1b461d85ed1290029a22fd581c31">target</a>.disassemble());</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> TargetType&gt;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrInstBase.html#ac8200e8795652c60987e7dab017de11a">  260</a></span>&#160;    <a class="code" href="classHsailISA_1_1CbrInstBase.html#ac8200e8795652c60987e7dab017de11a">CbrInstBase&lt;TargetType&gt;::execute</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <a class="code" href="classWavefront.html">Wavefront</a> *<a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a> = gpuDynInst-&gt;wavefront();</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="keyword">const</span> uint32_t curr_pc <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> = w-&gt;<a class="code" href="classWavefront.html#a05a22af7beb483db9ddda45c02c39fe3">pc</a>();</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        <span class="keyword">const</span> uint32_t curr_rpc = w-&gt;<a class="code" href="classWavefront.html#a3aa84becfc31030a7b76220abcda8d77">rpc</a>();</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <span class="keyword">const</span> <a class="code" href="gpu-compute_2misc_8hh.html#a3bbe609e2c3c2987d3e7bd41ca65636f">VectorMask</a> curr_mask = w-&gt;<a class="code" href="classWavefront.html#ab90e5cca5bd110a8ba60c6a1b730e207">execMask</a>();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        w-&gt;<a class="code" href="classWavefront.html#a8d4c27173cf1f0df89d86af96eecf31a">popFromReconvergenceStack</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="comment">// immediate post-dominator instruction</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keyword">const</span> uint32_t rpc = <span class="keyword">static_cast&lt;</span>uint32_t<span class="keyword">&gt;</span>(<a class="code" href="classGPUStaticInst.html#af86c930ca2e77bf90a0ce8fac63378da">ipdInstNum</a>());</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="keywordflow">if</span> (curr_rpc != rpc) {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            w-&gt;<a class="code" href="classWavefront.html#ade3eaa72266feeb4635179dc06654e5f">pushToReconvergenceStack</a>(rpc, curr_rpc, curr_mask);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        }</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="comment">// taken branch</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <span class="keyword">const</span> uint32_t true_pc = <a class="code" href="classHsailISA_1_1BrnInstBase.html#a649f0869c2dab4a8c8f48eea0e407386">getTargetPc</a>();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <a class="code" href="gpu-compute_2misc_8hh.html#a3bbe609e2c3c2987d3e7bd41ca65636f">VectorMask</a> true_mask;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> lane = 0; lane &lt; w-&gt;<a class="code" href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">computeUnit</a>-&gt;<a class="code" href="classComputeUnit.html#ada7957bc1e5a7d9c862a1c81b4055aaa">wfSize</a>(); ++lane) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            true_mask[lane] = <a class="code" href="namespaceArmISA.html#a997e13ea56e791849c1c12d7d5369798">cond</a>.get&lt;<span class="keywordtype">bool</span>&gt;(<a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a>, lane) &amp; curr_mask[lane];</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <span class="comment">// not taken branch</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <span class="keyword">const</span> uint32_t false_pc = <a class="code" href="classGPUStaticInst.html#a6b04482d8b493b51014757cc152b054f">nextInstAddr</a>();</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        assert(true_pc != false_pc);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="keywordflow">if</span> (false_pc != rpc &amp;&amp; true_mask.count() &lt; curr_mask.count()) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            <a class="code" href="gpu-compute_2misc_8hh.html#a3bbe609e2c3c2987d3e7bd41ca65636f">VectorMask</a> false_mask = curr_mask &amp; ~true_mask;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            w-&gt;<a class="code" href="classWavefront.html#ade3eaa72266feeb4635179dc06654e5f">pushToReconvergenceStack</a>(false_pc, rpc, false_mask);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keywordflow">if</span> (true_pc != rpc &amp;&amp; true_mask.count()) {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            w-&gt;<a class="code" href="classWavefront.html#ade3eaa72266feeb4635179dc06654e5f">pushToReconvergenceStack</a>(true_pc, rpc, true_mask);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        assert(w-&gt;<a class="code" href="classWavefront.html#a05a22af7beb483db9ddda45c02c39fe3">pc</a>() != curr_pc);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    }</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrDirectInst.html">  302</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1CbrDirectInst.html">CbrDirectInst</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1CbrInstBase.html">CbrInstBase</a>&lt;LabelOperand&gt;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrDirectInst.html#ae99bc13d29ac281429867116733d6184">  305</a></span>&#160;        <a class="code" href="classHsailISA_1_1CbrDirectInst.html#ae99bc13d29ac281429867116733d6184">CbrDirectInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            : <a class="code" href="classHsailISA_1_1CbrInstBase.html">CbrInstBase</a>&lt;<a class="code" href="classLabelOperand.html">LabelOperand</a>&gt;(ib, obj)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <span class="comment">// the source operand of a conditional branch is a Condition</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="comment">// Register which is not stored in the VRF</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <span class="comment">// so we do not count it as a source-register operand</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="comment">// even though, formally, it is one.</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrDirectInst.html#a037a49101e69a94aef040beddd098baf">  313</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1CbrDirectInst.html#a037a49101e69a94aef040beddd098baf">numSrcRegOperands</a>() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrDirectInst.html#a51f37e30117da2d9dc96879b50f27364">  314</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1CbrDirectInst.html#a51f37e30117da2d9dc96879b50f27364">numDstRegOperands</a>() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    };</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrIndirectInst.html">  317</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1CbrIndirectInst.html">CbrIndirectInst</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1CbrInstBase.html">CbrInstBase</a>&lt;SRegOperand&gt;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrIndirectInst.html#a3eae108cbb037a8530090e7988e58612">  320</a></span>&#160;        <a class="code" href="classHsailISA_1_1CbrIndirectInst.html#a3eae108cbb037a8530090e7988e58612">CbrIndirectInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;            : <a class="code" href="classHsailISA_1_1CbrInstBase.html">CbrInstBase</a>&lt;<a class="code" href="classSRegOperand.html">SRegOperand</a>&gt;(ib, obj)</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="comment">// one source operand of the conditional indirect branch is a Condition</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="comment">// register which is not stored in the VRF so we do not count it</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <span class="comment">// as a source-register operand even though, formally, it is one.</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrIndirectInst.html#ac9fede43f0db847ddb03a666d25ac871">  327</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1CbrIndirectInst.html#ac9fede43f0db847ddb03a666d25ac871">numSrcRegOperands</a>() { <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a74ee1b461d85ed1290029a22fd581c31">target</a>.isVectorRegister(); }</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="classHsailISA_1_1CbrIndirectInst.html#aaebc7ce890afd288effdeb31b2093338">  328</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1CbrIndirectInst.html#aaebc7ce890afd288effdeb31b2093338">numDstRegOperands</a>() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    };</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>* <a class="code" href="namespaceHsailISA.html#ac555287788b80c0e8e19b7fdd811cffb">decodeCbr</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> TargetType&gt;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html">  335</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1BrInstBase.html">BrInstBase</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a0c378af52c3b64674c40ea51d41d0da3">generateDisassembly</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a0769dbedfe4060830cf7abcbe64d472a">  340</a></span>&#160;        <a class="code" href="classImmOperand.html">ImmOperand&lt;uint32_t&gt;</a> <a class="code" href="classHsailISA_1_1BrInstBase.html#a0769dbedfe4060830cf7abcbe64d472a">width</a>;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a12e957087e597b33d4eeb9b1032e7ba6">  341</a></span>&#160;        TargetType <a class="code" href="classHsailISA_1_1BrInstBase.html#a12e957087e597b33d4eeb9b1032e7ba6">target</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#ae05c14581aa67dd959d2378bd7956801">  343</a></span>&#160;        <a class="code" href="classHsailISA_1_1BrInstBase.html#ae05c14581aa67dd959d2378bd7956801">BrInstBase</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;           : <a class="code" href="classHsailISA_1_1HsailGPUStaticInst.html">HsailGPUStaticInst</a>(obj, <span class="stringliteral">&quot;br&quot;</span>)</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            <a class="code" href="classGPUStaticInst.html#a01c22208f0e24a2f646f5385984cad9b">setFlag</a>(Branch);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            <a class="code" href="classGPUStaticInst.html#a01c22208f0e24a2f646f5385984cad9b">setFlag</a>(UnconditionalJump);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            width.<a class="code" href="classImmOperand.html#addd16b6de6c3b2c87338a4b9f0bdef7f">init</a>(((<a class="code" href="structBrig_1_1BrigInstBr.html">Brig::BrigInstBr</a> *)ib)-&gt;width, obj);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            <span class="keywordtype">unsigned</span> op_offs = obj-&gt;<a class="code" href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">getOperandPtr</a>(ib-&gt;operands, 0);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            target.init(op_offs, obj);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#aaf78965bfcb0941eb866bdfb556fbb82">  353</a></span>&#160;        uint32_t <a class="code" href="classHsailISA_1_1BrInstBase.html#aaf78965bfcb0941eb866bdfb556fbb82">getTargetPc</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> target.getTarget(0, 0); }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a090073e6403e5ee2dd5b78900edf67f6">execute</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst) <span class="keyword">override</span>;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a5a71f649b64c034fcbfa6c64fde70a48">  356</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrInstBase.html#a5a71f649b64c034fcbfa6c64fde70a48">isVectorRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;            <span class="keywordflow">return</span> target.isVectorRegister();</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        }</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a7e0076b1984b29cd014a6630b7592e85">  360</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrInstBase.html#a7e0076b1984b29cd014a6630b7592e85">isCondRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            <span class="keywordflow">return</span> target.isCondRegister();</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        }</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a3df7e624b1ba76dcfbd6277da8de7425">  364</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrInstBase.html#a3df7e624b1ba76dcfbd6277da8de7425">isScalarRegister</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            <span class="keywordflow">return</span> target.isScalarRegister();</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        }</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a8b235a908d840b4b3bb5299462a9e32b">  368</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrInstBase.html#a8b235a908d840b4b3bb5299462a9e32b">isSrcOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            assert((operandIndex &gt;= 0) &amp;&amp; (operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>()));</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        }</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a80f0fbe351673b152282a5cb7fe25e63">  372</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classHsailISA_1_1BrInstBase.html#a80f0fbe351673b152282a5cb7fe25e63">isDstOperand</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a6242f5edc0971389abf14b16ce7169b1">  373</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrInstBase.html#a6242f5edc0971389abf14b16ce7169b1">getOperandSize</a>(<span class="keywordtype">int</span> operandIndex)<span class="keyword"> override </span>{</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            <span class="keywordflow">return</span> target.opSize();</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        }</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#af6b44ec411af4b7c4bf3c5ba0ca824ec">  378</a></span>&#160;        <a class="code" href="classHsailISA_1_1BrInstBase.html#af6b44ec411af4b7c4bf3c5ba0ca824ec">getRegisterIndex</a>(<span class="keywordtype">int</span> operandIndex, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)<span class="keyword"> override</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;            assert(operandIndex &gt;= 0 &amp;&amp; operandIndex &lt; <a class="code" href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">getNumOperands</a>());</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;            <span class="keywordflow">return</span> target.regIndex();</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        }</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a05b715821aa2c91efcbfec85db6d7668">  383</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrInstBase.html#a05b715821aa2c91efcbfec85db6d7668">getNumOperands</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> 1; }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    };</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> TargetType&gt;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a2d85a9182e1aab35890a98968a080ff4">  388</a></span>&#160;    <a class="code" href="classHsailISA_1_1BrInstBase.html#a2d85a9182e1aab35890a98968a080ff4">BrInstBase&lt;TargetType&gt;::generateDisassembly</a>()</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        std::string widthClause;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classHsailISA_1_1BrnInstBase.html#aee24e3ca44fc5ca6e1c35cc80d758ab4">width</a>.bits != 1) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            widthClause = <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;_width(%d)&quot;</span>, <a class="code" href="classHsailISA_1_1BrnInstBase.html#aee24e3ca44fc5ca6e1c35cc80d758ab4">width</a>.bits);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        <a class="code" href="classGPUStaticInst.html#aa4e48d5e491411d54b1f970939b0729b">disassembly</a> = <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%s%s %s&quot;</span>, <a class="code" href="classGPUStaticInst.html#a720a582b033fa42264b08824d236e705">opcode</a>, widthClause,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                               <a class="code" href="classHsailISA_1_1BrnInstBase.html#a74ee1b461d85ed1290029a22fd581c31">target</a>.disassemble());</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    }</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> TargetType&gt;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrInstBase.html#a81fd1787d9d308c509bc02c0bb02aade">  402</a></span>&#160;    <a class="code" href="classHsailISA_1_1BrInstBase.html#a81fd1787d9d308c509bc02c0bb02aade">BrInstBase&lt;TargetType&gt;::execute</a>(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> gpuDynInst)</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <a class="code" href="classWavefront.html">Wavefront</a> *<a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a> = gpuDynInst-&gt;wavefront();</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classHsailISA_1_1BrnInstBase.html#a649f0869c2dab4a8c8f48eea0e407386">getTargetPc</a>() == w-&gt;<a class="code" href="classWavefront.html#a3aa84becfc31030a7b76220abcda8d77">rpc</a>()) {</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;            w-&gt;<a class="code" href="classWavefront.html#a8d4c27173cf1f0df89d86af96eecf31a">popFromReconvergenceStack</a>();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            <span class="comment">// Rpc and execution mask remain the same</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            w-&gt;<a class="code" href="classWavefront.html#a05a22af7beb483db9ddda45c02c39fe3">pc</a>(<a class="code" href="classHsailISA_1_1BrnInstBase.html#a649f0869c2dab4a8c8f48eea0e407386">getTargetPc</a>());</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        }</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrDirectInst.html">  414</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1BrDirectInst.html">BrDirectInst</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1BrInstBase.html">BrInstBase</a>&lt;LabelOperand&gt;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrDirectInst.html#a8e3c31b93cda8c0ae6ce095e134ecd00">  417</a></span>&#160;        <a class="code" href="classHsailISA_1_1BrDirectInst.html#a8e3c31b93cda8c0ae6ce095e134ecd00">BrDirectInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            : <a class="code" href="classHsailISA_1_1BrInstBase.html">BrInstBase</a>&lt;<a class="code" href="classLabelOperand.html">LabelOperand</a>&gt;(ib, obj)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrDirectInst.html#a88c5cbaf715a2e8836dd3475c64089b5">  422</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrDirectInst.html#a88c5cbaf715a2e8836dd3475c64089b5">numSrcRegOperands</a>() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrDirectInst.html#a41ba6777f03c61703069a9f29a3fe5c1">  423</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrDirectInst.html#a41ba6777f03c61703069a9f29a3fe5c1">numDstRegOperands</a>() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    };</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrIndirectInst.html">  426</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classHsailISA_1_1BrIndirectInst.html">BrIndirectInst</a> : <span class="keyword">public</span> <a class="code" href="classHsailISA_1_1BrInstBase.html">BrInstBase</a>&lt;SRegOperand&gt;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    {</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrIndirectInst.html#a6a846638328411c96ce102dc70d97a67">  429</a></span>&#160;        <a class="code" href="classHsailISA_1_1BrIndirectInst.html#a6a846638328411c96ce102dc70d97a67">BrIndirectInst</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib, <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj)</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;            : <a class="code" href="classHsailISA_1_1BrInstBase.html">BrInstBase</a>&lt;<a class="code" href="classSRegOperand.html">SRegOperand</a>&gt;(ib, obj)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        }</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrIndirectInst.html#ac6d0d643dea2fa77cdf5d8bf787186c0">  433</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrIndirectInst.html#ac6d0d643dea2fa77cdf5d8bf787186c0">numSrcRegOperands</a>() { <span class="keywordflow">return</span> <a class="code" href="classHsailISA_1_1BrnInstBase.html#a74ee1b461d85ed1290029a22fd581c31">target</a>.isVectorRegister(); }</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="classHsailISA_1_1BrIndirectInst.html#a1c1f13af051012f53a088928bdb67343">  434</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classHsailISA_1_1BrIndirectInst.html#a1c1f13af051012f53a088928bdb67343">numDstRegOperands</a>() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    };</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <a class="code" href="classGPUStaticInst.html">GPUStaticInst</a>* <a class="code" href="namespaceHsailISA.html#a0f849968bf0e50df4481c426d267b30d">decodeBr</a>(<span class="keyword">const</span> <a class="code" href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a> *ib,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classBrigObject.html">BrigObject</a> *obj);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;} <span class="comment">// namespace HsailISA</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#endif // __ARCH_HSAIL_INSTS_BRANCH_HH__</span></div><div class="ttc" id="classWavefront_html"><div class="ttname"><a href="classWavefront.html">Wavefront</a></div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8hh_source.html#l00147">wavefront.hh:147</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_abaa4da1bbf173390cfae92b8b429ecc2"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#abaa4da1bbf173390cfae92b8b429ecc2">HsailISA::CbrInstBase::getTargetPc</a></div><div class="ttdeci">uint32_t getTargetPc() override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00186">branch.hh:186</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnIndirectInst_html_aaefd644df4238464772d1c482ac75f16"><div class="ttname"><a href="classHsailISA_1_1BrnIndirectInst.html#aaefd644df4238464772d1c482ac75f16">HsailISA::BrnIndirectInst::BrnIndirectInst</a></div><div class="ttdeci">BrnIndirectInst(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00154">branch.hh:154</a></div></div>
<div class="ttc" id="classGPUStaticInst_html_aa4e48d5e491411d54b1f970939b0729b"><div class="ttname"><a href="classGPUStaticInst.html#aa4e48d5e491411d54b1f970939b0729b">GPUStaticInst::disassembly</a></div><div class="ttdeci">std::string disassembly</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00250">gpu_static_inst.hh:250</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_a7a704af76cc7554acf09987b63a971b1"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#a7a704af76cc7554acf09987b63a971b1">HsailISA::CbrInstBase::target</a></div><div class="ttdeci">TargetType target</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00173">branch.hh:173</a></div></div>
<div class="ttc" id="operand_8hh_html"><div class="ttname"><a href="operand_8hh.html">operand.hh</a></div><div class="ttdoc">Defines classes encapsulating HSAIL instruction operands. </div></div>
<div class="ttc" id="structBrig_1_1BrigInstBase_html_a3ecce462d0a56124d0abf45b8b9f7a58"><div class="ttname"><a href="structBrig_1_1BrigInstBase.html#a3ecce462d0a56124d0abf45b8b9f7a58">Brig::BrigInstBase::operands</a></div><div class="ttdeci">BrigDataOffsetOperandList32_t operands</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01323">Brig.h:1323</a></div></div>
<div class="ttc" id="classBrigObject_html"><div class="ttname"><a href="classBrigObject.html">BrigObject</a></div><div class="ttdef"><b>Definition:</b> <a href="brig__object_8hh_source.html#l00060">brig_object.hh:60</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnDirectInst_html_aa15d76640d89938594d5dc1579902b3b"><div class="ttname"><a href="classHsailISA_1_1BrnDirectInst.html#aa15d76640d89938594d5dc1579902b3b">HsailISA::BrnDirectInst::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00147">branch.hh:147</a></div></div>
<div class="ttc" id="classImmOperand_html"><div class="ttname"><a href="classImmOperand.html">ImmOperand&lt; uint32_t &gt;</a></div></div>
<div class="ttc" id="classSRegOperand_html"><div class="ttname"><a href="classSRegOperand.html">SRegOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00120">operand.hh:120</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrIndirectInst_html_aaebc7ce890afd288effdeb31b2093338"><div class="ttname"><a href="classHsailISA_1_1CbrIndirectInst.html#aaebc7ce890afd288effdeb31b2093338">HsailISA::CbrIndirectInst::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00328">branch.hh:328</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a3df7e624b1ba76dcfbd6277da8de7425"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a3df7e624b1ba76dcfbd6277da8de7425">HsailISA::BrInstBase::isScalarRegister</a></div><div class="ttdeci">bool isScalarRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00364">branch.hh:364</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnIndirectInst_html_a4564b4e13bf26ee1f7695746317d478e"><div class="ttname"><a href="classHsailISA_1_1BrnIndirectInst.html#a4564b4e13bf26ee1f7695746317d478e">HsailISA::BrnIndirectInst::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00158">branch.hh:158</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a2ff37cb1f6cba4b02b9f3acb6df4ff00"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a2ff37cb1f6cba4b02b9f3acb6df4ff00">HsailISA::BrnInstBase::BrnInstBase</a></div><div class="ttdeci">BrnInstBase(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00059">branch.hh:59</a></div></div>
<div class="ttc" id="classGPUStaticInst_html_a01c22208f0e24a2f646f5385984cad9b"><div class="ttname"><a href="classGPUStaticInst.html#a01c22208f0e24a2f646f5385984cad9b">GPUStaticInst::setFlag</a></div><div class="ttdeci">void setFlag(Flags flag)</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00222">gpu_static_inst.hh:222</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstBase_html"><div class="ttname"><a href="structBrig_1_1BrigInstBase.html">Brig::BrigInstBase</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01319">Brig.h:1319</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_a23fe9f8c34211a58c3a5df3f087c41e2"><div class="ttname"><a href="namespaceHsailISA.html#a23fe9f8c34211a58c3a5df3f087c41e2">HsailISA::decodeBrn</a></div><div class="ttdeci">GPUStaticInst * decodeBrn(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8cc_source.html#l00043">branch.cc:43</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrDirectInst_html_ae99bc13d29ac281429867116733d6184"><div class="ttname"><a href="classHsailISA_1_1CbrDirectInst.html#ae99bc13d29ac281429867116733d6184">HsailISA::CbrDirectInst::CbrDirectInst</a></div><div class="ttdeci">CbrDirectInst(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00305">branch.hh:305</a></div></div>
<div class="ttc" id="gpu-compute_2misc_8hh_html_a3bbe609e2c3c2987d3e7bd41ca65636f"><div class="ttname"><a href="gpu-compute_2misc_8hh.html#a3bbe609e2c3c2987d3e7bd41ca65636f">VectorMask</a></div><div class="ttdeci">std::bitset&lt; std::numeric_limits&lt; unsigned long long &gt;::digits &gt; VectorMask</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2misc_8hh_source.html#l00045">misc.hh:45</a></div></div>
<div class="ttc" id="classGPUStaticInst_html_a720a582b033fa42264b08824d236e705"><div class="ttname"><a href="classGPUStaticInst.html#a720a582b033fa42264b08824d236e705">GPUStaticInst::opcode</a></div><div class="ttdeci">const std::string opcode</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00249">gpu_static_inst.hh:249</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a5a71f649b64c034fcbfa6c64fde70a48"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a5a71f649b64c034fcbfa6c64fde70a48">HsailISA::BrInstBase::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00356">branch.hh:356</a></div></div>
<div class="ttc" id="classWavefront_html_ade3eaa72266feeb4635179dc06654e5f"><div class="ttname"><a href="classWavefront.html#ade3eaa72266feeb4635179dc06654e5f">Wavefront::pushToReconvergenceStack</a></div><div class="ttdeci">void pushToReconvergenceStack(uint32_t pc, uint32_t rpc, const VectorMask &amp;exec_mask)</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8cc_source.html#l00783">wavefront.cc:783</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnDirectInst_html"><div class="ttname"><a href="classHsailISA_1_1BrnDirectInst.html">HsailISA::BrnDirectInst</a></div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00140">branch.hh:140</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_ac8200e8795652c60987e7dab017de11a"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#ac8200e8795652c60987e7dab017de11a">HsailISA::CbrInstBase::execute</a></div><div class="ttdeci">void execute(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00260">branch.hh:260</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_a931ebc51aa5e86a10a6686c6e92acf9f"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#a931ebc51aa5e86a10a6686c6e92acf9f">HsailISA::CbrInstBase::isCondRegister</a></div><div class="ttdeci">bool isCondRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00197">branch.hh:197</a></div></div>
<div class="ttc" id="classCRegOperand_html"><div class="ttname"><a href="classCRegOperand.html">CRegOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00289">operand.hh:289</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_aa59329d5cfcaf05ac0139f31ceaa2148"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#aa59329d5cfcaf05ac0139f31ceaa2148">HsailISA::CbrInstBase::isSrcOperand</a></div><div class="ttdeci">bool isSrcOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00211">branch.hh:211</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnDirectInst_html_a0f871f0288bc684dbde41213f7946771"><div class="ttname"><a href="classHsailISA_1_1BrnDirectInst.html#a0f871f0288bc684dbde41213f7946771">HsailISA::BrnDirectInst::BrnDirectInst</a></div><div class="ttdeci">BrnDirectInst(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00143">branch.hh:143</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_aee24e3ca44fc5ca6e1c35cc80d758ab4"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#aee24e3ca44fc5ca6e1c35cc80d758ab4">HsailISA::BrnInstBase::width</a></div><div class="ttdeci">Brig::BrigWidth8_t width</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00056">branch.hh:56</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html">HsailISA::BrInstBase</a></div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00335">branch.hh:335</a></div></div>
<div class="ttc" id="classWavefront_html_a05a22af7beb483db9ddda45c02c39fe3"><div class="ttname"><a href="classWavefront.html#a05a22af7beb483db9ddda45c02c39fe3">Wavefront::pc</a></div><div class="ttdeci">uint32_t pc() const</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8cc_source.html#l00816">wavefront.cc:816</a></div></div>
<div class="ttc" id="classLabelOperand_html"><div class="ttname"><a href="classLabelOperand.html">LabelOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00737">operand.hh:737</a></div></div>
<div class="ttc" id="classGPUStaticInst_html_af86c930ca2e77bf90a0ce8fac63378da"><div class="ttname"><a href="classGPUStaticInst.html#af86c930ca2e77bf90a0ce8fac63378da">GPUStaticInst::ipdInstNum</a></div><div class="ttdeci">int ipdInstNum() const</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00074">gpu_static_inst.hh:74</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_aaf78965bfcb0941eb866bdfb556fbb82"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#aaf78965bfcb0941eb866bdfb556fbb82">HsailISA::BrInstBase::getTargetPc</a></div><div class="ttdeci">uint32_t getTargetPc() override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00353">branch.hh:353</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrIndirectInst_html_a3eae108cbb037a8530090e7988e58612"><div class="ttname"><a href="classHsailISA_1_1CbrIndirectInst.html#a3eae108cbb037a8530090e7988e58612">HsailISA::CbrIndirectInst::CbrIndirectInst</a></div><div class="ttdeci">CbrIndirectInst(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00320">branch.hh:320</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a2d85a9182e1aab35890a98968a080ff4"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a2d85a9182e1aab35890a98968a080ff4">HsailISA::BrInstBase::generateDisassembly</a></div><div class="ttdeci">void generateDisassembly() override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00388">branch.hh:388</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_a0f849968bf0e50df4481c426d267b30d"><div class="ttname"><a href="namespaceHsailISA.html#a0f849968bf0e50df4481c426d267b30d">HsailISA::decodeBr</a></div><div class="ttdeci">GPUStaticInst * decodeBr(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8cc_source.html#l00073">branch.cc:73</a></div></div>
<div class="ttc" id="arch_2hsail_2insts_2gpu__static__inst_8hh_html"><div class="ttname"><a href="arch_2hsail_2insts_2gpu__static__inst_8hh.html">gpu_static_inst.hh</a></div></div>
<div class="ttc" id="classGPUStaticInst_html_a6b04482d8b493b51014757cc152b054f"><div class="ttname"><a href="classGPUStaticInst.html#a6b04482d8b493b51014757cc152b054f">GPUStaticInst::nextInstAddr</a></div><div class="ttdeci">int nextInstAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00066">gpu_static_inst.hh:66</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a0769dbedfe4060830cf7abcbe64d472a"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a0769dbedfe4060830cf7abcbe64d472a">HsailISA::BrInstBase::width</a></div><div class="ttdeci">ImmOperand&lt; uint32_t &gt; width</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00340">branch.hh:340</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a4bdc275e6db1806e1dc959032f92bf8a"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a4bdc275e6db1806e1dc959032f92bf8a">HsailISA::BrnInstBase::getRegisterIndex</a></div><div class="ttdeci">int getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00099">branch.hh:99</a></div></div>
<div class="ttc" id="gpu-compute_2misc_8hh_html_a7c06c25b74cbcf224d5866c50cf39da1"><div class="ttname"><a href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a></div><div class="ttdeci">std::shared_ptr&lt; GPUDynInst &gt; GPUDynInstPtr</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2misc_8hh_source.html#l00048">misc.hh:48</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnIndirectInst_html_aee9f7490bfafa07eb112358b37ee5f46"><div class="ttname"><a href="classHsailISA_1_1BrnIndirectInst.html#aee9f7490bfafa07eb112358b37ee5f46">HsailISA::BrnIndirectInst::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00159">branch.hh:159</a></div></div>
<div class="ttc" id="classImmOperand_html_addd16b6de6c3b2c87338a4b9f0bdef7f"><div class="ttname"><a href="classImmOperand.html#addd16b6de6c3b2c87338a4b9f0bdef7f">ImmOperand::init</a></div><div class="ttdeci">bool init(unsigned opOffset, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00390">operand.hh:390</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="gpu__dyn__inst_8hh_html"><div class="ttname"><a href="gpu__dyn__inst_8hh.html">gpu_dyn_inst.hh</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_abe1d82dbec5e686ad685f396248720f2"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#abe1d82dbec5e686ad685f396248720f2">HsailISA::BrnInstBase::getNumOperands</a></div><div class="ttdeci">int getNumOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00105">branch.hh:105</a></div></div>
<div class="ttc" id="classBrigObject_html_a2b043d0d2988afbe75ee14f8ddb134d0"><div class="ttname"><a href="classBrigObject.html#a2b043d0d2988afbe75ee14f8ddb134d0">BrigObject::getOperandPtr</a></div><div class="ttdeci">unsigned getOperandPtr(int offs, int index) const</div><div class="ttdef"><b>Definition:</b> <a href="brig__object_8cc_source.html#l00122">brig_object.cc:122</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_aa14fc443658e3715033977cf747576bc"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#aa14fc443658e3715033977cf747576bc">HsailISA::CbrInstBase::getNumOperands</a></div><div class="ttdeci">int getNumOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00239">branch.hh:239</a></div></div>
<div class="ttc" id="classGPUStaticInst_html"><div class="ttname"><a href="classGPUStaticInst.html">GPUStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2gpu__static__inst_8hh_source.html#l00060">gpu_static_inst.hh:60</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrIndirectInst_html_ac6d0d643dea2fa77cdf5d8bf787186c0"><div class="ttname"><a href="classHsailISA_1_1BrIndirectInst.html#ac6d0d643dea2fa77cdf5d8bf787186c0">HsailISA::BrIndirectInst::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00433">branch.hh:433</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_a33d2c3e3f3bfe4d3b563f45b2228e7e4"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#a33d2c3e3f3bfe4d3b563f45b2228e7e4">HsailISA::CbrInstBase::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00190">branch.hh:190</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a81fd1787d9d308c509bc02c0bb02aade"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a81fd1787d9d308c509bc02c0bb02aade">HsailISA::BrInstBase::execute</a></div><div class="ttdeci">void execute(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00402">branch.hh:402</a></div></div>
<div class="ttc" id="classWavefront_html_ae0651630713cafebaabfcb4cb2fdf6c7"><div class="ttname"><a href="classWavefront.html#ae0651630713cafebaabfcb4cb2fdf6c7">Wavefront::computeUnit</a></div><div class="ttdeci">ComputeUnit * computeUnit</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8hh_source.html#l00167">wavefront.hh:167</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrIndirectInst_html"><div class="ttname"><a href="classHsailISA_1_1BrIndirectInst.html">HsailISA::BrIndirectInst</a></div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00426">branch.hh:426</a></div></div>
<div class="ttc" id="classComputeUnit_html_ada7957bc1e5a7d9c862a1c81b4055aaa"><div class="ttname"><a href="classComputeUnit.html#ada7957bc1e5a7d9c862a1c81b4055aaa">ComputeUnit::wfSize</a></div><div class="ttdeci">int wfSize() const</div><div class="ttdef"><b>Definition:</b> <a href="compute__unit_8hh_source.html#l00252">compute_unit.hh:252</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrDirectInst_html_a8e3c31b93cda8c0ae6ce095e134ecd00"><div class="ttname"><a href="classHsailISA_1_1BrDirectInst.html#a8e3c31b93cda8c0ae6ce095e134ecd00">HsailISA::BrDirectInst::BrDirectInst</a></div><div class="ttdeci">BrDirectInst(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00417">branch.hh:417</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrIndirectInst_html"><div class="ttname"><a href="classHsailISA_1_1CbrIndirectInst.html">HsailISA::CbrIndirectInst</a></div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00317">branch.hh:317</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a43f6bf34cd6caca40f2cc0464133cc99"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a43f6bf34cd6caca40f2cc0464133cc99">HsailISA::BrnInstBase::isDstOperand</a></div><div class="ttdeci">bool isDstOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00089">branch.hh:89</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_abbf89a8639f14e61b3b9a72ea14a06a8"><div class="ttname"><a href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">MipsISA::w</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; w</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00280">pra_constants.hh:280</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_a2422a2643645af6b9c71f11ee31f2d8e"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#a2422a2643645af6b9c71f11ee31f2d8e">HsailISA::CbrInstBase::generateDisassembly</a></div><div class="ttdeci">void generateDisassembly() override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00246">branch.hh:246</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_ac555287788b80c0e8e19b7fdd811cffb"><div class="ttname"><a href="namespaceHsailISA.html#ac555287788b80c0e8e19b7fdd811cffb">HsailISA::decodeCbr</a></div><div class="ttdeci">GPUStaticInst * decodeCbr(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8cc_source.html#l00058">branch.cc:58</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_ab0e358d2d763d82bcc2131c859743de9"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#ab0e358d2d763d82bcc2131c859743de9">HsailISA::BrnInstBase::getOperandSize</a></div><div class="ttdeci">int getOperandSize(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00093">branch.hh:93</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_a2434963ecfc2641f32487712a0cc493f"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#a2434963ecfc2641f32487712a0cc493f">HsailISA::CbrInstBase::getOperandSize</a></div><div class="ttdeci">int getOperandSize(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00221">branch.hh:221</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html">HsailISA::CbrInstBase</a></div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00166">branch.hh:166</a></div></div>
<div class="ttc" id="namespaceHsailISA_html"><div class="ttname"><a href="namespaceHsailISA.html">HsailISA</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__decoder_8hh_source.html#l00051">gpu_decoder.hh:51</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrDirectInst_html_a41ba6777f03c61703069a9f29a3fe5c1"><div class="ttname"><a href="classHsailISA_1_1BrDirectInst.html#a41ba6777f03c61703069a9f29a3fe5c1">HsailISA::BrDirectInst::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00423">branch.hh:423</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a12e957087e597b33d4eeb9b1032e7ba6"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a12e957087e597b33d4eeb9b1032e7ba6">HsailISA::BrInstBase::target</a></div><div class="ttdeci">TargetType target</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00341">branch.hh:341</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html">HsailISA::BrnInstBase</a></div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00051">branch.hh:51</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnIndirectInst_html"><div class="ttname"><a href="classHsailISA_1_1BrnIndirectInst.html">HsailISA::BrnIndirectInst</a></div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00151">branch.hh:151</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_ad27a51afa6fcdf7bfd0697f23579bd94"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#ad27a51afa6fcdf7bfd0697f23579bd94">HsailISA::CbrInstBase::isDstOperand</a></div><div class="ttdeci">bool isDstOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00218">branch.hh:218</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a4c0986e7f9611d16dc8a61acb9ef87e4"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a4c0986e7f9611d16dc8a61acb9ef87e4">HsailISA::BrnInstBase::isSrcOperand</a></div><div class="ttdeci">bool isSrcOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00084">branch.hh:84</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a7e0076b1984b29cd014a6630b7592e85"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a7e0076b1984b29cd014a6630b7592e85">HsailISA::BrInstBase::isCondRegister</a></div><div class="ttdeci">bool isCondRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00360">branch.hh:360</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrDirectInst_html_a037a49101e69a94aef040beddd098baf"><div class="ttname"><a href="classHsailISA_1_1CbrDirectInst.html#a037a49101e69a94aef040beddd098baf">HsailISA::CbrDirectInst::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00313">branch.hh:313</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrDirectInst_html_a88c5cbaf715a2e8836dd3475c64089b5"><div class="ttname"><a href="classHsailISA_1_1BrDirectInst.html#a88c5cbaf715a2e8836dd3475c64089b5">HsailISA::BrDirectInst::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00422">branch.hh:422</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrDirectInst_html"><div class="ttname"><a href="classHsailISA_1_1BrDirectInst.html">HsailISA::BrDirectInst</a></div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00414">branch.hh:414</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a0354b7627bca50198a277942a44e17a0"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a0354b7627bca50198a277942a44e17a0">HsailISA::BrnInstBase::isCondRegister</a></div><div class="ttdeci">bool isCondRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00075">branch.hh:75</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a0c378af52c3b64674c40ea51d41d0da3"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a0c378af52c3b64674c40ea51d41d0da3">HsailISA::BrnInstBase::generateDisassembly</a></div><div class="ttdeci">void generateDisassembly() override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00114">branch.hh:114</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_a97ffece7589ae292d3ee7e6eb9d7c4d1"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#a97ffece7589ae292d3ee7e6eb9d7c4d1">HsailISA::CbrInstBase::getRegisterIndex</a></div><div class="ttdeci">int getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00229">branch.hh:229</a></div></div>
<div class="ttc" id="classWavefront_html_a3aa84becfc31030a7b76220abcda8d77"><div class="ttname"><a href="classWavefront.html#a3aa84becfc31030a7b76220abcda8d77">Wavefront::rpc</a></div><div class="ttdeci">uint32_t rpc() const</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8cc_source.html#l00822">wavefront.cc:822</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a80f0fbe351673b152282a5cb7fe25e63"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a80f0fbe351673b152282a5cb7fe25e63">HsailISA::BrInstBase::isDstOperand</a></div><div class="ttdeci">bool isDstOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00372">branch.hh:372</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a05b715821aa2c91efcbfec85db6d7668"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a05b715821aa2c91efcbfec85db6d7668">HsailISA::BrInstBase::getNumOperands</a></div><div class="ttdeci">int getNumOperands() override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00383">branch.hh:383</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a23e8aef4bc1e66e1e652063fbd91b251"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a23e8aef4bc1e66e1e652063fbd91b251">HsailISA::BrnInstBase::isScalarRegister</a></div><div class="ttdeci">bool isScalarRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00079">branch.hh:79</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnDirectInst_html_a5542806a1e269a11db67e33cfd82f71d"><div class="ttname"><a href="classHsailISA_1_1BrnDirectInst.html#a5542806a1e269a11db67e33cfd82f71d">HsailISA::BrnDirectInst::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00148">branch.hh:148</a></div></div>
<div class="ttc" id="wavefront_8hh_html"><div class="ttname"><a href="wavefront_8hh.html">wavefront.hh</a></div></div>
<div class="ttc" id="classWavefront_html_ab90e5cca5bd110a8ba60c6a1b730e207"><div class="ttname"><a href="classWavefront.html#ab90e5cca5bd110a8ba60c6a1b730e207">Wavefront::execMask</a></div><div class="ttdeci">VectorMask execMask() const</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8cc_source.html#l00828">wavefront.cc:828</a></div></div>
<div class="ttc" id="classWavefront_html_a8d4c27173cf1f0df89d86af96eecf31a"><div class="ttname"><a href="classWavefront.html#a8d4c27173cf1f0df89d86af96eecf31a">Wavefront::popFromReconvergenceStack</a></div><div class="ttdeci">void popFromReconvergenceStack()</div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8cc_source.html#l00791">wavefront.cc:791</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrIndirectInst_html_a6a846638328411c96ce102dc70d97a67"><div class="ttname"><a href="classHsailISA_1_1BrIndirectInst.html#a6a846638328411c96ce102dc70d97a67">HsailISA::BrIndirectInst::BrIndirectInst</a></div><div class="ttdeci">BrIndirectInst(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00429">branch.hh:429</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a649f0869c2dab4a8c8f48eea0e407386"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a649f0869c2dab4a8c8f48eea0e407386">HsailISA::BrnInstBase::getTargetPc</a></div><div class="ttdeci">uint32_t getTargetPc() override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00069">branch.hh:69</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a090073e6403e5ee2dd5b78900edf67f6"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a090073e6403e5ee2dd5b78900edf67f6">HsailISA::BrnInstBase::execute</a></div><div class="ttdeci">void execute(GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00128">branch.hh:128</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a8b235a908d840b4b3bb5299462a9e32b"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a8b235a908d840b4b3bb5299462a9e32b">HsailISA::BrInstBase::isSrcOperand</a></div><div class="ttdeci">bool isSrcOperand(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00368">branch.hh:368</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_acf233fb4f40e1f46900475d3e0f0e8ef"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#acf233fb4f40e1f46900475d3e0f0e8ef">HsailISA::CbrInstBase::CbrInstBase</a></div><div class="ttdeci">CbrInstBase(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00175">branch.hh:175</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrIndirectInst_html_ac9fede43f0db847ddb03a666d25ac871"><div class="ttname"><a href="classHsailISA_1_1CbrIndirectInst.html#ac9fede43f0db847ddb03a666d25ac871">HsailISA::CbrIndirectInst::numSrcRegOperands</a></div><div class="ttdeci">int numSrcRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00327">branch.hh:327</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_a1af4fe4a8c178206244fdf73fab7e272"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#a1af4fe4a8c178206244fdf73fab7e272">HsailISA::CbrInstBase::isScalarRegister</a></div><div class="ttdeci">bool isScalarRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00204">branch.hh:204</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrDirectInst_html"><div class="ttname"><a href="classHsailISA_1_1CbrDirectInst.html">HsailISA::CbrDirectInst</a></div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00302">branch.hh:302</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_a74ee1b461d85ed1290029a22fd581c31"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#a74ee1b461d85ed1290029a22fd581c31">HsailISA::BrnInstBase::target</a></div><div class="ttdeci">TargetType target</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00057">branch.hh:57</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_a4a522b8848c4afad8c6404708a44a05f"><div class="ttname"><a href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a></div><div class="ttdeci">static const int NumArgumentRegs M5_VAR_USED</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00084">process.cc:84</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrDirectInst_html_a51f37e30117da2d9dc96879b50f27364"><div class="ttname"><a href="classHsailISA_1_1CbrDirectInst.html#a51f37e30117da2d9dc96879b50f27364">HsailISA::CbrDirectInst::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00314">branch.hh:314</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_ae05c14581aa67dd959d2378bd7956801"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#ae05c14581aa67dd959d2378bd7956801">HsailISA::BrInstBase::BrInstBase</a></div><div class="ttdeci">BrInstBase(const Brig::BrigInstBase *ib, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00343">branch.hh:343</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_a6242f5edc0971389abf14b16ce7169b1"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#a6242f5edc0971389abf14b16ce7169b1">HsailISA::BrInstBase::getOperandSize</a></div><div class="ttdeci">int getOperandSize(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00373">branch.hh:373</a></div></div>
<div class="ttc" id="namespaceBrig_html_a5794ce8ddf5d20f942a9e042db592838"><div class="ttname"><a href="namespaceBrig.html#a5794ce8ddf5d20f942a9e042db592838">Brig::BrigWidth8_t</a></div><div class="ttdeci">uint8_t BrigWidth8_t</div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l00146">Brig.h:146</a></div></div>
<div class="ttc" id="classCRegOperand_html_a5b2d74166cf4ea883f4c876334d19950"><div class="ttname"><a href="classCRegOperand.html#a5b2d74166cf4ea883f4c876334d19950">CRegOperand::init</a></div><div class="ttdeci">bool init(unsigned opOffset, const BrigObject *obj)</div><div class="ttdef"><b>Definition:</b> <a href="operand_8hh_source.html#l00295">operand.hh:295</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_a31d0c653551687ba56bfab46cc80a949"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#a31d0c653551687ba56bfab46cc80a949">HsailISA::CbrInstBase::width</a></div><div class="ttdeci">Brig::BrigWidth8_t width</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00171">branch.hh:171</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a997e13ea56e791849c1c12d7d5369798"><div class="ttname"><a href="namespaceArmISA.html#a997e13ea56e791849c1c12d7d5369798">ArmISA::cond</a></div><div class="ttdeci">cond</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classHsailISA_1_1CbrInstBase_html_a124b508b485453355115ee3f9361eeb4"><div class="ttname"><a href="classHsailISA_1_1CbrInstBase.html#a124b508b485453355115ee3f9361eeb4">HsailISA::CbrInstBase::cond</a></div><div class="ttdeci">CRegOperand cond</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00172">branch.hh:172</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrnInstBase_html_aa1587d52c46e53eced772bbd0988a340"><div class="ttname"><a href="classHsailISA_1_1BrnInstBase.html#aa1587d52c46e53eced772bbd0988a340">HsailISA::BrnInstBase::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(int operandIndex) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00071">branch.hh:71</a></div></div>
<div class="ttc" id="classHsailISA_1_1HsailGPUStaticInst_html"><div class="ttname"><a href="classHsailISA_1_1HsailGPUStaticInst.html">HsailISA::HsailGPUStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2hsail_2insts_2gpu__static__inst_8hh_source.html#l00053">gpu_static_inst.hh:53</a></div></div>
<div class="ttc" id="structBrig_1_1BrigInstBr_html"><div class="ttname"><a href="structBrig_1_1BrigInstBr.html">Brig::BrigInstBr</a></div><div class="ttdef"><b>Definition:</b> <a href="Brig_8h_source.html#l01349">Brig.h:1349</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrIndirectInst_html_a1c1f13af051012f53a088928bdb67343"><div class="ttname"><a href="classHsailISA_1_1BrIndirectInst.html#a1c1f13af051012f53a088928bdb67343">HsailISA::BrIndirectInst::numDstRegOperands</a></div><div class="ttdeci">int numDstRegOperands()</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00434">branch.hh:434</a></div></div>
<div class="ttc" id="classHsailISA_1_1BrInstBase_html_af6b44ec411af4b7c4bf3c5ba0ca824ec"><div class="ttname"><a href="classHsailISA_1_1BrInstBase.html#af6b44ec411af4b7c4bf3c5ba0ca824ec">HsailISA::BrInstBase::getRegisterIndex</a></div><div class="ttdeci">int getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst) override</div><div class="ttdef"><b>Definition:</b> <a href="hsail_2insts_2branch_8hh_source.html#l00378">branch.hh:378</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
