
---------- Begin Simulation Statistics ----------
final_tick                               340526789500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107240                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653712                       # Number of bytes of host memory used
host_op_rate                                   197555                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   932.49                       # Real time elapsed on the host
host_tick_rate                              365179252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340527                       # Number of seconds simulated
sim_ticks                                340526789500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.810536                       # CPI: cycles per instruction
system.cpu.discardedOps                          4393                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       461990358                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146831                       # IPC: instructions per cycle
system.cpu.numCycles                        681053579                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       219063221                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2627782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5259962                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          869                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2642638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5285847                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            377                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658297                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650029                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650240                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648841                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986864                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2722                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              178                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81107313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81107313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81107357                       # number of overall hits
system.cpu.dcache.overall_hits::total        81107357                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5273158                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5273158                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5273185                       # number of overall misses
system.cpu.dcache.overall_misses::total       5273185                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 499896935500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499896935500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 499896935500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499896935500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380471                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380471                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380542                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94800.295288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94800.295288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94799.809887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94799.809887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2637770                       # number of writebacks
system.cpu.dcache.writebacks::total           2637770                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630409                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630409                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630409                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630409                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2642749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2642749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2642766                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2642766                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245485313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245485313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245486735000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245486735000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030594                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92890.135613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92890.135613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92890.076155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92890.076155                       # average overall mshr miss latency
system.cpu.dcache.replacements                2642509                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2038092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2038092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5778                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5778                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    101330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    101330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043870                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043870                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002827                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002827                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17537.210107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17537.210107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     93214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     93214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16276.235376                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16276.235376                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79069221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79069221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5267380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5267380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 499795605500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 499795605500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94885.048259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94885.048259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2637022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2637022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 245392099000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 245392099000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93056.523230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93056.523230                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.380282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.380282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1422000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1422000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83647.058824                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83647.058824                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.956133                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750190                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2642765                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.690366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.956133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89023375                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89023375                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071208                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169181                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32052944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32052944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32052944                       # number of overall hits
system.cpu.icache.overall_hits::total        32052944                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36624000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36624000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32053387                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32053387                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32053387                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32053387                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82672.686230                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82672.686230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82672.686230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82672.686230                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          129                       # number of writebacks
system.cpu.icache.writebacks::total               129                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36181000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36181000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81672.686230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81672.686230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81672.686230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81672.686230                       # average overall mshr miss latency
system.cpu.icache.replacements                    129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32052944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32052944                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32053387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32053387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82672.686230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82672.686230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36181000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36181000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81672.686230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81672.686230                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.520052                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32053387                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          72355.275395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   275.520052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.538125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.538125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32053830                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32053830                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 340526789500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218810                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   53                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                10954                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11007                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  53                       # number of overall hits
system.l2.overall_hits::.cpu.data               10954                       # number of overall hits
system.l2.overall_hits::total                   11007                       # number of overall hits
system.l2.demand_misses::.cpu.inst                390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631812                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632202                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               390                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631812                       # number of overall misses
system.l2.overall_misses::total               2632202                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241389829000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241424738000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34909000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241389829000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241424738000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2642766                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2643209                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2642766                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2643209                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.880361                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995836                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.880361                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995836                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89510.256410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91720.012296                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91719.684887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89510.256410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91720.012296                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91719.684887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2627531                       # number of writebacks
system.l2.writebacks::total                   2627531                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632193                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632193                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 215071230500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 215102144500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 215071230500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 215102144500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.875847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995832                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.875847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995832                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79675.257732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81720.047838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81719.746424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79675.257732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81720.047838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81719.746424                       # average overall mshr miss latency
system.l2.replacements                        2628142                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2637770                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2637770                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2637770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2637770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          127                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              127                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          127                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          127                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              5416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5416                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241370691500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241370691500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2637022                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2637022                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91719.919889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91719.919889                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 215054641500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 215054641500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81719.923689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81719.923689                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34909000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34909000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.880361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.880361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89510.256410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89510.256410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.875847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.875847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79675.257732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79675.257732                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19137500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19137500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.035864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92900.485437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92900.485437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16589000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16589000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.034645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83361.809045                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83361.809045                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4069.342477                       # Cycle average of tags in use
system.l2.tags.total_refs                     5284963                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632238                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.007783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.054068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.519532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4066.768876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3317                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13202194                       # Number of tag accesses
system.l2.tags.data_accesses                 13202194                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000421957500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328434                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328434                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10272523                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4942417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2627531                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264384                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255062                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264384                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255062                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 270125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  58308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.028736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.986373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        328430    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328434                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.033427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328401     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328434                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336920576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336323968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    989.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    987.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  340526740000                       # Total gap between requests
system.mem_ctrls.avgGap                      64742.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        49664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336870912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336322752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 145844.619370247819                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 989264053.188390970230                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 987654311.996501564980                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          776                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263608                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5255062                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27718250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 202055226250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8315568907250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35719.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38387.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1582392.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        49664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336870912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336920576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        49664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        49664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336323968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336323968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          388                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631804                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632192                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2627531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2627531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       145845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    989264053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        989409898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       145845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       145845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    987657883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       987657883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    987657883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       145845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    989264053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1977067781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264384                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255043                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            103375744500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       202082944500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19636.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38386.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4859224                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4880371                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       779831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   863.319360                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   766.372826                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.114729                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8536      1.09%      1.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        53022      6.80%      7.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18350      2.35%     10.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        24670      3.16%     13.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        45760      5.87%     19.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        17341      2.22%     21.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        35307      4.53%     26.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        35627      4.57%     30.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       541218     69.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       779831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336920576                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336322752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              989.409898                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              987.654312                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2784442920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1479962715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796664040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13717925100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26880665760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  81917719290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61778944800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  207356324625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   608.928081                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 157749209250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11370840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 171406740250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2783557560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1479495930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18791037720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713399360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26880665760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  81942094200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  61758418560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  207348669090                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   608.905600                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 157694342250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11370840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 171461607250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2627531                       # Transaction distribution
system.membus.trans_dist::CleanEvict              239                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631605                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           587                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7892154                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7892154                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673244544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673244544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632192                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26302579000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24388613250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6187                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5265301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          129                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5350                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2637022                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2637021                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5744                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1015                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7928040                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7929055                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        73216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    675908480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              675981696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2628142                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336323968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5271351                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015373                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5270105     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1246      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5271351                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 340526789500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7918721500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1108498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6606915993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
