<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.6.3" />
<title>pyboy.core.opcodes API documentation</title>
<meta name="description" content="" />
<link href='https://cdnjs.cloudflare.com/ajax/libs/normalize/8.0.0/normalize.min.css' rel='stylesheet'>
<link href='https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/8.0.0/sanitize.min.css' rel='stylesheet'>
<link href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/github.min.css" rel="stylesheet">
<style>.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{font-weight:bold}#index h4 + ul{margin-bottom:.6em}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase;cursor:pointer}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>pyboy.core.opcodes</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>Source code</summary>
<pre><code class="python"># THIS FILE IS AUTO-GENERATED!!!
# DO NOT MODIFY THIS FILE.
# CHANGES TO THE CODE SHOULD BE MADE IN &#39;opcodes_gen.py&#39;.

import array

FLAGC, FLAGH, FLAGN, FLAGZ = range(4, 8)


def NOP_00(cpu): # 00 NOP
    cpu.PC += 1
    return 4


def LD_01(cpu, v): # 01 LD BC,d16
    cpu.set_bc(v)
    cpu.PC += 3
    return 12


def LD_02(cpu): # 02 LD (BC),A
    cpu.mb.setitem(((cpu.B &lt;&lt; 8) + cpu.C), cpu.A)
    cpu.PC += 1
    return 8


def INC_03(cpu): # 03 INC BC
    t = ((cpu.B &lt;&lt; 8) + cpu.C) + 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.set_bc(t)
    cpu.PC += 1
    return 8


def INC_04(cpu): # 04 INC B
    t = cpu.B + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.B &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 1
    return 4


def DEC_05(cpu): # 05 DEC B
    t = cpu.B - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.B &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 1
    return 4


def LD_06(cpu, v): # 06 LD B,d8
    cpu.B = v
    cpu.PC += 2
    return 8


def RLCA_07(cpu): # 07 RLCA
    t = (cpu.A &lt;&lt; 1) + (cpu.A &gt;&gt; 7)
    flag = 0b00000000
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def LD_08(cpu, v): # 08 LD (a16),SP
    cpu.mb.setitem(v, cpu.SP &amp; 0xFF)
    cpu.mb.setitem(v+1, cpu.SP &gt;&gt; 8)
    cpu.PC += 3
    return 20


def ADD_09(cpu): # 09 ADD HL,BC
    t = cpu.HL + ((cpu.B &lt;&lt; 8) + cpu.C)
    flag = 0b00000000
    flag += (((cpu.HL &amp; 0xFFF) + (((cpu.B &lt;&lt; 8) + cpu.C) &amp; 0xFFF)) &gt; 0xFFF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFFFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8


def LD_0A(cpu): # 0A LD A,(BC)
    cpu.A = cpu.mb.getitem(((cpu.B &lt;&lt; 8) + cpu.C))
    cpu.PC += 1
    return 8


def DEC_0B(cpu): # 0B DEC BC
    t = ((cpu.B &lt;&lt; 8) + cpu.C) - 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.set_bc(t)
    cpu.PC += 1
    return 8


def INC_0C(cpu): # 0C INC C
    t = cpu.C + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.C &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 1
    return 4


def DEC_0D(cpu): # 0D DEC C
    t = cpu.C - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.C &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 1
    return 4


def LD_0E(cpu, v): # 0E LD C,d8
    cpu.C = v
    cpu.PC += 2
    return 8


def RRCA_0F(cpu): # 0F RRCA
    t = (cpu.A &gt;&gt; 1) + ((cpu.A &amp; 1) &lt;&lt; 7) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def STOP_10(cpu, v): # 10 STOP 0
    pass
    cpu.PC += 2
    return 4


def LD_11(cpu, v): # 11 LD DE,d16
    cpu.set_de(v)
    cpu.PC += 3
    return 12


def LD_12(cpu): # 12 LD (DE),A
    cpu.mb.setitem(((cpu.D &lt;&lt; 8) + cpu.E), cpu.A)
    cpu.PC += 1
    return 8


def INC_13(cpu): # 13 INC DE
    t = ((cpu.D &lt;&lt; 8) + cpu.E) + 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.set_de(t)
    cpu.PC += 1
    return 8


def INC_14(cpu): # 14 INC D
    t = cpu.D + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.D &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 1
    return 4


def DEC_15(cpu): # 15 DEC D
    t = cpu.D - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.D &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 1
    return 4


def LD_16(cpu, v): # 16 LD D,d8
    cpu.D = v
    cpu.PC += 2
    return 8


def RLA_17(cpu): # 17 RLA
    t = (cpu.A &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def JR_18(cpu, v): # 18 JR r8
    cpu.PC += 2 + ((v ^ 0x80) - 0x80)
    cpu.PC &amp;= 0xFFFF
    return 12


def ADD_19(cpu): # 19 ADD HL,DE
    t = cpu.HL + ((cpu.D &lt;&lt; 8) + cpu.E)
    flag = 0b00000000
    flag += (((cpu.HL &amp; 0xFFF) + (((cpu.D &lt;&lt; 8) + cpu.E) &amp; 0xFFF)) &gt; 0xFFF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFFFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8


def LD_1A(cpu): # 1A LD A,(DE)
    cpu.A = cpu.mb.getitem(((cpu.D &lt;&lt; 8) + cpu.E))
    cpu.PC += 1
    return 8


def DEC_1B(cpu): # 1B DEC DE
    t = ((cpu.D &lt;&lt; 8) + cpu.E) - 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.set_de(t)
    cpu.PC += 1
    return 8


def INC_1C(cpu): # 1C INC E
    t = cpu.E + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.E &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 1
    return 4


def DEC_1D(cpu): # 1D DEC E
    t = cpu.E - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.E &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 1
    return 4


def LD_1E(cpu, v): # 1E LD E,d8
    cpu.E = v
    cpu.PC += 2
    return 8


def RRA_1F(cpu): # 1F RRA
    t = (cpu.A &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def JR_20(cpu, v): # 20 JR NZ,r8
    cpu.PC += 2
    if cpu.f_nz():
        cpu.PC += ((v ^ 0x80) - 0x80)
        cpu.PC &amp;= 0xFFFF
        return 12
    else:
        cpu.PC &amp;= 0xFFFF
        return 8


def LD_21(cpu, v): # 21 LD HL,d16
    cpu.HL = v
    cpu.PC += 3
    return 12


def LD_22(cpu): # 22 LD (HL+),A
    cpu.mb.setitem(cpu.HL, cpu.A)
    cpu.HL += 1
    cpu.PC += 1
    return 8


def INC_23(cpu): # 23 INC HL
    t = cpu.HL + 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8


def INC_24(cpu): # 24 INC H
    t = (cpu.HL &gt;&gt; 8) + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += ((((cpu.HL &gt;&gt; 8) &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 1
    return 4


def DEC_25(cpu): # 25 DEC H
    t = (cpu.HL &gt;&gt; 8) - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += ((((cpu.HL &gt;&gt; 8) &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 1
    return 4


def LD_26(cpu, v): # 26 LD H,d8
    cpu.HL = (cpu.HL &amp; 0x00FF) | (v &lt;&lt; 8)
    cpu.PC += 2
    return 8


def DAA_27(cpu): # 27 DAA
    t = cpu.A
    corr = 0
    corr |= 0x06 if cpu.f_h() else 0x00
    corr |= 0x60 if cpu.f_c() else 0x00
    if cpu.f_n():
        t -= corr
    else:
        corr |= 0x06 if (t &amp; 0x0F) &gt; 0x09 else 0x00
        corr |= 0x60 if t &gt; 0x99 else 0x00
        t += corr
    flag = 0
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (corr &amp; 0x60 != 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b01000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def JR_28(cpu, v): # 28 JR Z,r8
    cpu.PC += 2
    if cpu.f_z():
        cpu.PC += ((v ^ 0x80) - 0x80)
        cpu.PC &amp;= 0xFFFF
        return 12
    else:
        cpu.PC &amp;= 0xFFFF
        return 8


def ADD_29(cpu): # 29 ADD HL,HL
    t = cpu.HL + cpu.HL
    flag = 0b00000000
    flag += (((cpu.HL &amp; 0xFFF) + (cpu.HL &amp; 0xFFF)) &gt; 0xFFF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFFFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8


def LD_2A(cpu): # 2A LD A,(HL+)
    cpu.A = cpu.mb.getitem(cpu.HL)
    cpu.HL += 1
    cpu.PC += 1
    return 8


def DEC_2B(cpu): # 2B DEC HL
    t = cpu.HL - 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8


def INC_2C(cpu): # 2C INC L
    t = (cpu.HL &amp; 0xFF) + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += ((((cpu.HL &amp; 0xFF) &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 1
    return 4


def DEC_2D(cpu): # 2D DEC L
    t = (cpu.HL &amp; 0xFF) - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += ((((cpu.HL &amp; 0xFF) &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_2E(cpu, v): # 2E LD L,d8
    cpu.HL = (cpu.HL &amp; 0xFF00) | (v &amp; 0xFF)
    cpu.PC += 2
    return 8


def CPL_2F(cpu): # 2F CPL
    cpu.A = (~cpu.A) &amp; 0xFF
    flag = 0b01100000
    cpu.F &amp;= 0b10010000
    cpu.F |= flag
    cpu.PC += 1
    return 4


def JR_30(cpu, v): # 30 JR NC,r8
    cpu.PC += 2
    if cpu.f_nc():
        cpu.PC += ((v ^ 0x80) - 0x80)
        cpu.PC &amp;= 0xFFFF
        return 12
    else:
        cpu.PC &amp;= 0xFFFF
        return 8


def LD_31(cpu, v): # 31 LD SP,d16
    cpu.SP = v
    cpu.PC += 3
    return 12


def LD_32(cpu): # 32 LD (HL-),A
    cpu.mb.setitem(cpu.HL, cpu.A)
    cpu.HL -= 1
    cpu.PC += 1
    return 8


def INC_33(cpu): # 33 INC SP
    t = cpu.SP + 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.SP = t
    cpu.PC += 1
    return 8


def INC_34(cpu): # 34 INC (HL)
    t = cpu.mb.getitem(cpu.HL) + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.mb.getitem(cpu.HL) &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 1
    return 12


def DEC_35(cpu): # 35 DEC (HL)
    t = cpu.mb.getitem(cpu.HL) - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.mb.getitem(cpu.HL) &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 1
    return 12


def LD_36(cpu, v): # 36 LD (HL),d8
    cpu.mb.setitem(cpu.HL, v)
    cpu.PC += 2
    return 12


def SCF_37(cpu): # 37 SCF
    flag = 0b00010000
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    cpu.PC += 1
    return 4


def JR_38(cpu, v): # 38 JR C,r8
    cpu.PC += 2
    if cpu.f_c():
        cpu.PC += ((v ^ 0x80) - 0x80)
        cpu.PC &amp;= 0xFFFF
        return 12
    else:
        cpu.PC &amp;= 0xFFFF
        return 8


def ADD_39(cpu): # 39 ADD HL,SP
    t = cpu.HL + cpu.SP
    flag = 0b00000000
    flag += (((cpu.HL &amp; 0xFFF) + (cpu.SP &amp; 0xFFF)) &gt; 0xFFF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFFFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8


def LD_3A(cpu): # 3A LD A,(HL-)
    cpu.A = cpu.mb.getitem(cpu.HL)
    cpu.HL -= 1
    cpu.PC += 1
    return 8


def DEC_3B(cpu): # 3B DEC SP
    t = cpu.SP - 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.SP = t
    cpu.PC += 1
    return 8


def INC_3C(cpu): # 3C INC A
    t = cpu.A + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def DEC_3D(cpu): # 3D DEC A
    t = cpu.A - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def LD_3E(cpu, v): # 3E LD A,d8
    cpu.A = v
    cpu.PC += 2
    return 8


def CCF_3F(cpu): # 3F CCF
    flag = (cpu.F &amp; 0b00010000) ^ 0b00010000
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    cpu.PC += 1
    return 4


def LD_40(cpu): # 40 LD B,B
    cpu.B = cpu.B
    cpu.PC += 1
    return 4


def LD_41(cpu): # 41 LD B,C
    cpu.B = cpu.C
    cpu.PC += 1
    return 4


def LD_42(cpu): # 42 LD B,D
    cpu.B = cpu.D
    cpu.PC += 1
    return 4


def LD_43(cpu): # 43 LD B,E
    cpu.B = cpu.E
    cpu.PC += 1
    return 4


def LD_44(cpu): # 44 LD B,H
    cpu.B = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4


def LD_45(cpu): # 45 LD B,L
    cpu.B = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_46(cpu): # 46 LD B,(HL)
    cpu.B = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8


def LD_47(cpu): # 47 LD B,A
    cpu.B = cpu.A
    cpu.PC += 1
    return 4


def LD_48(cpu): # 48 LD C,B
    cpu.C = cpu.B
    cpu.PC += 1
    return 4


def LD_49(cpu): # 49 LD C,C
    cpu.C = cpu.C
    cpu.PC += 1
    return 4


def LD_4A(cpu): # 4A LD C,D
    cpu.C = cpu.D
    cpu.PC += 1
    return 4


def LD_4B(cpu): # 4B LD C,E
    cpu.C = cpu.E
    cpu.PC += 1
    return 4


def LD_4C(cpu): # 4C LD C,H
    cpu.C = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4


def LD_4D(cpu): # 4D LD C,L
    cpu.C = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_4E(cpu): # 4E LD C,(HL)
    cpu.C = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8


def LD_4F(cpu): # 4F LD C,A
    cpu.C = cpu.A
    cpu.PC += 1
    return 4


def LD_50(cpu): # 50 LD D,B
    cpu.D = cpu.B
    cpu.PC += 1
    return 4


def LD_51(cpu): # 51 LD D,C
    cpu.D = cpu.C
    cpu.PC += 1
    return 4


def LD_52(cpu): # 52 LD D,D
    cpu.D = cpu.D
    cpu.PC += 1
    return 4


def LD_53(cpu): # 53 LD D,E
    cpu.D = cpu.E
    cpu.PC += 1
    return 4


def LD_54(cpu): # 54 LD D,H
    cpu.D = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4


def LD_55(cpu): # 55 LD D,L
    cpu.D = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_56(cpu): # 56 LD D,(HL)
    cpu.D = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8


def LD_57(cpu): # 57 LD D,A
    cpu.D = cpu.A
    cpu.PC += 1
    return 4


def LD_58(cpu): # 58 LD E,B
    cpu.E = cpu.B
    cpu.PC += 1
    return 4


def LD_59(cpu): # 59 LD E,C
    cpu.E = cpu.C
    cpu.PC += 1
    return 4


def LD_5A(cpu): # 5A LD E,D
    cpu.E = cpu.D
    cpu.PC += 1
    return 4


def LD_5B(cpu): # 5B LD E,E
    cpu.E = cpu.E
    cpu.PC += 1
    return 4


def LD_5C(cpu): # 5C LD E,H
    cpu.E = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4


def LD_5D(cpu): # 5D LD E,L
    cpu.E = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_5E(cpu): # 5E LD E,(HL)
    cpu.E = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8


def LD_5F(cpu): # 5F LD E,A
    cpu.E = cpu.A
    cpu.PC += 1
    return 4


def LD_60(cpu): # 60 LD H,B
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.B &lt;&lt; 8)
    cpu.PC += 1
    return 4


def LD_61(cpu): # 61 LD H,C
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.C &lt;&lt; 8)
    cpu.PC += 1
    return 4


def LD_62(cpu): # 62 LD H,D
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.D &lt;&lt; 8)
    cpu.PC += 1
    return 4


def LD_63(cpu): # 63 LD H,E
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.E &lt;&lt; 8)
    cpu.PC += 1
    return 4


def LD_64(cpu): # 64 LD H,H
    cpu.HL = (cpu.HL &amp; 0x00FF) | ((cpu.HL &gt;&gt; 8) &lt;&lt; 8)
    cpu.PC += 1
    return 4


def LD_65(cpu): # 65 LD H,L
    cpu.HL = (cpu.HL &amp; 0x00FF) | ((cpu.HL &amp; 0xFF) &lt;&lt; 8)
    cpu.PC += 1
    return 4


def LD_66(cpu): # 66 LD H,(HL)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.mb.getitem(cpu.HL) &lt;&lt; 8)
    cpu.PC += 1
    return 8


def LD_67(cpu): # 67 LD H,A
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.A &lt;&lt; 8)
    cpu.PC += 1
    return 4


def LD_68(cpu): # 68 LD L,B
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.B &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_69(cpu): # 69 LD L,C
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.C &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_6A(cpu): # 6A LD L,D
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.D &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_6B(cpu): # 6B LD L,E
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.E &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_6C(cpu): # 6C LD L,H
    cpu.HL = (cpu.HL &amp; 0xFF00) | ((cpu.HL &gt;&gt; 8) &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_6D(cpu): # 6D LD L,L
    cpu.HL = (cpu.HL &amp; 0xFF00) | ((cpu.HL &amp; 0xFF) &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_6E(cpu): # 6E LD L,(HL)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.mb.getitem(cpu.HL) &amp; 0xFF)
    cpu.PC += 1
    return 8


def LD_6F(cpu): # 6F LD L,A
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.A &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_70(cpu): # 70 LD (HL),B
    cpu.mb.setitem(cpu.HL, cpu.B)
    cpu.PC += 1
    return 8


def LD_71(cpu): # 71 LD (HL),C
    cpu.mb.setitem(cpu.HL, cpu.C)
    cpu.PC += 1
    return 8


def LD_72(cpu): # 72 LD (HL),D
    cpu.mb.setitem(cpu.HL, cpu.D)
    cpu.PC += 1
    return 8


def LD_73(cpu): # 73 LD (HL),E
    cpu.mb.setitem(cpu.HL, cpu.E)
    cpu.PC += 1
    return 8


def LD_74(cpu): # 74 LD (HL),H
    cpu.mb.setitem(cpu.HL, (cpu.HL &gt;&gt; 8))
    cpu.PC += 1
    return 8


def LD_75(cpu): # 75 LD (HL),L
    cpu.mb.setitem(cpu.HL, (cpu.HL &amp; 0xFF))
    cpu.PC += 1
    return 8


def HALT_76(cpu): # 76 HALT
    if cpu.interrupt_master_enable:
        cpu.halted = True
    else:
        cpu.PC += 1
    return 4


def LD_77(cpu): # 77 LD (HL),A
    cpu.mb.setitem(cpu.HL, cpu.A)
    cpu.PC += 1
    return 8


def LD_78(cpu): # 78 LD A,B
    cpu.A = cpu.B
    cpu.PC += 1
    return 4


def LD_79(cpu): # 79 LD A,C
    cpu.A = cpu.C
    cpu.PC += 1
    return 4


def LD_7A(cpu): # 7A LD A,D
    cpu.A = cpu.D
    cpu.PC += 1
    return 4


def LD_7B(cpu): # 7B LD A,E
    cpu.A = cpu.E
    cpu.PC += 1
    return 4


def LD_7C(cpu): # 7C LD A,H
    cpu.A = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4


def LD_7D(cpu): # 7D LD A,L
    cpu.A = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4


def LD_7E(cpu): # 7E LD A,(HL)
    cpu.A = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8


def LD_7F(cpu): # 7F LD A,A
    cpu.A = cpu.A
    cpu.PC += 1
    return 4


def ADD_80(cpu): # 80 ADD A,B
    t = cpu.A + cpu.B
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.B &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADD_81(cpu): # 81 ADD A,C
    t = cpu.A + cpu.C
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.C &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADD_82(cpu): # 82 ADD A,D
    t = cpu.A + cpu.D
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.D &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADD_83(cpu): # 83 ADD A,E
    t = cpu.A + cpu.E
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.E &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADD_84(cpu): # 84 ADD A,H
    t = cpu.A + (cpu.HL &gt;&gt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + ((cpu.HL &gt;&gt; 8) &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADD_85(cpu): # 85 ADD A,L
    t = cpu.A + (cpu.HL &amp; 0xFF)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + ((cpu.HL &amp; 0xFF) &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADD_86(cpu): # 86 ADD A,(HL)
    t = cpu.A + cpu.mb.getitem(cpu.HL)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.mb.getitem(cpu.HL) &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8


def ADD_87(cpu): # 87 ADD A,A
    t = cpu.A + cpu.A
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.A &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADC_88(cpu): # 88 ADC A,B
    t = cpu.A + cpu.B + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.B &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADC_89(cpu): # 89 ADC A,C
    t = cpu.A + cpu.C + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.C &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADC_8A(cpu): # 8A ADC A,D
    t = cpu.A + cpu.D + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.D &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADC_8B(cpu): # 8B ADC A,E
    t = cpu.A + cpu.E + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.E &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADC_8C(cpu): # 8C ADC A,H
    t = cpu.A + (cpu.HL &gt;&gt; 8) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + ((cpu.HL &gt;&gt; 8) &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADC_8D(cpu): # 8D ADC A,L
    t = cpu.A + (cpu.HL &amp; 0xFF) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + ((cpu.HL &amp; 0xFF) &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def ADC_8E(cpu): # 8E ADC A,(HL)
    t = cpu.A + cpu.mb.getitem(cpu.HL) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.mb.getitem(cpu.HL) &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8


def ADC_8F(cpu): # 8F ADC A,A
    t = cpu.A + cpu.A + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.A &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SUB_90(cpu): # 90 SUB B
    t = cpu.A - cpu.B
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.B &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SUB_91(cpu): # 91 SUB C
    t = cpu.A - cpu.C
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.C &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SUB_92(cpu): # 92 SUB D
    t = cpu.A - cpu.D
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.D &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SUB_93(cpu): # 93 SUB E
    t = cpu.A - cpu.E
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.E &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SUB_94(cpu): # 94 SUB H
    t = cpu.A - (cpu.HL &gt;&gt; 8)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &gt;&gt; 8) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SUB_95(cpu): # 95 SUB L
    t = cpu.A - (cpu.HL &amp; 0xFF)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &amp; 0xFF) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SUB_96(cpu): # 96 SUB (HL)
    t = cpu.A - cpu.mb.getitem(cpu.HL)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.mb.getitem(cpu.HL) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8


def SUB_97(cpu): # 97 SUB A
    t = cpu.A - cpu.A
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.A &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SBC_98(cpu): # 98 SBC A,B
    t = cpu.A - cpu.B - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.B &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SBC_99(cpu): # 99 SBC A,C
    t = cpu.A - cpu.C - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.C &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SBC_9A(cpu): # 9A SBC A,D
    t = cpu.A - cpu.D - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.D &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SBC_9B(cpu): # 9B SBC A,E
    t = cpu.A - cpu.E - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.E &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SBC_9C(cpu): # 9C SBC A,H
    t = cpu.A - (cpu.HL &gt;&gt; 8) - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &gt;&gt; 8) &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SBC_9D(cpu): # 9D SBC A,L
    t = cpu.A - (cpu.HL &amp; 0xFF) - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &amp; 0xFF) &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def SBC_9E(cpu): # 9E SBC A,(HL)
    t = cpu.A - cpu.mb.getitem(cpu.HL) - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.mb.getitem(cpu.HL) &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8


def SBC_9F(cpu): # 9F SBC A,A
    t = cpu.A - cpu.A - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.A &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def AND_A0(cpu): # A0 AND B
    t = cpu.A &amp; cpu.B
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def AND_A1(cpu): # A1 AND C
    t = cpu.A &amp; cpu.C
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def AND_A2(cpu): # A2 AND D
    t = cpu.A &amp; cpu.D
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def AND_A3(cpu): # A3 AND E
    t = cpu.A &amp; cpu.E
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def AND_A4(cpu): # A4 AND H
    t = cpu.A &amp; (cpu.HL &gt;&gt; 8)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def AND_A5(cpu): # A5 AND L
    t = cpu.A &amp; (cpu.HL &amp; 0xFF)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def AND_A6(cpu): # A6 AND (HL)
    t = cpu.A &amp; cpu.mb.getitem(cpu.HL)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8


def AND_A7(cpu): # A7 AND A
    t = cpu.A &amp; cpu.A
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def XOR_A8(cpu): # A8 XOR B
    t = cpu.A ^ cpu.B
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def XOR_A9(cpu): # A9 XOR C
    t = cpu.A ^ cpu.C
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def XOR_AA(cpu): # AA XOR D
    t = cpu.A ^ cpu.D
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def XOR_AB(cpu): # AB XOR E
    t = cpu.A ^ cpu.E
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def XOR_AC(cpu): # AC XOR H
    t = cpu.A ^ (cpu.HL &gt;&gt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def XOR_AD(cpu): # AD XOR L
    t = cpu.A ^ (cpu.HL &amp; 0xFF)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def XOR_AE(cpu): # AE XOR (HL)
    t = cpu.A ^ cpu.mb.getitem(cpu.HL)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8


def XOR_AF(cpu): # AF XOR A
    t = cpu.A ^ cpu.A
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def OR_B0(cpu): # B0 OR B
    t = cpu.A | cpu.B
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def OR_B1(cpu): # B1 OR C
    t = cpu.A | cpu.C
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def OR_B2(cpu): # B2 OR D
    t = cpu.A | cpu.D
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def OR_B3(cpu): # B3 OR E
    t = cpu.A | cpu.E
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def OR_B4(cpu): # B4 OR H
    t = cpu.A | (cpu.HL &gt;&gt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def OR_B5(cpu): # B5 OR L
    t = cpu.A | (cpu.HL &amp; 0xFF)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def OR_B6(cpu): # B6 OR (HL)
    t = cpu.A | cpu.mb.getitem(cpu.HL)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8


def OR_B7(cpu): # B7 OR A
    t = cpu.A | cpu.A
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4


def CP_B8(cpu): # B8 CP B
    t = cpu.A - cpu.B
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.B &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4


def CP_B9(cpu): # B9 CP C
    t = cpu.A - cpu.C
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.C &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4


def CP_BA(cpu): # BA CP D
    t = cpu.A - cpu.D
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.D &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4


def CP_BB(cpu): # BB CP E
    t = cpu.A - cpu.E
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.E &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4


def CP_BC(cpu): # BC CP H
    t = cpu.A - (cpu.HL &gt;&gt; 8)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &gt;&gt; 8) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4


def CP_BD(cpu): # BD CP L
    t = cpu.A - (cpu.HL &amp; 0xFF)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &amp; 0xFF) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4


def CP_BE(cpu): # BE CP (HL)
    t = cpu.A - cpu.mb.getitem(cpu.HL)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.mb.getitem(cpu.HL) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 8


def CP_BF(cpu): # BF CP A
    t = cpu.A - cpu.A
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.A &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4


def RET_C0(cpu): # C0 RET NZ
    if cpu.f_nz():
        cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
        cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
        cpu.SP += 2
        return 20
    else:
        cpu.PC += 1
        cpu.PC &amp;= 0xFFFF
        return 8


def POP_C1(cpu): # C1 POP BC
    cpu.B = cpu.mb.getitem(cpu.SP+1) # High
    cpu.C = cpu.mb.getitem(cpu.SP) # Low
    cpu.SP += 2
    cpu.PC += 1
    return 12


def JP_C2(cpu, v): # C2 JP NZ,a16
    if cpu.f_nz():
        cpu.PC = v
        return 16
    else:
        cpu.PC += 3
        return 12


def JP_C3(cpu, v): # C3 JP a16
    cpu.PC = v
    return 16


def CALL_C4(cpu, v): # C4 CALL NZ,a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    if cpu.f_nz():
        cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
        cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
        cpu.SP -= 2
        cpu.PC = v
        return 24
    else:
        return 12


def PUSH_C5(cpu): # C5 PUSH BC
    cpu.mb.setitem(cpu.SP-1, cpu.B) # High
    cpu.mb.setitem(cpu.SP-2, cpu.C) # Low
    cpu.SP -= 2
    cpu.PC += 1
    return 16


def ADD_C6(cpu, v): # C6 ADD A,d8
    t = cpu.A + v
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (v &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RST_C7(cpu): # C7 RST 00H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 0
    return 16


def RET_C8(cpu): # C8 RET Z
    if cpu.f_z():
        cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
        cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
        cpu.SP += 2
        return 20
    else:
        cpu.PC += 1
        cpu.PC &amp;= 0xFFFF
        return 8


def RET_C9(cpu): # C9 RET
    cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
    cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
    cpu.SP += 2
    return 16


def JP_CA(cpu, v): # CA JP Z,a16
    if cpu.f_z():
        cpu.PC = v
        return 16
    else:
        cpu.PC += 3
        return 12


def PREFIX_CB(cpu): # CB PREFIX CB
    raise Exception(&#39;CB cannot be called!&#39;)
    cpu.PC += 1
    return 4


def CALL_CC(cpu, v): # CC CALL Z,a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    if cpu.f_z():
        cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
        cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
        cpu.SP -= 2
        cpu.PC = v
        return 24
    else:
        return 12


def CALL_CD(cpu, v): # CD CALL a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = v
    return 24


def ADC_CE(cpu, v): # CE ADC A,d8
    t = cpu.A + v + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (v &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RST_CF(cpu): # CF RST 08H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 8
    return 16


def RET_D0(cpu): # D0 RET NC
    if cpu.f_nc():
        cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
        cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
        cpu.SP += 2
        return 20
    else:
        cpu.PC += 1
        cpu.PC &amp;= 0xFFFF
        return 8


def POP_D1(cpu): # D1 POP DE
    cpu.D = cpu.mb.getitem(cpu.SP+1) # High
    cpu.E = cpu.mb.getitem(cpu.SP) # Low
    cpu.SP += 2
    cpu.PC += 1
    return 12


def JP_D2(cpu, v): # D2 JP NC,a16
    if cpu.f_nc():
        cpu.PC = v
        return 16
    else:
        cpu.PC += 3
        return 12


def CALL_D4(cpu, v): # D4 CALL NC,a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    if cpu.f_nc():
        cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
        cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
        cpu.SP -= 2
        cpu.PC = v
        return 24
    else:
        return 12


def PUSH_D5(cpu): # D5 PUSH DE
    cpu.mb.setitem(cpu.SP-1, cpu.D) # High
    cpu.mb.setitem(cpu.SP-2, cpu.E) # Low
    cpu.SP -= 2
    cpu.PC += 1
    return 16


def SUB_D6(cpu, v): # D6 SUB d8
    t = cpu.A - v
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (v &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RST_D7(cpu): # D7 RST 10H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 16
    return 16


def RET_D8(cpu): # D8 RET C
    if cpu.f_c():
        cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
        cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
        cpu.SP += 2
        return 20
    else:
        cpu.PC += 1
        cpu.PC &amp;= 0xFFFF
        return 8


def RETI_D9(cpu): # D9 RETI
    cpu.interrupt_master_enable = True
    cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
    cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
    cpu.SP += 2
    return 16


def JP_DA(cpu, v): # DA JP C,a16
    if cpu.f_c():
        cpu.PC = v
        return 16
    else:
        cpu.PC += 3
        return 12


def CALL_DC(cpu, v): # DC CALL C,a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    if cpu.f_c():
        cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
        cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
        cpu.SP -= 2
        cpu.PC = v
        return 24
    else:
        return 12


def SBC_DE(cpu, v): # DE SBC A,d8
    t = cpu.A - v - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (v &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RST_DF(cpu): # DF RST 18H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 24
    return 16


def LDH_E0(cpu, v): # E0 LDH (a8),A
    cpu.mb.setitem(v + 0xFF00, cpu.A)
    cpu.PC += 2
    return 12


def POP_E1(cpu): # E1 POP HL
    cpu.HL = (cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8) + cpu.mb.getitem(cpu.SP) # High
    cpu.SP += 2
    cpu.PC += 1
    return 12


def LD_E2(cpu): # E2 LD (C),A
    cpu.mb.setitem(0xFF00 + cpu.C, cpu.A)
    cpu.PC += 1
    return 8


def PUSH_E5(cpu): # E5 PUSH HL
    cpu.mb.setitem(cpu.SP-1, cpu.HL &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.HL &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC += 1
    return 16


def AND_E6(cpu, v): # E6 AND d8
    t = cpu.A &amp; v
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RST_E7(cpu): # E7 RST 20H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 32
    return 16


def ADD_E8(cpu, v): # E8 ADD SP,r8
    t = cpu.SP + ((v ^ 0x80) - 0x80)
    flag = 0b00000000
    flag += (((cpu.SP &amp; 0xF) + (v &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (((cpu.SP &amp; 0xFF) + (v &amp; 0xFF)) &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.SP = t
    cpu.PC += 2
    return 16


def JP_E9(cpu): # E9 JP (HL)
    cpu.PC = cpu.HL
    return 4


def LD_EA(cpu, v): # EA LD (a16),A
    cpu.mb.setitem(v, cpu.A)
    cpu.PC += 3
    return 16


def XOR_EE(cpu, v): # EE XOR d8
    t = cpu.A ^ v
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RST_EF(cpu): # EF RST 28H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 40
    return 16


def LDH_F0(cpu, v): # F0 LDH A,(a8)
    cpu.A = cpu.mb.getitem(v + 0xFF00)
    cpu.PC += 2
    return 12


def POP_F1(cpu): # F1 POP AF
    cpu.A = cpu.mb.getitem(cpu.SP+1) # High
    cpu.F = cpu.mb.getitem(cpu.SP) &amp; 0xF0 &amp; 0xF0 # Low
    cpu.SP += 2
    cpu.PC += 1
    return 12


def LD_F2(cpu): # F2 LD A,(C)
    cpu.A = cpu.mb.getitem(0xFF00 + cpu.C)
    cpu.PC += 1
    return 8


def DI_F3(cpu): # F3 DI
    cpu.interrupt_master_enable = False
    cpu.PC += 1
    return 4


def PUSH_F5(cpu): # F5 PUSH AF
    cpu.mb.setitem(cpu.SP-1, cpu.A) # High
    cpu.mb.setitem(cpu.SP-2, cpu.F &amp; 0xF0) # Low
    cpu.SP -= 2
    cpu.PC += 1
    return 16


def OR_F6(cpu, v): # F6 OR d8
    t = cpu.A | v
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RST_F7(cpu): # F7 RST 30H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 48
    return 16


def LD_F8(cpu, v): # F8 LD HL,SP+r8
    cpu.HL = cpu.SP + ((v ^ 0x80) - 0x80)
    t = cpu.HL
    flag = 0b00000000
    flag += (((cpu.SP &amp; 0xF) + (v &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (((cpu.SP &amp; 0xFF) + (v &amp; 0xFF)) &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    cpu.HL &amp;= 0xFFFF
    cpu.PC += 2
    return 12


def LD_F9(cpu): # F9 LD SP,HL
    cpu.SP = cpu.HL
    cpu.PC += 1
    return 8


def LD_FA(cpu, v): # FA LD A,(a16)
    cpu.A = cpu.mb.getitem(v)
    cpu.PC += 3
    return 16


def EI_FB(cpu): # FB EI
    cpu.interrupt_master_enable = True
    cpu.PC += 1
    return 4


def CP_FE(cpu, v): # FE CP d8
    t = cpu.A - v
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (v &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 2
    return 8


def RST_FF(cpu): # FF RST 38H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 56
    return 16


def RLC_100(cpu): # 100 RLC B
    t = (cpu.B &lt;&lt; 1) + (cpu.B &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8


def RLC_101(cpu): # 101 RLC C
    t = (cpu.C &lt;&lt; 1) + (cpu.C &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8


def RLC_102(cpu): # 102 RLC D
    t = (cpu.D &lt;&lt; 1) + (cpu.D &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8


def RLC_103(cpu): # 103 RLC E
    t = (cpu.E &lt;&lt; 1) + (cpu.E &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8


def RLC_104(cpu): # 104 RLC H
    t = ((cpu.HL &gt;&gt; 8) &lt;&lt; 1) + ((cpu.HL &gt;&gt; 8) &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RLC_105(cpu): # 105 RLC L
    t = ((cpu.HL &amp; 0xFF) &lt;&lt; 1) + ((cpu.HL &amp; 0xFF) &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RLC_106(cpu): # 106 RLC (HL)
    t = (cpu.mb.getitem(cpu.HL) &lt;&lt; 1) + (cpu.mb.getitem(cpu.HL) &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RLC_107(cpu): # 107 RLC A
    t = (cpu.A &lt;&lt; 1) + (cpu.A &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RRC_108(cpu): # 108 RRC B
    t = (cpu.B &gt;&gt; 1) + ((cpu.B &amp; 1) &lt;&lt; 7) + ((cpu.B &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8


def RRC_109(cpu): # 109 RRC C
    t = (cpu.C &gt;&gt; 1) + ((cpu.C &amp; 1) &lt;&lt; 7) + ((cpu.C &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8


def RRC_10A(cpu): # 10A RRC D
    t = (cpu.D &gt;&gt; 1) + ((cpu.D &amp; 1) &lt;&lt; 7) + ((cpu.D &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8


def RRC_10B(cpu): # 10B RRC E
    t = (cpu.E &gt;&gt; 1) + ((cpu.E &amp; 1) &lt;&lt; 7) + ((cpu.E &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8


def RRC_10C(cpu): # 10C RRC H
    t = ((cpu.HL &gt;&gt; 8) &gt;&gt; 1) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 7) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RRC_10D(cpu): # 10D RRC L
    t = ((cpu.HL &amp; 0xFF) &gt;&gt; 1) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 7) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RRC_10E(cpu): # 10E RRC (HL)
    t = (cpu.mb.getitem(cpu.HL) &gt;&gt; 1) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 7) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RRC_10F(cpu): # 10F RRC A
    t = (cpu.A &gt;&gt; 1) + ((cpu.A &amp; 1) &lt;&lt; 7) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RL_110(cpu): # 110 RL B
    t = (cpu.B &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8


def RL_111(cpu): # 111 RL C
    t = (cpu.C &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8


def RL_112(cpu): # 112 RL D
    t = (cpu.D &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8


def RL_113(cpu): # 113 RL E
    t = (cpu.E &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8


def RL_114(cpu): # 114 RL H
    t = ((cpu.HL &gt;&gt; 8) &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RL_115(cpu): # 115 RL L
    t = ((cpu.HL &amp; 0xFF) &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RL_116(cpu): # 116 RL (HL)
    t = (cpu.mb.getitem(cpu.HL) &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RL_117(cpu): # 117 RL A
    t = (cpu.A &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def RR_118(cpu): # 118 RR B
    t = (cpu.B &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.B &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8


def RR_119(cpu): # 119 RR C
    t = (cpu.C &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.C &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8


def RR_11A(cpu): # 11A RR D
    t = (cpu.D &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.D &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8


def RR_11B(cpu): # 11B RR E
    t = (cpu.E &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.E &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8


def RR_11C(cpu): # 11C RR H
    t = ((cpu.HL &gt;&gt; 8) &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RR_11D(cpu): # 11D RR L
    t = ((cpu.HL &amp; 0xFF) &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RR_11E(cpu): # 11E RR (HL)
    t = (cpu.mb.getitem(cpu.HL) &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RR_11F(cpu): # 11F RR A
    t = (cpu.A &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def SLA_120(cpu): # 120 SLA B
    t = (cpu.B &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8


def SLA_121(cpu): # 121 SLA C
    t = (cpu.C &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8


def SLA_122(cpu): # 122 SLA D
    t = (cpu.D &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8


def SLA_123(cpu): # 123 SLA E
    t = (cpu.E &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8


def SLA_124(cpu): # 124 SLA H
    t = ((cpu.HL &gt;&gt; 8) &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SLA_125(cpu): # 125 SLA L
    t = ((cpu.HL &amp; 0xFF) &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SLA_126(cpu): # 126 SLA (HL)
    t = (cpu.mb.getitem(cpu.HL) &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SLA_127(cpu): # 127 SLA A
    t = (cpu.A &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def SRA_128(cpu): # 128 SRA B
    t = ((cpu.B &gt;&gt; 1) | (cpu.B &amp; 0x80)) + ((cpu.B &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8


def SRA_129(cpu): # 129 SRA C
    t = ((cpu.C &gt;&gt; 1) | (cpu.C &amp; 0x80)) + ((cpu.C &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8


def SRA_12A(cpu): # 12A SRA D
    t = ((cpu.D &gt;&gt; 1) | (cpu.D &amp; 0x80)) + ((cpu.D &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8


def SRA_12B(cpu): # 12B SRA E
    t = ((cpu.E &gt;&gt; 1) | (cpu.E &amp; 0x80)) + ((cpu.E &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8


def SRA_12C(cpu): # 12C SRA H
    t = (((cpu.HL &gt;&gt; 8) &gt;&gt; 1) | ((cpu.HL &gt;&gt; 8) &amp; 0x80)) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SRA_12D(cpu): # 12D SRA L
    t = (((cpu.HL &amp; 0xFF) &gt;&gt; 1) | ((cpu.HL &amp; 0xFF) &amp; 0x80)) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SRA_12E(cpu): # 12E SRA (HL)
    t = ((cpu.mb.getitem(cpu.HL) &gt;&gt; 1) | (cpu.mb.getitem(cpu.HL) &amp; 0x80)) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SRA_12F(cpu): # 12F SRA A
    t = ((cpu.A &gt;&gt; 1) | (cpu.A &amp; 0x80)) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def SWAP_130(cpu): # 130 SWAP B
    t = ((cpu.B &amp; 0xF0) &gt;&gt; 4) | ((cpu.B &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8


def SWAP_131(cpu): # 131 SWAP C
    t = ((cpu.C &amp; 0xF0) &gt;&gt; 4) | ((cpu.C &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8


def SWAP_132(cpu): # 132 SWAP D
    t = ((cpu.D &amp; 0xF0) &gt;&gt; 4) | ((cpu.D &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8


def SWAP_133(cpu): # 133 SWAP E
    t = ((cpu.E &amp; 0xF0) &gt;&gt; 4) | ((cpu.E &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8


def SWAP_134(cpu): # 134 SWAP H
    t = (((cpu.HL &gt;&gt; 8) &amp; 0xF0) &gt;&gt; 4) | (((cpu.HL &gt;&gt; 8) &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SWAP_135(cpu): # 135 SWAP L
    t = (((cpu.HL &amp; 0xFF) &amp; 0xF0) &gt;&gt; 4) | (((cpu.HL &amp; 0xFF) &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SWAP_136(cpu): # 136 SWAP (HL)
    t = ((cpu.mb.getitem(cpu.HL) &amp; 0xF0) &gt;&gt; 4) | ((cpu.mb.getitem(cpu.HL) &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SWAP_137(cpu): # 137 SWAP A
    t = ((cpu.A &amp; 0xF0) &gt;&gt; 4) | ((cpu.A &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def SRL_138(cpu): # 138 SRL B
    t = (cpu.B &gt;&gt; 1) + ((cpu.B &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8


def SRL_139(cpu): # 139 SRL C
    t = (cpu.C &gt;&gt; 1) + ((cpu.C &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8


def SRL_13A(cpu): # 13A SRL D
    t = (cpu.D &gt;&gt; 1) + ((cpu.D &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8


def SRL_13B(cpu): # 13B SRL E
    t = (cpu.E &gt;&gt; 1) + ((cpu.E &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8


def SRL_13C(cpu): # 13C SRL H
    t = ((cpu.HL &gt;&gt; 8) &gt;&gt; 1) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SRL_13D(cpu): # 13D SRL L
    t = ((cpu.HL &amp; 0xFF) &gt;&gt; 1) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SRL_13E(cpu): # 13E SRL (HL)
    t = (cpu.mb.getitem(cpu.HL) &gt;&gt; 1) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SRL_13F(cpu): # 13F SRL A
    t = (cpu.A &gt;&gt; 1) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8


def BIT_140(cpu): # 140 BIT 0,B
    t = cpu.B &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_141(cpu): # 141 BIT 0,C
    t = cpu.C &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_142(cpu): # 142 BIT 0,D
    t = cpu.D &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_143(cpu): # 143 BIT 0,E
    t = cpu.E &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_144(cpu): # 144 BIT 0,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_145(cpu): # 145 BIT 0,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_146(cpu): # 146 BIT 0,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16


def BIT_147(cpu): # 147 BIT 0,A
    t = cpu.A &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_148(cpu): # 148 BIT 1,B
    t = cpu.B &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_149(cpu): # 149 BIT 1,C
    t = cpu.C &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_14A(cpu): # 14A BIT 1,D
    t = cpu.D &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_14B(cpu): # 14B BIT 1,E
    t = cpu.E &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_14C(cpu): # 14C BIT 1,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_14D(cpu): # 14D BIT 1,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_14E(cpu): # 14E BIT 1,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16


def BIT_14F(cpu): # 14F BIT 1,A
    t = cpu.A &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_150(cpu): # 150 BIT 2,B
    t = cpu.B &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_151(cpu): # 151 BIT 2,C
    t = cpu.C &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_152(cpu): # 152 BIT 2,D
    t = cpu.D &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_153(cpu): # 153 BIT 2,E
    t = cpu.E &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_154(cpu): # 154 BIT 2,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_155(cpu): # 155 BIT 2,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_156(cpu): # 156 BIT 2,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16


def BIT_157(cpu): # 157 BIT 2,A
    t = cpu.A &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_158(cpu): # 158 BIT 3,B
    t = cpu.B &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_159(cpu): # 159 BIT 3,C
    t = cpu.C &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_15A(cpu): # 15A BIT 3,D
    t = cpu.D &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_15B(cpu): # 15B BIT 3,E
    t = cpu.E &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_15C(cpu): # 15C BIT 3,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_15D(cpu): # 15D BIT 3,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_15E(cpu): # 15E BIT 3,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16


def BIT_15F(cpu): # 15F BIT 3,A
    t = cpu.A &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_160(cpu): # 160 BIT 4,B
    t = cpu.B &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_161(cpu): # 161 BIT 4,C
    t = cpu.C &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_162(cpu): # 162 BIT 4,D
    t = cpu.D &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_163(cpu): # 163 BIT 4,E
    t = cpu.E &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_164(cpu): # 164 BIT 4,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_165(cpu): # 165 BIT 4,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_166(cpu): # 166 BIT 4,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16


def BIT_167(cpu): # 167 BIT 4,A
    t = cpu.A &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_168(cpu): # 168 BIT 5,B
    t = cpu.B &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_169(cpu): # 169 BIT 5,C
    t = cpu.C &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_16A(cpu): # 16A BIT 5,D
    t = cpu.D &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_16B(cpu): # 16B BIT 5,E
    t = cpu.E &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_16C(cpu): # 16C BIT 5,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_16D(cpu): # 16D BIT 5,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_16E(cpu): # 16E BIT 5,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16


def BIT_16F(cpu): # 16F BIT 5,A
    t = cpu.A &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_170(cpu): # 170 BIT 6,B
    t = cpu.B &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_171(cpu): # 171 BIT 6,C
    t = cpu.C &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_172(cpu): # 172 BIT 6,D
    t = cpu.D &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_173(cpu): # 173 BIT 6,E
    t = cpu.E &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_174(cpu): # 174 BIT 6,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_175(cpu): # 175 BIT 6,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_176(cpu): # 176 BIT 6,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16


def BIT_177(cpu): # 177 BIT 6,A
    t = cpu.A &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_178(cpu): # 178 BIT 7,B
    t = cpu.B &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_179(cpu): # 179 BIT 7,C
    t = cpu.C &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_17A(cpu): # 17A BIT 7,D
    t = cpu.D &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_17B(cpu): # 17B BIT 7,E
    t = cpu.E &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_17C(cpu): # 17C BIT 7,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_17D(cpu): # 17D BIT 7,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def BIT_17E(cpu): # 17E BIT 7,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16


def BIT_17F(cpu): # 17F BIT 7,A
    t = cpu.A &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8


def RES_180(cpu): # 180 RES 0,B
    t = cpu.B &amp; ~(1 &lt;&lt; 0)
    cpu.B = t
    cpu.PC += 2
    return 8


def RES_181(cpu): # 181 RES 0,C
    t = cpu.C &amp; ~(1 &lt;&lt; 0)
    cpu.C = t
    cpu.PC += 2
    return 8


def RES_182(cpu): # 182 RES 0,D
    t = cpu.D &amp; ~(1 &lt;&lt; 0)
    cpu.D = t
    cpu.PC += 2
    return 8


def RES_183(cpu): # 183 RES 0,E
    t = cpu.E &amp; ~(1 &lt;&lt; 0)
    cpu.E = t
    cpu.PC += 2
    return 8


def RES_184(cpu): # 184 RES 0,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 0)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RES_185(cpu): # 185 RES 0,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 0)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RES_186(cpu): # 186 RES 0,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 0)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RES_187(cpu): # 187 RES 0,A
    t = cpu.A &amp; ~(1 &lt;&lt; 0)
    cpu.A = t
    cpu.PC += 2
    return 8


def RES_188(cpu): # 188 RES 1,B
    t = cpu.B &amp; ~(1 &lt;&lt; 1)
    cpu.B = t
    cpu.PC += 2
    return 8


def RES_189(cpu): # 189 RES 1,C
    t = cpu.C &amp; ~(1 &lt;&lt; 1)
    cpu.C = t
    cpu.PC += 2
    return 8


def RES_18A(cpu): # 18A RES 1,D
    t = cpu.D &amp; ~(1 &lt;&lt; 1)
    cpu.D = t
    cpu.PC += 2
    return 8


def RES_18B(cpu): # 18B RES 1,E
    t = cpu.E &amp; ~(1 &lt;&lt; 1)
    cpu.E = t
    cpu.PC += 2
    return 8


def RES_18C(cpu): # 18C RES 1,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 1)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RES_18D(cpu): # 18D RES 1,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 1)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RES_18E(cpu): # 18E RES 1,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 1)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RES_18F(cpu): # 18F RES 1,A
    t = cpu.A &amp; ~(1 &lt;&lt; 1)
    cpu.A = t
    cpu.PC += 2
    return 8


def RES_190(cpu): # 190 RES 2,B
    t = cpu.B &amp; ~(1 &lt;&lt; 2)
    cpu.B = t
    cpu.PC += 2
    return 8


def RES_191(cpu): # 191 RES 2,C
    t = cpu.C &amp; ~(1 &lt;&lt; 2)
    cpu.C = t
    cpu.PC += 2
    return 8


def RES_192(cpu): # 192 RES 2,D
    t = cpu.D &amp; ~(1 &lt;&lt; 2)
    cpu.D = t
    cpu.PC += 2
    return 8


def RES_193(cpu): # 193 RES 2,E
    t = cpu.E &amp; ~(1 &lt;&lt; 2)
    cpu.E = t
    cpu.PC += 2
    return 8


def RES_194(cpu): # 194 RES 2,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 2)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RES_195(cpu): # 195 RES 2,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 2)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RES_196(cpu): # 196 RES 2,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 2)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RES_197(cpu): # 197 RES 2,A
    t = cpu.A &amp; ~(1 &lt;&lt; 2)
    cpu.A = t
    cpu.PC += 2
    return 8


def RES_198(cpu): # 198 RES 3,B
    t = cpu.B &amp; ~(1 &lt;&lt; 3)
    cpu.B = t
    cpu.PC += 2
    return 8


def RES_199(cpu): # 199 RES 3,C
    t = cpu.C &amp; ~(1 &lt;&lt; 3)
    cpu.C = t
    cpu.PC += 2
    return 8


def RES_19A(cpu): # 19A RES 3,D
    t = cpu.D &amp; ~(1 &lt;&lt; 3)
    cpu.D = t
    cpu.PC += 2
    return 8


def RES_19B(cpu): # 19B RES 3,E
    t = cpu.E &amp; ~(1 &lt;&lt; 3)
    cpu.E = t
    cpu.PC += 2
    return 8


def RES_19C(cpu): # 19C RES 3,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 3)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RES_19D(cpu): # 19D RES 3,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 3)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RES_19E(cpu): # 19E RES 3,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 3)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RES_19F(cpu): # 19F RES 3,A
    t = cpu.A &amp; ~(1 &lt;&lt; 3)
    cpu.A = t
    cpu.PC += 2
    return 8


def RES_1A0(cpu): # 1A0 RES 4,B
    t = cpu.B &amp; ~(1 &lt;&lt; 4)
    cpu.B = t
    cpu.PC += 2
    return 8


def RES_1A1(cpu): # 1A1 RES 4,C
    t = cpu.C &amp; ~(1 &lt;&lt; 4)
    cpu.C = t
    cpu.PC += 2
    return 8


def RES_1A2(cpu): # 1A2 RES 4,D
    t = cpu.D &amp; ~(1 &lt;&lt; 4)
    cpu.D = t
    cpu.PC += 2
    return 8


def RES_1A3(cpu): # 1A3 RES 4,E
    t = cpu.E &amp; ~(1 &lt;&lt; 4)
    cpu.E = t
    cpu.PC += 2
    return 8


def RES_1A4(cpu): # 1A4 RES 4,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 4)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RES_1A5(cpu): # 1A5 RES 4,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 4)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RES_1A6(cpu): # 1A6 RES 4,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 4)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RES_1A7(cpu): # 1A7 RES 4,A
    t = cpu.A &amp; ~(1 &lt;&lt; 4)
    cpu.A = t
    cpu.PC += 2
    return 8


def RES_1A8(cpu): # 1A8 RES 5,B
    t = cpu.B &amp; ~(1 &lt;&lt; 5)
    cpu.B = t
    cpu.PC += 2
    return 8


def RES_1A9(cpu): # 1A9 RES 5,C
    t = cpu.C &amp; ~(1 &lt;&lt; 5)
    cpu.C = t
    cpu.PC += 2
    return 8


def RES_1AA(cpu): # 1AA RES 5,D
    t = cpu.D &amp; ~(1 &lt;&lt; 5)
    cpu.D = t
    cpu.PC += 2
    return 8


def RES_1AB(cpu): # 1AB RES 5,E
    t = cpu.E &amp; ~(1 &lt;&lt; 5)
    cpu.E = t
    cpu.PC += 2
    return 8


def RES_1AC(cpu): # 1AC RES 5,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 5)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RES_1AD(cpu): # 1AD RES 5,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 5)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RES_1AE(cpu): # 1AE RES 5,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 5)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RES_1AF(cpu): # 1AF RES 5,A
    t = cpu.A &amp; ~(1 &lt;&lt; 5)
    cpu.A = t
    cpu.PC += 2
    return 8


def RES_1B0(cpu): # 1B0 RES 6,B
    t = cpu.B &amp; ~(1 &lt;&lt; 6)
    cpu.B = t
    cpu.PC += 2
    return 8


def RES_1B1(cpu): # 1B1 RES 6,C
    t = cpu.C &amp; ~(1 &lt;&lt; 6)
    cpu.C = t
    cpu.PC += 2
    return 8


def RES_1B2(cpu): # 1B2 RES 6,D
    t = cpu.D &amp; ~(1 &lt;&lt; 6)
    cpu.D = t
    cpu.PC += 2
    return 8


def RES_1B3(cpu): # 1B3 RES 6,E
    t = cpu.E &amp; ~(1 &lt;&lt; 6)
    cpu.E = t
    cpu.PC += 2
    return 8


def RES_1B4(cpu): # 1B4 RES 6,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 6)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RES_1B5(cpu): # 1B5 RES 6,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 6)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RES_1B6(cpu): # 1B6 RES 6,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 6)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RES_1B7(cpu): # 1B7 RES 6,A
    t = cpu.A &amp; ~(1 &lt;&lt; 6)
    cpu.A = t
    cpu.PC += 2
    return 8


def RES_1B8(cpu): # 1B8 RES 7,B
    t = cpu.B &amp; ~(1 &lt;&lt; 7)
    cpu.B = t
    cpu.PC += 2
    return 8


def RES_1B9(cpu): # 1B9 RES 7,C
    t = cpu.C &amp; ~(1 &lt;&lt; 7)
    cpu.C = t
    cpu.PC += 2
    return 8


def RES_1BA(cpu): # 1BA RES 7,D
    t = cpu.D &amp; ~(1 &lt;&lt; 7)
    cpu.D = t
    cpu.PC += 2
    return 8


def RES_1BB(cpu): # 1BB RES 7,E
    t = cpu.E &amp; ~(1 &lt;&lt; 7)
    cpu.E = t
    cpu.PC += 2
    return 8


def RES_1BC(cpu): # 1BC RES 7,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 7)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def RES_1BD(cpu): # 1BD RES 7,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 7)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def RES_1BE(cpu): # 1BE RES 7,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 7)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def RES_1BF(cpu): # 1BF RES 7,A
    t = cpu.A &amp; ~(1 &lt;&lt; 7)
    cpu.A = t
    cpu.PC += 2
    return 8


def SET_1C0(cpu): # 1C0 SET 0,B
    t = cpu.B | (1 &lt;&lt; 0)
    cpu.B = t
    cpu.PC += 2
    return 8


def SET_1C1(cpu): # 1C1 SET 0,C
    t = cpu.C | (1 &lt;&lt; 0)
    cpu.C = t
    cpu.PC += 2
    return 8


def SET_1C2(cpu): # 1C2 SET 0,D
    t = cpu.D | (1 &lt;&lt; 0)
    cpu.D = t
    cpu.PC += 2
    return 8


def SET_1C3(cpu): # 1C3 SET 0,E
    t = cpu.E | (1 &lt;&lt; 0)
    cpu.E = t
    cpu.PC += 2
    return 8


def SET_1C4(cpu): # 1C4 SET 0,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 0)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SET_1C5(cpu): # 1C5 SET 0,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 0)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SET_1C6(cpu): # 1C6 SET 0,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 0)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SET_1C7(cpu): # 1C7 SET 0,A
    t = cpu.A | (1 &lt;&lt; 0)
    cpu.A = t
    cpu.PC += 2
    return 8


def SET_1C8(cpu): # 1C8 SET 1,B
    t = cpu.B | (1 &lt;&lt; 1)
    cpu.B = t
    cpu.PC += 2
    return 8


def SET_1C9(cpu): # 1C9 SET 1,C
    t = cpu.C | (1 &lt;&lt; 1)
    cpu.C = t
    cpu.PC += 2
    return 8


def SET_1CA(cpu): # 1CA SET 1,D
    t = cpu.D | (1 &lt;&lt; 1)
    cpu.D = t
    cpu.PC += 2
    return 8


def SET_1CB(cpu): # 1CB SET 1,E
    t = cpu.E | (1 &lt;&lt; 1)
    cpu.E = t
    cpu.PC += 2
    return 8


def SET_1CC(cpu): # 1CC SET 1,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 1)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SET_1CD(cpu): # 1CD SET 1,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 1)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SET_1CE(cpu): # 1CE SET 1,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 1)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SET_1CF(cpu): # 1CF SET 1,A
    t = cpu.A | (1 &lt;&lt; 1)
    cpu.A = t
    cpu.PC += 2
    return 8


def SET_1D0(cpu): # 1D0 SET 2,B
    t = cpu.B | (1 &lt;&lt; 2)
    cpu.B = t
    cpu.PC += 2
    return 8


def SET_1D1(cpu): # 1D1 SET 2,C
    t = cpu.C | (1 &lt;&lt; 2)
    cpu.C = t
    cpu.PC += 2
    return 8


def SET_1D2(cpu): # 1D2 SET 2,D
    t = cpu.D | (1 &lt;&lt; 2)
    cpu.D = t
    cpu.PC += 2
    return 8


def SET_1D3(cpu): # 1D3 SET 2,E
    t = cpu.E | (1 &lt;&lt; 2)
    cpu.E = t
    cpu.PC += 2
    return 8


def SET_1D4(cpu): # 1D4 SET 2,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 2)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SET_1D5(cpu): # 1D5 SET 2,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 2)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SET_1D6(cpu): # 1D6 SET 2,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 2)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SET_1D7(cpu): # 1D7 SET 2,A
    t = cpu.A | (1 &lt;&lt; 2)
    cpu.A = t
    cpu.PC += 2
    return 8


def SET_1D8(cpu): # 1D8 SET 3,B
    t = cpu.B | (1 &lt;&lt; 3)
    cpu.B = t
    cpu.PC += 2
    return 8


def SET_1D9(cpu): # 1D9 SET 3,C
    t = cpu.C | (1 &lt;&lt; 3)
    cpu.C = t
    cpu.PC += 2
    return 8


def SET_1DA(cpu): # 1DA SET 3,D
    t = cpu.D | (1 &lt;&lt; 3)
    cpu.D = t
    cpu.PC += 2
    return 8


def SET_1DB(cpu): # 1DB SET 3,E
    t = cpu.E | (1 &lt;&lt; 3)
    cpu.E = t
    cpu.PC += 2
    return 8


def SET_1DC(cpu): # 1DC SET 3,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 3)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SET_1DD(cpu): # 1DD SET 3,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 3)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SET_1DE(cpu): # 1DE SET 3,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 3)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SET_1DF(cpu): # 1DF SET 3,A
    t = cpu.A | (1 &lt;&lt; 3)
    cpu.A = t
    cpu.PC += 2
    return 8


def SET_1E0(cpu): # 1E0 SET 4,B
    t = cpu.B | (1 &lt;&lt; 4)
    cpu.B = t
    cpu.PC += 2
    return 8


def SET_1E1(cpu): # 1E1 SET 4,C
    t = cpu.C | (1 &lt;&lt; 4)
    cpu.C = t
    cpu.PC += 2
    return 8


def SET_1E2(cpu): # 1E2 SET 4,D
    t = cpu.D | (1 &lt;&lt; 4)
    cpu.D = t
    cpu.PC += 2
    return 8


def SET_1E3(cpu): # 1E3 SET 4,E
    t = cpu.E | (1 &lt;&lt; 4)
    cpu.E = t
    cpu.PC += 2
    return 8


def SET_1E4(cpu): # 1E4 SET 4,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 4)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SET_1E5(cpu): # 1E5 SET 4,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 4)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SET_1E6(cpu): # 1E6 SET 4,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 4)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SET_1E7(cpu): # 1E7 SET 4,A
    t = cpu.A | (1 &lt;&lt; 4)
    cpu.A = t
    cpu.PC += 2
    return 8


def SET_1E8(cpu): # 1E8 SET 5,B
    t = cpu.B | (1 &lt;&lt; 5)
    cpu.B = t
    cpu.PC += 2
    return 8


def SET_1E9(cpu): # 1E9 SET 5,C
    t = cpu.C | (1 &lt;&lt; 5)
    cpu.C = t
    cpu.PC += 2
    return 8


def SET_1EA(cpu): # 1EA SET 5,D
    t = cpu.D | (1 &lt;&lt; 5)
    cpu.D = t
    cpu.PC += 2
    return 8


def SET_1EB(cpu): # 1EB SET 5,E
    t = cpu.E | (1 &lt;&lt; 5)
    cpu.E = t
    cpu.PC += 2
    return 8


def SET_1EC(cpu): # 1EC SET 5,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 5)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SET_1ED(cpu): # 1ED SET 5,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 5)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SET_1EE(cpu): # 1EE SET 5,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 5)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SET_1EF(cpu): # 1EF SET 5,A
    t = cpu.A | (1 &lt;&lt; 5)
    cpu.A = t
    cpu.PC += 2
    return 8


def SET_1F0(cpu): # 1F0 SET 6,B
    t = cpu.B | (1 &lt;&lt; 6)
    cpu.B = t
    cpu.PC += 2
    return 8


def SET_1F1(cpu): # 1F1 SET 6,C
    t = cpu.C | (1 &lt;&lt; 6)
    cpu.C = t
    cpu.PC += 2
    return 8


def SET_1F2(cpu): # 1F2 SET 6,D
    t = cpu.D | (1 &lt;&lt; 6)
    cpu.D = t
    cpu.PC += 2
    return 8


def SET_1F3(cpu): # 1F3 SET 6,E
    t = cpu.E | (1 &lt;&lt; 6)
    cpu.E = t
    cpu.PC += 2
    return 8


def SET_1F4(cpu): # 1F4 SET 6,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 6)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SET_1F5(cpu): # 1F5 SET 6,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 6)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SET_1F6(cpu): # 1F6 SET 6,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 6)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SET_1F7(cpu): # 1F7 SET 6,A
    t = cpu.A | (1 &lt;&lt; 6)
    cpu.A = t
    cpu.PC += 2
    return 8


def SET_1F8(cpu): # 1F8 SET 7,B
    t = cpu.B | (1 &lt;&lt; 7)
    cpu.B = t
    cpu.PC += 2
    return 8


def SET_1F9(cpu): # 1F9 SET 7,C
    t = cpu.C | (1 &lt;&lt; 7)
    cpu.C = t
    cpu.PC += 2
    return 8


def SET_1FA(cpu): # 1FA SET 7,D
    t = cpu.D | (1 &lt;&lt; 7)
    cpu.D = t
    cpu.PC += 2
    return 8


def SET_1FB(cpu): # 1FB SET 7,E
    t = cpu.E | (1 &lt;&lt; 7)
    cpu.E = t
    cpu.PC += 2
    return 8


def SET_1FC(cpu): # 1FC SET 7,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 7)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8


def SET_1FD(cpu): # 1FD SET 7,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 7)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8


def SET_1FE(cpu): # 1FE SET 7,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 7)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16


def SET_1FF(cpu): # 1FF SET 7,A
    t = cpu.A | (1 &lt;&lt; 7)
    cpu.A = t
    cpu.PC += 2
    return 8


def no_opcode(cpu):
    return 0


def opcode_length(opcode):
    return OPCODE_LENGTHS[opcode]


def execute_opcode(cpu, opcode):
    oplen = opcode_length(opcode)
    v = 0
    pc = cpu.PC
    if oplen == 2:
        # 8-bit immediate
        v = cpu.mb.getitem(pc+1)
    elif oplen == 3:
        # 16-bit immediate
        # Flips order of values due to big-endian
        a = cpu.mb.getitem(pc+2)
        b = cpu.mb.getitem(pc+1)
        v = (a &lt;&lt; 8) + b

    if opcode == 0x00:
        return NOP_00(cpu)
    elif opcode == 0x01:
        return LD_01(cpu, v)
    elif opcode == 0x02:
        return LD_02(cpu)
    elif opcode == 0x03:
        return INC_03(cpu)
    elif opcode == 0x04:
        return INC_04(cpu)
    elif opcode == 0x05:
        return DEC_05(cpu)
    elif opcode == 0x06:
        return LD_06(cpu, v)
    elif opcode == 0x07:
        return RLCA_07(cpu)
    elif opcode == 0x08:
        return LD_08(cpu, v)
    elif opcode == 0x09:
        return ADD_09(cpu)
    elif opcode == 0x0A:
        return LD_0A(cpu)
    elif opcode == 0x0B:
        return DEC_0B(cpu)
    elif opcode == 0x0C:
        return INC_0C(cpu)
    elif opcode == 0x0D:
        return DEC_0D(cpu)
    elif opcode == 0x0E:
        return LD_0E(cpu, v)
    elif opcode == 0x0F:
        return RRCA_0F(cpu)
    elif opcode == 0x10:
        return STOP_10(cpu, v)
    elif opcode == 0x11:
        return LD_11(cpu, v)
    elif opcode == 0x12:
        return LD_12(cpu)
    elif opcode == 0x13:
        return INC_13(cpu)
    elif opcode == 0x14:
        return INC_14(cpu)
    elif opcode == 0x15:
        return DEC_15(cpu)
    elif opcode == 0x16:
        return LD_16(cpu, v)
    elif opcode == 0x17:
        return RLA_17(cpu)
    elif opcode == 0x18:
        return JR_18(cpu, v)
    elif opcode == 0x19:
        return ADD_19(cpu)
    elif opcode == 0x1A:
        return LD_1A(cpu)
    elif opcode == 0x1B:
        return DEC_1B(cpu)
    elif opcode == 0x1C:
        return INC_1C(cpu)
    elif opcode == 0x1D:
        return DEC_1D(cpu)
    elif opcode == 0x1E:
        return LD_1E(cpu, v)
    elif opcode == 0x1F:
        return RRA_1F(cpu)
    elif opcode == 0x20:
        return JR_20(cpu, v)
    elif opcode == 0x21:
        return LD_21(cpu, v)
    elif opcode == 0x22:
        return LD_22(cpu)
    elif opcode == 0x23:
        return INC_23(cpu)
    elif opcode == 0x24:
        return INC_24(cpu)
    elif opcode == 0x25:
        return DEC_25(cpu)
    elif opcode == 0x26:
        return LD_26(cpu, v)
    elif opcode == 0x27:
        return DAA_27(cpu)
    elif opcode == 0x28:
        return JR_28(cpu, v)
    elif opcode == 0x29:
        return ADD_29(cpu)
    elif opcode == 0x2A:
        return LD_2A(cpu)
    elif opcode == 0x2B:
        return DEC_2B(cpu)
    elif opcode == 0x2C:
        return INC_2C(cpu)
    elif opcode == 0x2D:
        return DEC_2D(cpu)
    elif opcode == 0x2E:
        return LD_2E(cpu, v)
    elif opcode == 0x2F:
        return CPL_2F(cpu)
    elif opcode == 0x30:
        return JR_30(cpu, v)
    elif opcode == 0x31:
        return LD_31(cpu, v)
    elif opcode == 0x32:
        return LD_32(cpu)
    elif opcode == 0x33:
        return INC_33(cpu)
    elif opcode == 0x34:
        return INC_34(cpu)
    elif opcode == 0x35:
        return DEC_35(cpu)
    elif opcode == 0x36:
        return LD_36(cpu, v)
    elif opcode == 0x37:
        return SCF_37(cpu)
    elif opcode == 0x38:
        return JR_38(cpu, v)
    elif opcode == 0x39:
        return ADD_39(cpu)
    elif opcode == 0x3A:
        return LD_3A(cpu)
    elif opcode == 0x3B:
        return DEC_3B(cpu)
    elif opcode == 0x3C:
        return INC_3C(cpu)
    elif opcode == 0x3D:
        return DEC_3D(cpu)
    elif opcode == 0x3E:
        return LD_3E(cpu, v)
    elif opcode == 0x3F:
        return CCF_3F(cpu)
    elif opcode == 0x40:
        return LD_40(cpu)
    elif opcode == 0x41:
        return LD_41(cpu)
    elif opcode == 0x42:
        return LD_42(cpu)
    elif opcode == 0x43:
        return LD_43(cpu)
    elif opcode == 0x44:
        return LD_44(cpu)
    elif opcode == 0x45:
        return LD_45(cpu)
    elif opcode == 0x46:
        return LD_46(cpu)
    elif opcode == 0x47:
        return LD_47(cpu)
    elif opcode == 0x48:
        return LD_48(cpu)
    elif opcode == 0x49:
        return LD_49(cpu)
    elif opcode == 0x4A:
        return LD_4A(cpu)
    elif opcode == 0x4B:
        return LD_4B(cpu)
    elif opcode == 0x4C:
        return LD_4C(cpu)
    elif opcode == 0x4D:
        return LD_4D(cpu)
    elif opcode == 0x4E:
        return LD_4E(cpu)
    elif opcode == 0x4F:
        return LD_4F(cpu)
    elif opcode == 0x50:
        return LD_50(cpu)
    elif opcode == 0x51:
        return LD_51(cpu)
    elif opcode == 0x52:
        return LD_52(cpu)
    elif opcode == 0x53:
        return LD_53(cpu)
    elif opcode == 0x54:
        return LD_54(cpu)
    elif opcode == 0x55:
        return LD_55(cpu)
    elif opcode == 0x56:
        return LD_56(cpu)
    elif opcode == 0x57:
        return LD_57(cpu)
    elif opcode == 0x58:
        return LD_58(cpu)
    elif opcode == 0x59:
        return LD_59(cpu)
    elif opcode == 0x5A:
        return LD_5A(cpu)
    elif opcode == 0x5B:
        return LD_5B(cpu)
    elif opcode == 0x5C:
        return LD_5C(cpu)
    elif opcode == 0x5D:
        return LD_5D(cpu)
    elif opcode == 0x5E:
        return LD_5E(cpu)
    elif opcode == 0x5F:
        return LD_5F(cpu)
    elif opcode == 0x60:
        return LD_60(cpu)
    elif opcode == 0x61:
        return LD_61(cpu)
    elif opcode == 0x62:
        return LD_62(cpu)
    elif opcode == 0x63:
        return LD_63(cpu)
    elif opcode == 0x64:
        return LD_64(cpu)
    elif opcode == 0x65:
        return LD_65(cpu)
    elif opcode == 0x66:
        return LD_66(cpu)
    elif opcode == 0x67:
        return LD_67(cpu)
    elif opcode == 0x68:
        return LD_68(cpu)
    elif opcode == 0x69:
        return LD_69(cpu)
    elif opcode == 0x6A:
        return LD_6A(cpu)
    elif opcode == 0x6B:
        return LD_6B(cpu)
    elif opcode == 0x6C:
        return LD_6C(cpu)
    elif opcode == 0x6D:
        return LD_6D(cpu)
    elif opcode == 0x6E:
        return LD_6E(cpu)
    elif opcode == 0x6F:
        return LD_6F(cpu)
    elif opcode == 0x70:
        return LD_70(cpu)
    elif opcode == 0x71:
        return LD_71(cpu)
    elif opcode == 0x72:
        return LD_72(cpu)
    elif opcode == 0x73:
        return LD_73(cpu)
    elif opcode == 0x74:
        return LD_74(cpu)
    elif opcode == 0x75:
        return LD_75(cpu)
    elif opcode == 0x76:
        return HALT_76(cpu)
    elif opcode == 0x77:
        return LD_77(cpu)
    elif opcode == 0x78:
        return LD_78(cpu)
    elif opcode == 0x79:
        return LD_79(cpu)
    elif opcode == 0x7A:
        return LD_7A(cpu)
    elif opcode == 0x7B:
        return LD_7B(cpu)
    elif opcode == 0x7C:
        return LD_7C(cpu)
    elif opcode == 0x7D:
        return LD_7D(cpu)
    elif opcode == 0x7E:
        return LD_7E(cpu)
    elif opcode == 0x7F:
        return LD_7F(cpu)
    elif opcode == 0x80:
        return ADD_80(cpu)
    elif opcode == 0x81:
        return ADD_81(cpu)
    elif opcode == 0x82:
        return ADD_82(cpu)
    elif opcode == 0x83:
        return ADD_83(cpu)
    elif opcode == 0x84:
        return ADD_84(cpu)
    elif opcode == 0x85:
        return ADD_85(cpu)
    elif opcode == 0x86:
        return ADD_86(cpu)
    elif opcode == 0x87:
        return ADD_87(cpu)
    elif opcode == 0x88:
        return ADC_88(cpu)
    elif opcode == 0x89:
        return ADC_89(cpu)
    elif opcode == 0x8A:
        return ADC_8A(cpu)
    elif opcode == 0x8B:
        return ADC_8B(cpu)
    elif opcode == 0x8C:
        return ADC_8C(cpu)
    elif opcode == 0x8D:
        return ADC_8D(cpu)
    elif opcode == 0x8E:
        return ADC_8E(cpu)
    elif opcode == 0x8F:
        return ADC_8F(cpu)
    elif opcode == 0x90:
        return SUB_90(cpu)
    elif opcode == 0x91:
        return SUB_91(cpu)
    elif opcode == 0x92:
        return SUB_92(cpu)
    elif opcode == 0x93:
        return SUB_93(cpu)
    elif opcode == 0x94:
        return SUB_94(cpu)
    elif opcode == 0x95:
        return SUB_95(cpu)
    elif opcode == 0x96:
        return SUB_96(cpu)
    elif opcode == 0x97:
        return SUB_97(cpu)
    elif opcode == 0x98:
        return SBC_98(cpu)
    elif opcode == 0x99:
        return SBC_99(cpu)
    elif opcode == 0x9A:
        return SBC_9A(cpu)
    elif opcode == 0x9B:
        return SBC_9B(cpu)
    elif opcode == 0x9C:
        return SBC_9C(cpu)
    elif opcode == 0x9D:
        return SBC_9D(cpu)
    elif opcode == 0x9E:
        return SBC_9E(cpu)
    elif opcode == 0x9F:
        return SBC_9F(cpu)
    elif opcode == 0xA0:
        return AND_A0(cpu)
    elif opcode == 0xA1:
        return AND_A1(cpu)
    elif opcode == 0xA2:
        return AND_A2(cpu)
    elif opcode == 0xA3:
        return AND_A3(cpu)
    elif opcode == 0xA4:
        return AND_A4(cpu)
    elif opcode == 0xA5:
        return AND_A5(cpu)
    elif opcode == 0xA6:
        return AND_A6(cpu)
    elif opcode == 0xA7:
        return AND_A7(cpu)
    elif opcode == 0xA8:
        return XOR_A8(cpu)
    elif opcode == 0xA9:
        return XOR_A9(cpu)
    elif opcode == 0xAA:
        return XOR_AA(cpu)
    elif opcode == 0xAB:
        return XOR_AB(cpu)
    elif opcode == 0xAC:
        return XOR_AC(cpu)
    elif opcode == 0xAD:
        return XOR_AD(cpu)
    elif opcode == 0xAE:
        return XOR_AE(cpu)
    elif opcode == 0xAF:
        return XOR_AF(cpu)
    elif opcode == 0xB0:
        return OR_B0(cpu)
    elif opcode == 0xB1:
        return OR_B1(cpu)
    elif opcode == 0xB2:
        return OR_B2(cpu)
    elif opcode == 0xB3:
        return OR_B3(cpu)
    elif opcode == 0xB4:
        return OR_B4(cpu)
    elif opcode == 0xB5:
        return OR_B5(cpu)
    elif opcode == 0xB6:
        return OR_B6(cpu)
    elif opcode == 0xB7:
        return OR_B7(cpu)
    elif opcode == 0xB8:
        return CP_B8(cpu)
    elif opcode == 0xB9:
        return CP_B9(cpu)
    elif opcode == 0xBA:
        return CP_BA(cpu)
    elif opcode == 0xBB:
        return CP_BB(cpu)
    elif opcode == 0xBC:
        return CP_BC(cpu)
    elif opcode == 0xBD:
        return CP_BD(cpu)
    elif opcode == 0xBE:
        return CP_BE(cpu)
    elif opcode == 0xBF:
        return CP_BF(cpu)
    elif opcode == 0xC0:
        return RET_C0(cpu)
    elif opcode == 0xC1:
        return POP_C1(cpu)
    elif opcode == 0xC2:
        return JP_C2(cpu, v)
    elif opcode == 0xC3:
        return JP_C3(cpu, v)
    elif opcode == 0xC4:
        return CALL_C4(cpu, v)
    elif opcode == 0xC5:
        return PUSH_C5(cpu)
    elif opcode == 0xC6:
        return ADD_C6(cpu, v)
    elif opcode == 0xC7:
        return RST_C7(cpu)
    elif opcode == 0xC8:
        return RET_C8(cpu)
    elif opcode == 0xC9:
        return RET_C9(cpu)
    elif opcode == 0xCA:
        return JP_CA(cpu, v)
    elif opcode == 0xCB:
        return PREFIX_CB(cpu)
    elif opcode == 0xCC:
        return CALL_CC(cpu, v)
    elif opcode == 0xCD:
        return CALL_CD(cpu, v)
    elif opcode == 0xCE:
        return ADC_CE(cpu, v)
    elif opcode == 0xCF:
        return RST_CF(cpu)
    elif opcode == 0xD0:
        return RET_D0(cpu)
    elif opcode == 0xD1:
        return POP_D1(cpu)
    elif opcode == 0xD2:
        return JP_D2(cpu, v)
    elif opcode == 0xD3:
        return no_opcode(cpu)
    elif opcode == 0xD4:
        return CALL_D4(cpu, v)
    elif opcode == 0xD5:
        return PUSH_D5(cpu)
    elif opcode == 0xD6:
        return SUB_D6(cpu, v)
    elif opcode == 0xD7:
        return RST_D7(cpu)
    elif opcode == 0xD8:
        return RET_D8(cpu)
    elif opcode == 0xD9:
        return RETI_D9(cpu)
    elif opcode == 0xDA:
        return JP_DA(cpu, v)
    elif opcode == 0xDB:
        return no_opcode(cpu)
    elif opcode == 0xDC:
        return CALL_DC(cpu, v)
    elif opcode == 0xDD:
        return no_opcode(cpu)
    elif opcode == 0xDE:
        return SBC_DE(cpu, v)
    elif opcode == 0xDF:
        return RST_DF(cpu)
    elif opcode == 0xE0:
        return LDH_E0(cpu, v)
    elif opcode == 0xE1:
        return POP_E1(cpu)
    elif opcode == 0xE2:
        return LD_E2(cpu)
    elif opcode == 0xE3:
        return no_opcode(cpu)
    elif opcode == 0xE4:
        return no_opcode(cpu)
    elif opcode == 0xE5:
        return PUSH_E5(cpu)
    elif opcode == 0xE6:
        return AND_E6(cpu, v)
    elif opcode == 0xE7:
        return RST_E7(cpu)
    elif opcode == 0xE8:
        return ADD_E8(cpu, v)
    elif opcode == 0xE9:
        return JP_E9(cpu)
    elif opcode == 0xEA:
        return LD_EA(cpu, v)
    elif opcode == 0xEB:
        return no_opcode(cpu)
    elif opcode == 0xEC:
        return no_opcode(cpu)
    elif opcode == 0xED:
        return no_opcode(cpu)
    elif opcode == 0xEE:
        return XOR_EE(cpu, v)
    elif opcode == 0xEF:
        return RST_EF(cpu)
    elif opcode == 0xF0:
        return LDH_F0(cpu, v)
    elif opcode == 0xF1:
        return POP_F1(cpu)
    elif opcode == 0xF2:
        return LD_F2(cpu)
    elif opcode == 0xF3:
        return DI_F3(cpu)
    elif opcode == 0xF4:
        return no_opcode(cpu)
    elif opcode == 0xF5:
        return PUSH_F5(cpu)
    elif opcode == 0xF6:
        return OR_F6(cpu, v)
    elif opcode == 0xF7:
        return RST_F7(cpu)
    elif opcode == 0xF8:
        return LD_F8(cpu, v)
    elif opcode == 0xF9:
        return LD_F9(cpu)
    elif opcode == 0xFA:
        return LD_FA(cpu, v)
    elif opcode == 0xFB:
        return EI_FB(cpu)
    elif opcode == 0xFC:
        return no_opcode(cpu)
    elif opcode == 0xFD:
        return no_opcode(cpu)
    elif opcode == 0xFE:
        return CP_FE(cpu, v)
    elif opcode == 0xFF:
        return RST_FF(cpu)
    elif opcode == 0x100:
        return RLC_100(cpu)
    elif opcode == 0x101:
        return RLC_101(cpu)
    elif opcode == 0x102:
        return RLC_102(cpu)
    elif opcode == 0x103:
        return RLC_103(cpu)
    elif opcode == 0x104:
        return RLC_104(cpu)
    elif opcode == 0x105:
        return RLC_105(cpu)
    elif opcode == 0x106:
        return RLC_106(cpu)
    elif opcode == 0x107:
        return RLC_107(cpu)
    elif opcode == 0x108:
        return RRC_108(cpu)
    elif opcode == 0x109:
        return RRC_109(cpu)
    elif opcode == 0x10A:
        return RRC_10A(cpu)
    elif opcode == 0x10B:
        return RRC_10B(cpu)
    elif opcode == 0x10C:
        return RRC_10C(cpu)
    elif opcode == 0x10D:
        return RRC_10D(cpu)
    elif opcode == 0x10E:
        return RRC_10E(cpu)
    elif opcode == 0x10F:
        return RRC_10F(cpu)
    elif opcode == 0x110:
        return RL_110(cpu)
    elif opcode == 0x111:
        return RL_111(cpu)
    elif opcode == 0x112:
        return RL_112(cpu)
    elif opcode == 0x113:
        return RL_113(cpu)
    elif opcode == 0x114:
        return RL_114(cpu)
    elif opcode == 0x115:
        return RL_115(cpu)
    elif opcode == 0x116:
        return RL_116(cpu)
    elif opcode == 0x117:
        return RL_117(cpu)
    elif opcode == 0x118:
        return RR_118(cpu)
    elif opcode == 0x119:
        return RR_119(cpu)
    elif opcode == 0x11A:
        return RR_11A(cpu)
    elif opcode == 0x11B:
        return RR_11B(cpu)
    elif opcode == 0x11C:
        return RR_11C(cpu)
    elif opcode == 0x11D:
        return RR_11D(cpu)
    elif opcode == 0x11E:
        return RR_11E(cpu)
    elif opcode == 0x11F:
        return RR_11F(cpu)
    elif opcode == 0x120:
        return SLA_120(cpu)
    elif opcode == 0x121:
        return SLA_121(cpu)
    elif opcode == 0x122:
        return SLA_122(cpu)
    elif opcode == 0x123:
        return SLA_123(cpu)
    elif opcode == 0x124:
        return SLA_124(cpu)
    elif opcode == 0x125:
        return SLA_125(cpu)
    elif opcode == 0x126:
        return SLA_126(cpu)
    elif opcode == 0x127:
        return SLA_127(cpu)
    elif opcode == 0x128:
        return SRA_128(cpu)
    elif opcode == 0x129:
        return SRA_129(cpu)
    elif opcode == 0x12A:
        return SRA_12A(cpu)
    elif opcode == 0x12B:
        return SRA_12B(cpu)
    elif opcode == 0x12C:
        return SRA_12C(cpu)
    elif opcode == 0x12D:
        return SRA_12D(cpu)
    elif opcode == 0x12E:
        return SRA_12E(cpu)
    elif opcode == 0x12F:
        return SRA_12F(cpu)
    elif opcode == 0x130:
        return SWAP_130(cpu)
    elif opcode == 0x131:
        return SWAP_131(cpu)
    elif opcode == 0x132:
        return SWAP_132(cpu)
    elif opcode == 0x133:
        return SWAP_133(cpu)
    elif opcode == 0x134:
        return SWAP_134(cpu)
    elif opcode == 0x135:
        return SWAP_135(cpu)
    elif opcode == 0x136:
        return SWAP_136(cpu)
    elif opcode == 0x137:
        return SWAP_137(cpu)
    elif opcode == 0x138:
        return SRL_138(cpu)
    elif opcode == 0x139:
        return SRL_139(cpu)
    elif opcode == 0x13A:
        return SRL_13A(cpu)
    elif opcode == 0x13B:
        return SRL_13B(cpu)
    elif opcode == 0x13C:
        return SRL_13C(cpu)
    elif opcode == 0x13D:
        return SRL_13D(cpu)
    elif opcode == 0x13E:
        return SRL_13E(cpu)
    elif opcode == 0x13F:
        return SRL_13F(cpu)
    elif opcode == 0x140:
        return BIT_140(cpu)
    elif opcode == 0x141:
        return BIT_141(cpu)
    elif opcode == 0x142:
        return BIT_142(cpu)
    elif opcode == 0x143:
        return BIT_143(cpu)
    elif opcode == 0x144:
        return BIT_144(cpu)
    elif opcode == 0x145:
        return BIT_145(cpu)
    elif opcode == 0x146:
        return BIT_146(cpu)
    elif opcode == 0x147:
        return BIT_147(cpu)
    elif opcode == 0x148:
        return BIT_148(cpu)
    elif opcode == 0x149:
        return BIT_149(cpu)
    elif opcode == 0x14A:
        return BIT_14A(cpu)
    elif opcode == 0x14B:
        return BIT_14B(cpu)
    elif opcode == 0x14C:
        return BIT_14C(cpu)
    elif opcode == 0x14D:
        return BIT_14D(cpu)
    elif opcode == 0x14E:
        return BIT_14E(cpu)
    elif opcode == 0x14F:
        return BIT_14F(cpu)
    elif opcode == 0x150:
        return BIT_150(cpu)
    elif opcode == 0x151:
        return BIT_151(cpu)
    elif opcode == 0x152:
        return BIT_152(cpu)
    elif opcode == 0x153:
        return BIT_153(cpu)
    elif opcode == 0x154:
        return BIT_154(cpu)
    elif opcode == 0x155:
        return BIT_155(cpu)
    elif opcode == 0x156:
        return BIT_156(cpu)
    elif opcode == 0x157:
        return BIT_157(cpu)
    elif opcode == 0x158:
        return BIT_158(cpu)
    elif opcode == 0x159:
        return BIT_159(cpu)
    elif opcode == 0x15A:
        return BIT_15A(cpu)
    elif opcode == 0x15B:
        return BIT_15B(cpu)
    elif opcode == 0x15C:
        return BIT_15C(cpu)
    elif opcode == 0x15D:
        return BIT_15D(cpu)
    elif opcode == 0x15E:
        return BIT_15E(cpu)
    elif opcode == 0x15F:
        return BIT_15F(cpu)
    elif opcode == 0x160:
        return BIT_160(cpu)
    elif opcode == 0x161:
        return BIT_161(cpu)
    elif opcode == 0x162:
        return BIT_162(cpu)
    elif opcode == 0x163:
        return BIT_163(cpu)
    elif opcode == 0x164:
        return BIT_164(cpu)
    elif opcode == 0x165:
        return BIT_165(cpu)
    elif opcode == 0x166:
        return BIT_166(cpu)
    elif opcode == 0x167:
        return BIT_167(cpu)
    elif opcode == 0x168:
        return BIT_168(cpu)
    elif opcode == 0x169:
        return BIT_169(cpu)
    elif opcode == 0x16A:
        return BIT_16A(cpu)
    elif opcode == 0x16B:
        return BIT_16B(cpu)
    elif opcode == 0x16C:
        return BIT_16C(cpu)
    elif opcode == 0x16D:
        return BIT_16D(cpu)
    elif opcode == 0x16E:
        return BIT_16E(cpu)
    elif opcode == 0x16F:
        return BIT_16F(cpu)
    elif opcode == 0x170:
        return BIT_170(cpu)
    elif opcode == 0x171:
        return BIT_171(cpu)
    elif opcode == 0x172:
        return BIT_172(cpu)
    elif opcode == 0x173:
        return BIT_173(cpu)
    elif opcode == 0x174:
        return BIT_174(cpu)
    elif opcode == 0x175:
        return BIT_175(cpu)
    elif opcode == 0x176:
        return BIT_176(cpu)
    elif opcode == 0x177:
        return BIT_177(cpu)
    elif opcode == 0x178:
        return BIT_178(cpu)
    elif opcode == 0x179:
        return BIT_179(cpu)
    elif opcode == 0x17A:
        return BIT_17A(cpu)
    elif opcode == 0x17B:
        return BIT_17B(cpu)
    elif opcode == 0x17C:
        return BIT_17C(cpu)
    elif opcode == 0x17D:
        return BIT_17D(cpu)
    elif opcode == 0x17E:
        return BIT_17E(cpu)
    elif opcode == 0x17F:
        return BIT_17F(cpu)
    elif opcode == 0x180:
        return RES_180(cpu)
    elif opcode == 0x181:
        return RES_181(cpu)
    elif opcode == 0x182:
        return RES_182(cpu)
    elif opcode == 0x183:
        return RES_183(cpu)
    elif opcode == 0x184:
        return RES_184(cpu)
    elif opcode == 0x185:
        return RES_185(cpu)
    elif opcode == 0x186:
        return RES_186(cpu)
    elif opcode == 0x187:
        return RES_187(cpu)
    elif opcode == 0x188:
        return RES_188(cpu)
    elif opcode == 0x189:
        return RES_189(cpu)
    elif opcode == 0x18A:
        return RES_18A(cpu)
    elif opcode == 0x18B:
        return RES_18B(cpu)
    elif opcode == 0x18C:
        return RES_18C(cpu)
    elif opcode == 0x18D:
        return RES_18D(cpu)
    elif opcode == 0x18E:
        return RES_18E(cpu)
    elif opcode == 0x18F:
        return RES_18F(cpu)
    elif opcode == 0x190:
        return RES_190(cpu)
    elif opcode == 0x191:
        return RES_191(cpu)
    elif opcode == 0x192:
        return RES_192(cpu)
    elif opcode == 0x193:
        return RES_193(cpu)
    elif opcode == 0x194:
        return RES_194(cpu)
    elif opcode == 0x195:
        return RES_195(cpu)
    elif opcode == 0x196:
        return RES_196(cpu)
    elif opcode == 0x197:
        return RES_197(cpu)
    elif opcode == 0x198:
        return RES_198(cpu)
    elif opcode == 0x199:
        return RES_199(cpu)
    elif opcode == 0x19A:
        return RES_19A(cpu)
    elif opcode == 0x19B:
        return RES_19B(cpu)
    elif opcode == 0x19C:
        return RES_19C(cpu)
    elif opcode == 0x19D:
        return RES_19D(cpu)
    elif opcode == 0x19E:
        return RES_19E(cpu)
    elif opcode == 0x19F:
        return RES_19F(cpu)
    elif opcode == 0x1A0:
        return RES_1A0(cpu)
    elif opcode == 0x1A1:
        return RES_1A1(cpu)
    elif opcode == 0x1A2:
        return RES_1A2(cpu)
    elif opcode == 0x1A3:
        return RES_1A3(cpu)
    elif opcode == 0x1A4:
        return RES_1A4(cpu)
    elif opcode == 0x1A5:
        return RES_1A5(cpu)
    elif opcode == 0x1A6:
        return RES_1A6(cpu)
    elif opcode == 0x1A7:
        return RES_1A7(cpu)
    elif opcode == 0x1A8:
        return RES_1A8(cpu)
    elif opcode == 0x1A9:
        return RES_1A9(cpu)
    elif opcode == 0x1AA:
        return RES_1AA(cpu)
    elif opcode == 0x1AB:
        return RES_1AB(cpu)
    elif opcode == 0x1AC:
        return RES_1AC(cpu)
    elif opcode == 0x1AD:
        return RES_1AD(cpu)
    elif opcode == 0x1AE:
        return RES_1AE(cpu)
    elif opcode == 0x1AF:
        return RES_1AF(cpu)
    elif opcode == 0x1B0:
        return RES_1B0(cpu)
    elif opcode == 0x1B1:
        return RES_1B1(cpu)
    elif opcode == 0x1B2:
        return RES_1B2(cpu)
    elif opcode == 0x1B3:
        return RES_1B3(cpu)
    elif opcode == 0x1B4:
        return RES_1B4(cpu)
    elif opcode == 0x1B5:
        return RES_1B5(cpu)
    elif opcode == 0x1B6:
        return RES_1B6(cpu)
    elif opcode == 0x1B7:
        return RES_1B7(cpu)
    elif opcode == 0x1B8:
        return RES_1B8(cpu)
    elif opcode == 0x1B9:
        return RES_1B9(cpu)
    elif opcode == 0x1BA:
        return RES_1BA(cpu)
    elif opcode == 0x1BB:
        return RES_1BB(cpu)
    elif opcode == 0x1BC:
        return RES_1BC(cpu)
    elif opcode == 0x1BD:
        return RES_1BD(cpu)
    elif opcode == 0x1BE:
        return RES_1BE(cpu)
    elif opcode == 0x1BF:
        return RES_1BF(cpu)
    elif opcode == 0x1C0:
        return SET_1C0(cpu)
    elif opcode == 0x1C1:
        return SET_1C1(cpu)
    elif opcode == 0x1C2:
        return SET_1C2(cpu)
    elif opcode == 0x1C3:
        return SET_1C3(cpu)
    elif opcode == 0x1C4:
        return SET_1C4(cpu)
    elif opcode == 0x1C5:
        return SET_1C5(cpu)
    elif opcode == 0x1C6:
        return SET_1C6(cpu)
    elif opcode == 0x1C7:
        return SET_1C7(cpu)
    elif opcode == 0x1C8:
        return SET_1C8(cpu)
    elif opcode == 0x1C9:
        return SET_1C9(cpu)
    elif opcode == 0x1CA:
        return SET_1CA(cpu)
    elif opcode == 0x1CB:
        return SET_1CB(cpu)
    elif opcode == 0x1CC:
        return SET_1CC(cpu)
    elif opcode == 0x1CD:
        return SET_1CD(cpu)
    elif opcode == 0x1CE:
        return SET_1CE(cpu)
    elif opcode == 0x1CF:
        return SET_1CF(cpu)
    elif opcode == 0x1D0:
        return SET_1D0(cpu)
    elif opcode == 0x1D1:
        return SET_1D1(cpu)
    elif opcode == 0x1D2:
        return SET_1D2(cpu)
    elif opcode == 0x1D3:
        return SET_1D3(cpu)
    elif opcode == 0x1D4:
        return SET_1D4(cpu)
    elif opcode == 0x1D5:
        return SET_1D5(cpu)
    elif opcode == 0x1D6:
        return SET_1D6(cpu)
    elif opcode == 0x1D7:
        return SET_1D7(cpu)
    elif opcode == 0x1D8:
        return SET_1D8(cpu)
    elif opcode == 0x1D9:
        return SET_1D9(cpu)
    elif opcode == 0x1DA:
        return SET_1DA(cpu)
    elif opcode == 0x1DB:
        return SET_1DB(cpu)
    elif opcode == 0x1DC:
        return SET_1DC(cpu)
    elif opcode == 0x1DD:
        return SET_1DD(cpu)
    elif opcode == 0x1DE:
        return SET_1DE(cpu)
    elif opcode == 0x1DF:
        return SET_1DF(cpu)
    elif opcode == 0x1E0:
        return SET_1E0(cpu)
    elif opcode == 0x1E1:
        return SET_1E1(cpu)
    elif opcode == 0x1E2:
        return SET_1E2(cpu)
    elif opcode == 0x1E3:
        return SET_1E3(cpu)
    elif opcode == 0x1E4:
        return SET_1E4(cpu)
    elif opcode == 0x1E5:
        return SET_1E5(cpu)
    elif opcode == 0x1E6:
        return SET_1E6(cpu)
    elif opcode == 0x1E7:
        return SET_1E7(cpu)
    elif opcode == 0x1E8:
        return SET_1E8(cpu)
    elif opcode == 0x1E9:
        return SET_1E9(cpu)
    elif opcode == 0x1EA:
        return SET_1EA(cpu)
    elif opcode == 0x1EB:
        return SET_1EB(cpu)
    elif opcode == 0x1EC:
        return SET_1EC(cpu)
    elif opcode == 0x1ED:
        return SET_1ED(cpu)
    elif opcode == 0x1EE:
        return SET_1EE(cpu)
    elif opcode == 0x1EF:
        return SET_1EF(cpu)
    elif opcode == 0x1F0:
        return SET_1F0(cpu)
    elif opcode == 0x1F1:
        return SET_1F1(cpu)
    elif opcode == 0x1F2:
        return SET_1F2(cpu)
    elif opcode == 0x1F3:
        return SET_1F3(cpu)
    elif opcode == 0x1F4:
        return SET_1F4(cpu)
    elif opcode == 0x1F5:
        return SET_1F5(cpu)
    elif opcode == 0x1F6:
        return SET_1F6(cpu)
    elif opcode == 0x1F7:
        return SET_1F7(cpu)
    elif opcode == 0x1F8:
        return SET_1F8(cpu)
    elif opcode == 0x1F9:
        return SET_1F9(cpu)
    elif opcode == 0x1FA:
        return SET_1FA(cpu)
    elif opcode == 0x1FB:
        return SET_1FB(cpu)
    elif opcode == 0x1FC:
        return SET_1FC(cpu)
    elif opcode == 0x1FD:
        return SET_1FD(cpu)
    elif opcode == 0x1FE:
        return SET_1FE(cpu)
    elif opcode == 0x1FF:
        return SET_1FF(cpu)


OPCODE_LENGTHS = array.array(&#34;B&#34;, [
    1, 3, 1, 1, 1, 1, 2, 1, 3, 1, 1, 1, 1, 1, 2, 1,
    2, 3, 1, 1, 1, 1, 2, 1, 2, 1, 1, 1, 1, 1, 2, 1,
    2, 3, 1, 1, 1, 1, 2, 1, 2, 1, 1, 1, 1, 1, 2, 1,
    2, 3, 1, 1, 1, 1, 2, 1, 2, 1, 1, 1, 1, 1, 2, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 3, 3, 3, 1, 2, 1, 1, 1, 3, 1, 3, 3, 2, 1,
    1, 1, 3, 0, 3, 1, 2, 1, 1, 1, 3, 0, 3, 0, 2, 1,
    2, 1, 1, 0, 0, 1, 2, 1, 2, 1, 3, 0, 0, 0, 2, 1,
    2, 1, 1, 1, 0, 1, 2, 1, 2, 1, 3, 1, 0, 0, 2, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
    ])


CPU_COMMANDS = [
    &#34;NOP&#34;,
    &#34;LD BC,d16&#34;,
    &#34;LD (BC),A&#34;,
    &#34;INC BC&#34;,
    &#34;INC B&#34;,
    &#34;DEC B&#34;,
    &#34;LD B,d8&#34;,
    &#34;RLCA&#34;,
    &#34;LD (a16),SP&#34;,
    &#34;ADD HL,BC&#34;,
    &#34;LD A,(BC)&#34;,
    &#34;DEC BC&#34;,
    &#34;INC C&#34;,
    &#34;DEC C&#34;,
    &#34;LD C,d8&#34;,
    &#34;RRCA&#34;,
    &#34;STOP 0&#34;,
    &#34;LD DE,d16&#34;,
    &#34;LD (DE),A&#34;,
    &#34;INC DE&#34;,
    &#34;INC D&#34;,
    &#34;DEC D&#34;,
    &#34;LD D,d8&#34;,
    &#34;RLA&#34;,
    &#34;JR r8&#34;,
    &#34;ADD HL,DE&#34;,
    &#34;LD A,(DE)&#34;,
    &#34;DEC DE&#34;,
    &#34;INC E&#34;,
    &#34;DEC E&#34;,
    &#34;LD E,d8&#34;,
    &#34;RRA&#34;,
    &#34;JR NZ,r8&#34;,
    &#34;LD HL,d16&#34;,
    &#34;LD (HL+),A&#34;,
    &#34;INC HL&#34;,
    &#34;INC H&#34;,
    &#34;DEC H&#34;,
    &#34;LD H,d8&#34;,
    &#34;DAA&#34;,
    &#34;JR Z,r8&#34;,
    &#34;ADD HL,HL&#34;,
    &#34;LD A,(HL+)&#34;,
    &#34;DEC HL&#34;,
    &#34;INC L&#34;,
    &#34;DEC L&#34;,
    &#34;LD L,d8&#34;,
    &#34;CPL&#34;,
    &#34;JR NC,r8&#34;,
    &#34;LD SP,d16&#34;,
    &#34;LD (HL-),A&#34;,
    &#34;INC SP&#34;,
    &#34;INC (HL)&#34;,
    &#34;DEC (HL)&#34;,
    &#34;LD (HL),d8&#34;,
    &#34;SCF&#34;,
    &#34;JR C,r8&#34;,
    &#34;ADD HL,SP&#34;,
    &#34;LD A,(HL-)&#34;,
    &#34;DEC SP&#34;,
    &#34;INC A&#34;,
    &#34;DEC A&#34;,
    &#34;LD A,d8&#34;,
    &#34;CCF&#34;,
    &#34;LD B,B&#34;,
    &#34;LD B,C&#34;,
    &#34;LD B,D&#34;,
    &#34;LD B,E&#34;,
    &#34;LD B,H&#34;,
    &#34;LD B,L&#34;,
    &#34;LD B,(HL)&#34;,
    &#34;LD B,A&#34;,
    &#34;LD C,B&#34;,
    &#34;LD C,C&#34;,
    &#34;LD C,D&#34;,
    &#34;LD C,E&#34;,
    &#34;LD C,H&#34;,
    &#34;LD C,L&#34;,
    &#34;LD C,(HL)&#34;,
    &#34;LD C,A&#34;,
    &#34;LD D,B&#34;,
    &#34;LD D,C&#34;,
    &#34;LD D,D&#34;,
    &#34;LD D,E&#34;,
    &#34;LD D,H&#34;,
    &#34;LD D,L&#34;,
    &#34;LD D,(HL)&#34;,
    &#34;LD D,A&#34;,
    &#34;LD E,B&#34;,
    &#34;LD E,C&#34;,
    &#34;LD E,D&#34;,
    &#34;LD E,E&#34;,
    &#34;LD E,H&#34;,
    &#34;LD E,L&#34;,
    &#34;LD E,(HL)&#34;,
    &#34;LD E,A&#34;,
    &#34;LD H,B&#34;,
    &#34;LD H,C&#34;,
    &#34;LD H,D&#34;,
    &#34;LD H,E&#34;,
    &#34;LD H,H&#34;,
    &#34;LD H,L&#34;,
    &#34;LD H,(HL)&#34;,
    &#34;LD H,A&#34;,
    &#34;LD L,B&#34;,
    &#34;LD L,C&#34;,
    &#34;LD L,D&#34;,
    &#34;LD L,E&#34;,
    &#34;LD L,H&#34;,
    &#34;LD L,L&#34;,
    &#34;LD L,(HL)&#34;,
    &#34;LD L,A&#34;,
    &#34;LD (HL),B&#34;,
    &#34;LD (HL),C&#34;,
    &#34;LD (HL),D&#34;,
    &#34;LD (HL),E&#34;,
    &#34;LD (HL),H&#34;,
    &#34;LD (HL),L&#34;,
    &#34;HALT&#34;,
    &#34;LD (HL),A&#34;,
    &#34;LD A,B&#34;,
    &#34;LD A,C&#34;,
    &#34;LD A,D&#34;,
    &#34;LD A,E&#34;,
    &#34;LD A,H&#34;,
    &#34;LD A,L&#34;,
    &#34;LD A,(HL)&#34;,
    &#34;LD A,A&#34;,
    &#34;ADD A,B&#34;,
    &#34;ADD A,C&#34;,
    &#34;ADD A,D&#34;,
    &#34;ADD A,E&#34;,
    &#34;ADD A,H&#34;,
    &#34;ADD A,L&#34;,
    &#34;ADD A,(HL)&#34;,
    &#34;ADD A,A&#34;,
    &#34;ADC A,B&#34;,
    &#34;ADC A,C&#34;,
    &#34;ADC A,D&#34;,
    &#34;ADC A,E&#34;,
    &#34;ADC A,H&#34;,
    &#34;ADC A,L&#34;,
    &#34;ADC A,(HL)&#34;,
    &#34;ADC A,A&#34;,
    &#34;SUB B&#34;,
    &#34;SUB C&#34;,
    &#34;SUB D&#34;,
    &#34;SUB E&#34;,
    &#34;SUB H&#34;,
    &#34;SUB L&#34;,
    &#34;SUB (HL)&#34;,
    &#34;SUB A&#34;,
    &#34;SBC A,B&#34;,
    &#34;SBC A,C&#34;,
    &#34;SBC A,D&#34;,
    &#34;SBC A,E&#34;,
    &#34;SBC A,H&#34;,
    &#34;SBC A,L&#34;,
    &#34;SBC A,(HL)&#34;,
    &#34;SBC A,A&#34;,
    &#34;AND B&#34;,
    &#34;AND C&#34;,
    &#34;AND D&#34;,
    &#34;AND E&#34;,
    &#34;AND H&#34;,
    &#34;AND L&#34;,
    &#34;AND (HL)&#34;,
    &#34;AND A&#34;,
    &#34;XOR B&#34;,
    &#34;XOR C&#34;,
    &#34;XOR D&#34;,
    &#34;XOR E&#34;,
    &#34;XOR H&#34;,
    &#34;XOR L&#34;,
    &#34;XOR (HL)&#34;,
    &#34;XOR A&#34;,
    &#34;OR B&#34;,
    &#34;OR C&#34;,
    &#34;OR D&#34;,
    &#34;OR E&#34;,
    &#34;OR H&#34;,
    &#34;OR L&#34;,
    &#34;OR (HL)&#34;,
    &#34;OR A&#34;,
    &#34;CP B&#34;,
    &#34;CP C&#34;,
    &#34;CP D&#34;,
    &#34;CP E&#34;,
    &#34;CP H&#34;,
    &#34;CP L&#34;,
    &#34;CP (HL)&#34;,
    &#34;CP A&#34;,
    &#34;RET NZ&#34;,
    &#34;POP BC&#34;,
    &#34;JP NZ,a16&#34;,
    &#34;JP a16&#34;,
    &#34;CALL NZ,a16&#34;,
    &#34;PUSH BC&#34;,
    &#34;ADD A,d8&#34;,
    &#34;RST 00H&#34;,
    &#34;RET Z&#34;,
    &#34;RET&#34;,
    &#34;JP Z,a16&#34;,
    &#34;PREFIX CB&#34;,
    &#34;CALL Z,a16&#34;,
    &#34;CALL a16&#34;,
    &#34;ADC A,d8&#34;,
    &#34;RST 08H&#34;,
    &#34;RET NC&#34;,
    &#34;POP DE&#34;,
    &#34;JP NC,a16&#34;,
    &#34;&#34;,
    &#34;CALL NC,a16&#34;,
    &#34;PUSH DE&#34;,
    &#34;SUB d8&#34;,
    &#34;RST 10H&#34;,
    &#34;RET C&#34;,
    &#34;RETI&#34;,
    &#34;JP C,a16&#34;,
    &#34;&#34;,
    &#34;CALL C,a16&#34;,
    &#34;&#34;,
    &#34;SBC A,d8&#34;,
    &#34;RST 18H&#34;,
    &#34;LDH (a8),A&#34;,
    &#34;POP HL&#34;,
    &#34;LD (C),A&#34;,
    &#34;&#34;,
    &#34;&#34;,
    &#34;PUSH HL&#34;,
    &#34;AND d8&#34;,
    &#34;RST 20H&#34;,
    &#34;ADD SP,r8&#34;,
    &#34;JP (HL)&#34;,
    &#34;LD (a16),A&#34;,
    &#34;&#34;,
    &#34;&#34;,
    &#34;&#34;,
    &#34;XOR d8&#34;,
    &#34;RST 28H&#34;,
    &#34;LDH A,(a8)&#34;,
    &#34;POP AF&#34;,
    &#34;LD A,(C)&#34;,
    &#34;DI&#34;,
    &#34;&#34;,
    &#34;PUSH AF&#34;,
    &#34;OR d8&#34;,
    &#34;RST 30H&#34;,
    &#34;LD HL,SP+r8&#34;,
    &#34;LD SP,HL&#34;,
    &#34;LD A,(a16)&#34;,
    &#34;EI&#34;,
    &#34;&#34;,
    &#34;&#34;,
    &#34;CP d8&#34;,
    &#34;RST 38H&#34;,
    &#34;RLC B&#34;,
    &#34;RLC C&#34;,
    &#34;RLC D&#34;,
    &#34;RLC E&#34;,
    &#34;RLC H&#34;,
    &#34;RLC L&#34;,
    &#34;RLC (HL)&#34;,
    &#34;RLC A&#34;,
    &#34;RRC B&#34;,
    &#34;RRC C&#34;,
    &#34;RRC D&#34;,
    &#34;RRC E&#34;,
    &#34;RRC H&#34;,
    &#34;RRC L&#34;,
    &#34;RRC (HL)&#34;,
    &#34;RRC A&#34;,
    &#34;RL B&#34;,
    &#34;RL C&#34;,
    &#34;RL D&#34;,
    &#34;RL E&#34;,
    &#34;RL H&#34;,
    &#34;RL L&#34;,
    &#34;RL (HL)&#34;,
    &#34;RL A&#34;,
    &#34;RR B&#34;,
    &#34;RR C&#34;,
    &#34;RR D&#34;,
    &#34;RR E&#34;,
    &#34;RR H&#34;,
    &#34;RR L&#34;,
    &#34;RR (HL)&#34;,
    &#34;RR A&#34;,
    &#34;SLA B&#34;,
    &#34;SLA C&#34;,
    &#34;SLA D&#34;,
    &#34;SLA E&#34;,
    &#34;SLA H&#34;,
    &#34;SLA L&#34;,
    &#34;SLA (HL)&#34;,
    &#34;SLA A&#34;,
    &#34;SRA B&#34;,
    &#34;SRA C&#34;,
    &#34;SRA D&#34;,
    &#34;SRA E&#34;,
    &#34;SRA H&#34;,
    &#34;SRA L&#34;,
    &#34;SRA (HL)&#34;,
    &#34;SRA A&#34;,
    &#34;SWAP B&#34;,
    &#34;SWAP C&#34;,
    &#34;SWAP D&#34;,
    &#34;SWAP E&#34;,
    &#34;SWAP H&#34;,
    &#34;SWAP L&#34;,
    &#34;SWAP (HL)&#34;,
    &#34;SWAP A&#34;,
    &#34;SRL B&#34;,
    &#34;SRL C&#34;,
    &#34;SRL D&#34;,
    &#34;SRL E&#34;,
    &#34;SRL H&#34;,
    &#34;SRL L&#34;,
    &#34;SRL (HL)&#34;,
    &#34;SRL A&#34;,
    &#34;BIT 0,B&#34;,
    &#34;BIT 0,C&#34;,
    &#34;BIT 0,D&#34;,
    &#34;BIT 0,E&#34;,
    &#34;BIT 0,H&#34;,
    &#34;BIT 0,L&#34;,
    &#34;BIT 0,(HL)&#34;,
    &#34;BIT 0,A&#34;,
    &#34;BIT 1,B&#34;,
    &#34;BIT 1,C&#34;,
    &#34;BIT 1,D&#34;,
    &#34;BIT 1,E&#34;,
    &#34;BIT 1,H&#34;,
    &#34;BIT 1,L&#34;,
    &#34;BIT 1,(HL)&#34;,
    &#34;BIT 1,A&#34;,
    &#34;BIT 2,B&#34;,
    &#34;BIT 2,C&#34;,
    &#34;BIT 2,D&#34;,
    &#34;BIT 2,E&#34;,
    &#34;BIT 2,H&#34;,
    &#34;BIT 2,L&#34;,
    &#34;BIT 2,(HL)&#34;,
    &#34;BIT 2,A&#34;,
    &#34;BIT 3,B&#34;,
    &#34;BIT 3,C&#34;,
    &#34;BIT 3,D&#34;,
    &#34;BIT 3,E&#34;,
    &#34;BIT 3,H&#34;,
    &#34;BIT 3,L&#34;,
    &#34;BIT 3,(HL)&#34;,
    &#34;BIT 3,A&#34;,
    &#34;BIT 4,B&#34;,
    &#34;BIT 4,C&#34;,
    &#34;BIT 4,D&#34;,
    &#34;BIT 4,E&#34;,
    &#34;BIT 4,H&#34;,
    &#34;BIT 4,L&#34;,
    &#34;BIT 4,(HL)&#34;,
    &#34;BIT 4,A&#34;,
    &#34;BIT 5,B&#34;,
    &#34;BIT 5,C&#34;,
    &#34;BIT 5,D&#34;,
    &#34;BIT 5,E&#34;,
    &#34;BIT 5,H&#34;,
    &#34;BIT 5,L&#34;,
    &#34;BIT 5,(HL)&#34;,
    &#34;BIT 5,A&#34;,
    &#34;BIT 6,B&#34;,
    &#34;BIT 6,C&#34;,
    &#34;BIT 6,D&#34;,
    &#34;BIT 6,E&#34;,
    &#34;BIT 6,H&#34;,
    &#34;BIT 6,L&#34;,
    &#34;BIT 6,(HL)&#34;,
    &#34;BIT 6,A&#34;,
    &#34;BIT 7,B&#34;,
    &#34;BIT 7,C&#34;,
    &#34;BIT 7,D&#34;,
    &#34;BIT 7,E&#34;,
    &#34;BIT 7,H&#34;,
    &#34;BIT 7,L&#34;,
    &#34;BIT 7,(HL)&#34;,
    &#34;BIT 7,A&#34;,
    &#34;RES 0,B&#34;,
    &#34;RES 0,C&#34;,
    &#34;RES 0,D&#34;,
    &#34;RES 0,E&#34;,
    &#34;RES 0,H&#34;,
    &#34;RES 0,L&#34;,
    &#34;RES 0,(HL)&#34;,
    &#34;RES 0,A&#34;,
    &#34;RES 1,B&#34;,
    &#34;RES 1,C&#34;,
    &#34;RES 1,D&#34;,
    &#34;RES 1,E&#34;,
    &#34;RES 1,H&#34;,
    &#34;RES 1,L&#34;,
    &#34;RES 1,(HL)&#34;,
    &#34;RES 1,A&#34;,
    &#34;RES 2,B&#34;,
    &#34;RES 2,C&#34;,
    &#34;RES 2,D&#34;,
    &#34;RES 2,E&#34;,
    &#34;RES 2,H&#34;,
    &#34;RES 2,L&#34;,
    &#34;RES 2,(HL)&#34;,
    &#34;RES 2,A&#34;,
    &#34;RES 3,B&#34;,
    &#34;RES 3,C&#34;,
    &#34;RES 3,D&#34;,
    &#34;RES 3,E&#34;,
    &#34;RES 3,H&#34;,
    &#34;RES 3,L&#34;,
    &#34;RES 3,(HL)&#34;,
    &#34;RES 3,A&#34;,
    &#34;RES 4,B&#34;,
    &#34;RES 4,C&#34;,
    &#34;RES 4,D&#34;,
    &#34;RES 4,E&#34;,
    &#34;RES 4,H&#34;,
    &#34;RES 4,L&#34;,
    &#34;RES 4,(HL)&#34;,
    &#34;RES 4,A&#34;,
    &#34;RES 5,B&#34;,
    &#34;RES 5,C&#34;,
    &#34;RES 5,D&#34;,
    &#34;RES 5,E&#34;,
    &#34;RES 5,H&#34;,
    &#34;RES 5,L&#34;,
    &#34;RES 5,(HL)&#34;,
    &#34;RES 5,A&#34;,
    &#34;RES 6,B&#34;,
    &#34;RES 6,C&#34;,
    &#34;RES 6,D&#34;,
    &#34;RES 6,E&#34;,
    &#34;RES 6,H&#34;,
    &#34;RES 6,L&#34;,
    &#34;RES 6,(HL)&#34;,
    &#34;RES 6,A&#34;,
    &#34;RES 7,B&#34;,
    &#34;RES 7,C&#34;,
    &#34;RES 7,D&#34;,
    &#34;RES 7,E&#34;,
    &#34;RES 7,H&#34;,
    &#34;RES 7,L&#34;,
    &#34;RES 7,(HL)&#34;,
    &#34;RES 7,A&#34;,
    &#34;SET 0,B&#34;,
    &#34;SET 0,C&#34;,
    &#34;SET 0,D&#34;,
    &#34;SET 0,E&#34;,
    &#34;SET 0,H&#34;,
    &#34;SET 0,L&#34;,
    &#34;SET 0,(HL)&#34;,
    &#34;SET 0,A&#34;,
    &#34;SET 1,B&#34;,
    &#34;SET 1,C&#34;,
    &#34;SET 1,D&#34;,
    &#34;SET 1,E&#34;,
    &#34;SET 1,H&#34;,
    &#34;SET 1,L&#34;,
    &#34;SET 1,(HL)&#34;,
    &#34;SET 1,A&#34;,
    &#34;SET 2,B&#34;,
    &#34;SET 2,C&#34;,
    &#34;SET 2,D&#34;,
    &#34;SET 2,E&#34;,
    &#34;SET 2,H&#34;,
    &#34;SET 2,L&#34;,
    &#34;SET 2,(HL)&#34;,
    &#34;SET 2,A&#34;,
    &#34;SET 3,B&#34;,
    &#34;SET 3,C&#34;,
    &#34;SET 3,D&#34;,
    &#34;SET 3,E&#34;,
    &#34;SET 3,H&#34;,
    &#34;SET 3,L&#34;,
    &#34;SET 3,(HL)&#34;,
    &#34;SET 3,A&#34;,
    &#34;SET 4,B&#34;,
    &#34;SET 4,C&#34;,
    &#34;SET 4,D&#34;,
    &#34;SET 4,E&#34;,
    &#34;SET 4,H&#34;,
    &#34;SET 4,L&#34;,
    &#34;SET 4,(HL)&#34;,
    &#34;SET 4,A&#34;,
    &#34;SET 5,B&#34;,
    &#34;SET 5,C&#34;,
    &#34;SET 5,D&#34;,
    &#34;SET 5,E&#34;,
    &#34;SET 5,H&#34;,
    &#34;SET 5,L&#34;,
    &#34;SET 5,(HL)&#34;,
    &#34;SET 5,A&#34;,
    &#34;SET 6,B&#34;,
    &#34;SET 6,C&#34;,
    &#34;SET 6,D&#34;,
    &#34;SET 6,E&#34;,
    &#34;SET 6,H&#34;,
    &#34;SET 6,L&#34;,
    &#34;SET 6,(HL)&#34;,
    &#34;SET 6,A&#34;,
    &#34;SET 7,B&#34;,
    &#34;SET 7,C&#34;,
    &#34;SET 7,D&#34;,
    &#34;SET 7,E&#34;,
    &#34;SET 7,H&#34;,
    &#34;SET 7,L&#34;,
    &#34;SET 7,(HL)&#34;,
    &#34;SET 7,A&#34;,
    ]</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="pyboy.core.opcodes.ADC_88"><code class="name flex">
<span>def <span class="ident">ADC_88</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADC_88(cpu): # 88 ADC A,B
    t = cpu.A + cpu.B + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.B &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADC_89"><code class="name flex">
<span>def <span class="ident">ADC_89</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADC_89(cpu): # 89 ADC A,C
    t = cpu.A + cpu.C + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.C &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADC_8A"><code class="name flex">
<span>def <span class="ident">ADC_8A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADC_8A(cpu): # 8A ADC A,D
    t = cpu.A + cpu.D + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.D &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADC_8B"><code class="name flex">
<span>def <span class="ident">ADC_8B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADC_8B(cpu): # 8B ADC A,E
    t = cpu.A + cpu.E + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.E &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADC_8C"><code class="name flex">
<span>def <span class="ident">ADC_8C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADC_8C(cpu): # 8C ADC A,H
    t = cpu.A + (cpu.HL &gt;&gt; 8) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + ((cpu.HL &gt;&gt; 8) &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADC_8D"><code class="name flex">
<span>def <span class="ident">ADC_8D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADC_8D(cpu): # 8D ADC A,L
    t = cpu.A + (cpu.HL &amp; 0xFF) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + ((cpu.HL &amp; 0xFF) &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADC_8E"><code class="name flex">
<span>def <span class="ident">ADC_8E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADC_8E(cpu): # 8E ADC A,(HL)
    t = cpu.A + cpu.mb.getitem(cpu.HL) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.mb.getitem(cpu.HL) &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADC_8F"><code class="name flex">
<span>def <span class="ident">ADC_8F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADC_8F(cpu): # 8F ADC A,A
    t = cpu.A + cpu.A + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.A &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADC_CE"><code class="name flex">
<span>def <span class="ident">ADC_CE</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADC_CE(cpu, v): # CE ADC A,d8
    t = cpu.A + v + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (v &amp; 0xF) + cpu.f_c()) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_09"><code class="name flex">
<span>def <span class="ident">ADD_09</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_09(cpu): # 09 ADD HL,BC
    t = cpu.HL + ((cpu.B &lt;&lt; 8) + cpu.C)
    flag = 0b00000000
    flag += (((cpu.HL &amp; 0xFFF) + (((cpu.B &lt;&lt; 8) + cpu.C) &amp; 0xFFF)) &gt; 0xFFF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFFFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_19"><code class="name flex">
<span>def <span class="ident">ADD_19</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_19(cpu): # 19 ADD HL,DE
    t = cpu.HL + ((cpu.D &lt;&lt; 8) + cpu.E)
    flag = 0b00000000
    flag += (((cpu.HL &amp; 0xFFF) + (((cpu.D &lt;&lt; 8) + cpu.E) &amp; 0xFFF)) &gt; 0xFFF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFFFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_29"><code class="name flex">
<span>def <span class="ident">ADD_29</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_29(cpu): # 29 ADD HL,HL
    t = cpu.HL + cpu.HL
    flag = 0b00000000
    flag += (((cpu.HL &amp; 0xFFF) + (cpu.HL &amp; 0xFFF)) &gt; 0xFFF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFFFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_39"><code class="name flex">
<span>def <span class="ident">ADD_39</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_39(cpu): # 39 ADD HL,SP
    t = cpu.HL + cpu.SP
    flag = 0b00000000
    flag += (((cpu.HL &amp; 0xFFF) + (cpu.SP &amp; 0xFFF)) &gt; 0xFFF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFFFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_80"><code class="name flex">
<span>def <span class="ident">ADD_80</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_80(cpu): # 80 ADD A,B
    t = cpu.A + cpu.B
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.B &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_81"><code class="name flex">
<span>def <span class="ident">ADD_81</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_81(cpu): # 81 ADD A,C
    t = cpu.A + cpu.C
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.C &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_82"><code class="name flex">
<span>def <span class="ident">ADD_82</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_82(cpu): # 82 ADD A,D
    t = cpu.A + cpu.D
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.D &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_83"><code class="name flex">
<span>def <span class="ident">ADD_83</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_83(cpu): # 83 ADD A,E
    t = cpu.A + cpu.E
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.E &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_84"><code class="name flex">
<span>def <span class="ident">ADD_84</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_84(cpu): # 84 ADD A,H
    t = cpu.A + (cpu.HL &gt;&gt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + ((cpu.HL &gt;&gt; 8) &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_85"><code class="name flex">
<span>def <span class="ident">ADD_85</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_85(cpu): # 85 ADD A,L
    t = cpu.A + (cpu.HL &amp; 0xFF)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + ((cpu.HL &amp; 0xFF) &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_86"><code class="name flex">
<span>def <span class="ident">ADD_86</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_86(cpu): # 86 ADD A,(HL)
    t = cpu.A + cpu.mb.getitem(cpu.HL)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.mb.getitem(cpu.HL) &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_87"><code class="name flex">
<span>def <span class="ident">ADD_87</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_87(cpu): # 87 ADD A,A
    t = cpu.A + cpu.A
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (cpu.A &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_C6"><code class="name flex">
<span>def <span class="ident">ADD_C6</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_C6(cpu, v): # C6 ADD A,d8
    t = cpu.A + v
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (v &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.ADD_E8"><code class="name flex">
<span>def <span class="ident">ADD_E8</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def ADD_E8(cpu, v): # E8 ADD SP,r8
    t = cpu.SP + ((v ^ 0x80) - 0x80)
    flag = 0b00000000
    flag += (((cpu.SP &amp; 0xF) + (v &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (((cpu.SP &amp; 0xFF) + (v &amp; 0xFF)) &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFFFF
    cpu.SP = t
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.AND_A0"><code class="name flex">
<span>def <span class="ident">AND_A0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def AND_A0(cpu): # A0 AND B
    t = cpu.A &amp; cpu.B
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.AND_A1"><code class="name flex">
<span>def <span class="ident">AND_A1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def AND_A1(cpu): # A1 AND C
    t = cpu.A &amp; cpu.C
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.AND_A2"><code class="name flex">
<span>def <span class="ident">AND_A2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def AND_A2(cpu): # A2 AND D
    t = cpu.A &amp; cpu.D
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.AND_A3"><code class="name flex">
<span>def <span class="ident">AND_A3</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def AND_A3(cpu): # A3 AND E
    t = cpu.A &amp; cpu.E
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.AND_A4"><code class="name flex">
<span>def <span class="ident">AND_A4</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def AND_A4(cpu): # A4 AND H
    t = cpu.A &amp; (cpu.HL &gt;&gt; 8)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.AND_A5"><code class="name flex">
<span>def <span class="ident">AND_A5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def AND_A5(cpu): # A5 AND L
    t = cpu.A &amp; (cpu.HL &amp; 0xFF)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.AND_A6"><code class="name flex">
<span>def <span class="ident">AND_A6</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def AND_A6(cpu): # A6 AND (HL)
    t = cpu.A &amp; cpu.mb.getitem(cpu.HL)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.AND_A7"><code class="name flex">
<span>def <span class="ident">AND_A7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def AND_A7(cpu): # A7 AND A
    t = cpu.A &amp; cpu.A
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.AND_E6"><code class="name flex">
<span>def <span class="ident">AND_E6</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def AND_E6(cpu, v): # E6 AND d8
    t = cpu.A &amp; v
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_140"><code class="name flex">
<span>def <span class="ident">BIT_140</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_140(cpu): # 140 BIT 0,B
    t = cpu.B &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_141"><code class="name flex">
<span>def <span class="ident">BIT_141</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_141(cpu): # 141 BIT 0,C
    t = cpu.C &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_142"><code class="name flex">
<span>def <span class="ident">BIT_142</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_142(cpu): # 142 BIT 0,D
    t = cpu.D &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_143"><code class="name flex">
<span>def <span class="ident">BIT_143</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_143(cpu): # 143 BIT 0,E
    t = cpu.E &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_144"><code class="name flex">
<span>def <span class="ident">BIT_144</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_144(cpu): # 144 BIT 0,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_145"><code class="name flex">
<span>def <span class="ident">BIT_145</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_145(cpu): # 145 BIT 0,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_146"><code class="name flex">
<span>def <span class="ident">BIT_146</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_146(cpu): # 146 BIT 0,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_147"><code class="name flex">
<span>def <span class="ident">BIT_147</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_147(cpu): # 147 BIT 0,A
    t = cpu.A &amp; (1 &lt;&lt; 0)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_148"><code class="name flex">
<span>def <span class="ident">BIT_148</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_148(cpu): # 148 BIT 1,B
    t = cpu.B &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_149"><code class="name flex">
<span>def <span class="ident">BIT_149</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_149(cpu): # 149 BIT 1,C
    t = cpu.C &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_14A"><code class="name flex">
<span>def <span class="ident">BIT_14A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_14A(cpu): # 14A BIT 1,D
    t = cpu.D &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_14B"><code class="name flex">
<span>def <span class="ident">BIT_14B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_14B(cpu): # 14B BIT 1,E
    t = cpu.E &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_14C"><code class="name flex">
<span>def <span class="ident">BIT_14C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_14C(cpu): # 14C BIT 1,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_14D"><code class="name flex">
<span>def <span class="ident">BIT_14D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_14D(cpu): # 14D BIT 1,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_14E"><code class="name flex">
<span>def <span class="ident">BIT_14E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_14E(cpu): # 14E BIT 1,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_14F"><code class="name flex">
<span>def <span class="ident">BIT_14F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_14F(cpu): # 14F BIT 1,A
    t = cpu.A &amp; (1 &lt;&lt; 1)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_150"><code class="name flex">
<span>def <span class="ident">BIT_150</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_150(cpu): # 150 BIT 2,B
    t = cpu.B &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_151"><code class="name flex">
<span>def <span class="ident">BIT_151</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_151(cpu): # 151 BIT 2,C
    t = cpu.C &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_152"><code class="name flex">
<span>def <span class="ident">BIT_152</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_152(cpu): # 152 BIT 2,D
    t = cpu.D &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_153"><code class="name flex">
<span>def <span class="ident">BIT_153</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_153(cpu): # 153 BIT 2,E
    t = cpu.E &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_154"><code class="name flex">
<span>def <span class="ident">BIT_154</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_154(cpu): # 154 BIT 2,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_155"><code class="name flex">
<span>def <span class="ident">BIT_155</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_155(cpu): # 155 BIT 2,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_156"><code class="name flex">
<span>def <span class="ident">BIT_156</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_156(cpu): # 156 BIT 2,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_157"><code class="name flex">
<span>def <span class="ident">BIT_157</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_157(cpu): # 157 BIT 2,A
    t = cpu.A &amp; (1 &lt;&lt; 2)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_158"><code class="name flex">
<span>def <span class="ident">BIT_158</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_158(cpu): # 158 BIT 3,B
    t = cpu.B &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_159"><code class="name flex">
<span>def <span class="ident">BIT_159</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_159(cpu): # 159 BIT 3,C
    t = cpu.C &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_15A"><code class="name flex">
<span>def <span class="ident">BIT_15A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_15A(cpu): # 15A BIT 3,D
    t = cpu.D &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_15B"><code class="name flex">
<span>def <span class="ident">BIT_15B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_15B(cpu): # 15B BIT 3,E
    t = cpu.E &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_15C"><code class="name flex">
<span>def <span class="ident">BIT_15C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_15C(cpu): # 15C BIT 3,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_15D"><code class="name flex">
<span>def <span class="ident">BIT_15D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_15D(cpu): # 15D BIT 3,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_15E"><code class="name flex">
<span>def <span class="ident">BIT_15E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_15E(cpu): # 15E BIT 3,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_15F"><code class="name flex">
<span>def <span class="ident">BIT_15F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_15F(cpu): # 15F BIT 3,A
    t = cpu.A &amp; (1 &lt;&lt; 3)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_160"><code class="name flex">
<span>def <span class="ident">BIT_160</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_160(cpu): # 160 BIT 4,B
    t = cpu.B &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_161"><code class="name flex">
<span>def <span class="ident">BIT_161</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_161(cpu): # 161 BIT 4,C
    t = cpu.C &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_162"><code class="name flex">
<span>def <span class="ident">BIT_162</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_162(cpu): # 162 BIT 4,D
    t = cpu.D &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_163"><code class="name flex">
<span>def <span class="ident">BIT_163</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_163(cpu): # 163 BIT 4,E
    t = cpu.E &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_164"><code class="name flex">
<span>def <span class="ident">BIT_164</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_164(cpu): # 164 BIT 4,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_165"><code class="name flex">
<span>def <span class="ident">BIT_165</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_165(cpu): # 165 BIT 4,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_166"><code class="name flex">
<span>def <span class="ident">BIT_166</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_166(cpu): # 166 BIT 4,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_167"><code class="name flex">
<span>def <span class="ident">BIT_167</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_167(cpu): # 167 BIT 4,A
    t = cpu.A &amp; (1 &lt;&lt; 4)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_168"><code class="name flex">
<span>def <span class="ident">BIT_168</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_168(cpu): # 168 BIT 5,B
    t = cpu.B &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_169"><code class="name flex">
<span>def <span class="ident">BIT_169</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_169(cpu): # 169 BIT 5,C
    t = cpu.C &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_16A"><code class="name flex">
<span>def <span class="ident">BIT_16A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_16A(cpu): # 16A BIT 5,D
    t = cpu.D &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_16B"><code class="name flex">
<span>def <span class="ident">BIT_16B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_16B(cpu): # 16B BIT 5,E
    t = cpu.E &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_16C"><code class="name flex">
<span>def <span class="ident">BIT_16C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_16C(cpu): # 16C BIT 5,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_16D"><code class="name flex">
<span>def <span class="ident">BIT_16D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_16D(cpu): # 16D BIT 5,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_16E"><code class="name flex">
<span>def <span class="ident">BIT_16E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_16E(cpu): # 16E BIT 5,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_16F"><code class="name flex">
<span>def <span class="ident">BIT_16F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_16F(cpu): # 16F BIT 5,A
    t = cpu.A &amp; (1 &lt;&lt; 5)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_170"><code class="name flex">
<span>def <span class="ident">BIT_170</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_170(cpu): # 170 BIT 6,B
    t = cpu.B &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_171"><code class="name flex">
<span>def <span class="ident">BIT_171</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_171(cpu): # 171 BIT 6,C
    t = cpu.C &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_172"><code class="name flex">
<span>def <span class="ident">BIT_172</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_172(cpu): # 172 BIT 6,D
    t = cpu.D &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_173"><code class="name flex">
<span>def <span class="ident">BIT_173</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_173(cpu): # 173 BIT 6,E
    t = cpu.E &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_174"><code class="name flex">
<span>def <span class="ident">BIT_174</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_174(cpu): # 174 BIT 6,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_175"><code class="name flex">
<span>def <span class="ident">BIT_175</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_175(cpu): # 175 BIT 6,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_176"><code class="name flex">
<span>def <span class="ident">BIT_176</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_176(cpu): # 176 BIT 6,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_177"><code class="name flex">
<span>def <span class="ident">BIT_177</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_177(cpu): # 177 BIT 6,A
    t = cpu.A &amp; (1 &lt;&lt; 6)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_178"><code class="name flex">
<span>def <span class="ident">BIT_178</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_178(cpu): # 178 BIT 7,B
    t = cpu.B &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_179"><code class="name flex">
<span>def <span class="ident">BIT_179</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_179(cpu): # 179 BIT 7,C
    t = cpu.C &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_17A"><code class="name flex">
<span>def <span class="ident">BIT_17A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_17A(cpu): # 17A BIT 7,D
    t = cpu.D &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_17B"><code class="name flex">
<span>def <span class="ident">BIT_17B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_17B(cpu): # 17B BIT 7,E
    t = cpu.E &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_17C"><code class="name flex">
<span>def <span class="ident">BIT_17C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_17C(cpu): # 17C BIT 7,H
    t = (cpu.HL &gt;&gt; 8) &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_17D"><code class="name flex">
<span>def <span class="ident">BIT_17D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_17D(cpu): # 17D BIT 7,L
    t = (cpu.HL &amp; 0xFF) &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_17E"><code class="name flex">
<span>def <span class="ident">BIT_17E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_17E(cpu): # 17E BIT 7,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.BIT_17F"><code class="name flex">
<span>def <span class="ident">BIT_17F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def BIT_17F(cpu): # 17F BIT 7,A
    t = cpu.A &amp; (1 &lt;&lt; 7)
    flag = 0b00100000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CALL_C4"><code class="name flex">
<span>def <span class="ident">CALL_C4</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CALL_C4(cpu, v): # C4 CALL NZ,a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    if cpu.f_nz():
        cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
        cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
        cpu.SP -= 2
        cpu.PC = v
        return 24
    else:
        return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CALL_CC"><code class="name flex">
<span>def <span class="ident">CALL_CC</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CALL_CC(cpu, v): # CC CALL Z,a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    if cpu.f_z():
        cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
        cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
        cpu.SP -= 2
        cpu.PC = v
        return 24
    else:
        return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CALL_CD"><code class="name flex">
<span>def <span class="ident">CALL_CD</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CALL_CD(cpu, v): # CD CALL a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = v
    return 24</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CALL_D4"><code class="name flex">
<span>def <span class="ident">CALL_D4</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CALL_D4(cpu, v): # D4 CALL NC,a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    if cpu.f_nc():
        cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
        cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
        cpu.SP -= 2
        cpu.PC = v
        return 24
    else:
        return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CALL_DC"><code class="name flex">
<span>def <span class="ident">CALL_DC</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CALL_DC(cpu, v): # DC CALL C,a16
    cpu.PC += 3
    cpu.PC &amp;= 0xFFFF
    if cpu.f_c():
        cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
        cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
        cpu.SP -= 2
        cpu.PC = v
        return 24
    else:
        return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CCF_3F"><code class="name flex">
<span>def <span class="ident">CCF_3F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CCF_3F(cpu): # 3F CCF
    flag = (cpu.F &amp; 0b00010000) ^ 0b00010000
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CPL_2F"><code class="name flex">
<span>def <span class="ident">CPL_2F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CPL_2F(cpu): # 2F CPL
    cpu.A = (~cpu.A) &amp; 0xFF
    flag = 0b01100000
    cpu.F &amp;= 0b10010000
    cpu.F |= flag
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CP_B8"><code class="name flex">
<span>def <span class="ident">CP_B8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CP_B8(cpu): # B8 CP B
    t = cpu.A - cpu.B
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.B &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CP_B9"><code class="name flex">
<span>def <span class="ident">CP_B9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CP_B9(cpu): # B9 CP C
    t = cpu.A - cpu.C
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.C &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CP_BA"><code class="name flex">
<span>def <span class="ident">CP_BA</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CP_BA(cpu): # BA CP D
    t = cpu.A - cpu.D
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.D &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CP_BB"><code class="name flex">
<span>def <span class="ident">CP_BB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CP_BB(cpu): # BB CP E
    t = cpu.A - cpu.E
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.E &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CP_BC"><code class="name flex">
<span>def <span class="ident">CP_BC</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CP_BC(cpu): # BC CP H
    t = cpu.A - (cpu.HL &gt;&gt; 8)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &gt;&gt; 8) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CP_BD"><code class="name flex">
<span>def <span class="ident">CP_BD</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CP_BD(cpu): # BD CP L
    t = cpu.A - (cpu.HL &amp; 0xFF)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &amp; 0xFF) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CP_BE"><code class="name flex">
<span>def <span class="ident">CP_BE</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CP_BE(cpu): # BE CP (HL)
    t = cpu.A - cpu.mb.getitem(cpu.HL)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.mb.getitem(cpu.HL) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CP_BF"><code class="name flex">
<span>def <span class="ident">CP_BF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CP_BF(cpu): # BF CP A
    t = cpu.A - cpu.A
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.A &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.CP_FE"><code class="name flex">
<span>def <span class="ident">CP_FE</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def CP_FE(cpu, v): # FE CP d8
    t = cpu.A - v
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (v &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DAA_27"><code class="name flex">
<span>def <span class="ident">DAA_27</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DAA_27(cpu): # 27 DAA
    t = cpu.A
    corr = 0
    corr |= 0x06 if cpu.f_h() else 0x00
    corr |= 0x60 if cpu.f_c() else 0x00
    if cpu.f_n():
        t -= corr
    else:
        corr |= 0x06 if (t &amp; 0x0F) &gt; 0x09 else 0x00
        corr |= 0x60 if t &gt; 0x99 else 0x00
        t += corr
    flag = 0
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (corr &amp; 0x60 != 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b01000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_05"><code class="name flex">
<span>def <span class="ident">DEC_05</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_05(cpu): # 05 DEC B
    t = cpu.B - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.B &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_0B"><code class="name flex">
<span>def <span class="ident">DEC_0B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_0B(cpu): # 0B DEC BC
    t = ((cpu.B &lt;&lt; 8) + cpu.C) - 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.set_bc(t)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_0D"><code class="name flex">
<span>def <span class="ident">DEC_0D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_0D(cpu): # 0D DEC C
    t = cpu.C - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.C &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_15"><code class="name flex">
<span>def <span class="ident">DEC_15</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_15(cpu): # 15 DEC D
    t = cpu.D - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.D &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_1B"><code class="name flex">
<span>def <span class="ident">DEC_1B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_1B(cpu): # 1B DEC DE
    t = ((cpu.D &lt;&lt; 8) + cpu.E) - 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.set_de(t)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_1D"><code class="name flex">
<span>def <span class="ident">DEC_1D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_1D(cpu): # 1D DEC E
    t = cpu.E - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.E &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_25"><code class="name flex">
<span>def <span class="ident">DEC_25</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_25(cpu): # 25 DEC H
    t = (cpu.HL &gt;&gt; 8) - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += ((((cpu.HL &gt;&gt; 8) &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_2B"><code class="name flex">
<span>def <span class="ident">DEC_2B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_2B(cpu): # 2B DEC HL
    t = cpu.HL - 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_2D"><code class="name flex">
<span>def <span class="ident">DEC_2D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_2D(cpu): # 2D DEC L
    t = (cpu.HL &amp; 0xFF) - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += ((((cpu.HL &amp; 0xFF) &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_35"><code class="name flex">
<span>def <span class="ident">DEC_35</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_35(cpu): # 35 DEC (HL)
    t = cpu.mb.getitem(cpu.HL) - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.mb.getitem(cpu.HL) &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 1
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_3B"><code class="name flex">
<span>def <span class="ident">DEC_3B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_3B(cpu): # 3B DEC SP
    t = cpu.SP - 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.SP = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DEC_3D"><code class="name flex">
<span>def <span class="ident">DEC_3D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DEC_3D(cpu): # 3D DEC A
    t = cpu.A - 1
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (1 &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.DI_F3"><code class="name flex">
<span>def <span class="ident">DI_F3</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def DI_F3(cpu): # F3 DI
    cpu.interrupt_master_enable = False
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.EI_FB"><code class="name flex">
<span>def <span class="ident">EI_FB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def EI_FB(cpu): # FB EI
    cpu.interrupt_master_enable = True
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.HALT_76"><code class="name flex">
<span>def <span class="ident">HALT_76</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def HALT_76(cpu): # 76 HALT
    if cpu.interrupt_master_enable:
        cpu.halted = True
    else:
        cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_03"><code class="name flex">
<span>def <span class="ident">INC_03</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_03(cpu): # 03 INC BC
    t = ((cpu.B &lt;&lt; 8) + cpu.C) + 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.set_bc(t)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_04"><code class="name flex">
<span>def <span class="ident">INC_04</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_04(cpu): # 04 INC B
    t = cpu.B + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.B &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_0C"><code class="name flex">
<span>def <span class="ident">INC_0C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_0C(cpu): # 0C INC C
    t = cpu.C + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.C &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_13"><code class="name flex">
<span>def <span class="ident">INC_13</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_13(cpu): # 13 INC DE
    t = ((cpu.D &lt;&lt; 8) + cpu.E) + 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.set_de(t)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_14"><code class="name flex">
<span>def <span class="ident">INC_14</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_14(cpu): # 14 INC D
    t = cpu.D + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.D &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_1C"><code class="name flex">
<span>def <span class="ident">INC_1C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_1C(cpu): # 1C INC E
    t = cpu.E + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.E &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_23"><code class="name flex">
<span>def <span class="ident">INC_23</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_23(cpu): # 23 INC HL
    t = cpu.HL + 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.HL = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_24"><code class="name flex">
<span>def <span class="ident">INC_24</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_24(cpu): # 24 INC H
    t = (cpu.HL &gt;&gt; 8) + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += ((((cpu.HL &gt;&gt; 8) &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_2C"><code class="name flex">
<span>def <span class="ident">INC_2C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_2C(cpu): # 2C INC L
    t = (cpu.HL &amp; 0xFF) + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += ((((cpu.HL &amp; 0xFF) &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_33"><code class="name flex">
<span>def <span class="ident">INC_33</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_33(cpu): # 33 INC SP
    t = cpu.SP + 1
    # No flag operations
    t &amp;= 0xFFFF
    cpu.SP = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_34"><code class="name flex">
<span>def <span class="ident">INC_34</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_34(cpu): # 34 INC (HL)
    t = cpu.mb.getitem(cpu.HL) + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.mb.getitem(cpu.HL) &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 1
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.INC_3C"><code class="name flex">
<span>def <span class="ident">INC_3C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def INC_3C(cpu): # 3C INC A
    t = cpu.A + 1
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) + (1 &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    cpu.F &amp;= 0b00010000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JP_C2"><code class="name flex">
<span>def <span class="ident">JP_C2</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JP_C2(cpu, v): # C2 JP NZ,a16
    if cpu.f_nz():
        cpu.PC = v
        return 16
    else:
        cpu.PC += 3
        return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JP_C3"><code class="name flex">
<span>def <span class="ident">JP_C3</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JP_C3(cpu, v): # C3 JP a16
    cpu.PC = v
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JP_CA"><code class="name flex">
<span>def <span class="ident">JP_CA</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JP_CA(cpu, v): # CA JP Z,a16
    if cpu.f_z():
        cpu.PC = v
        return 16
    else:
        cpu.PC += 3
        return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JP_D2"><code class="name flex">
<span>def <span class="ident">JP_D2</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JP_D2(cpu, v): # D2 JP NC,a16
    if cpu.f_nc():
        cpu.PC = v
        return 16
    else:
        cpu.PC += 3
        return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JP_DA"><code class="name flex">
<span>def <span class="ident">JP_DA</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JP_DA(cpu, v): # DA JP C,a16
    if cpu.f_c():
        cpu.PC = v
        return 16
    else:
        cpu.PC += 3
        return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JP_E9"><code class="name flex">
<span>def <span class="ident">JP_E9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JP_E9(cpu): # E9 JP (HL)
    cpu.PC = cpu.HL
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JR_18"><code class="name flex">
<span>def <span class="ident">JR_18</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JR_18(cpu, v): # 18 JR r8
    cpu.PC += 2 + ((v ^ 0x80) - 0x80)
    cpu.PC &amp;= 0xFFFF
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JR_20"><code class="name flex">
<span>def <span class="ident">JR_20</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JR_20(cpu, v): # 20 JR NZ,r8
    cpu.PC += 2
    if cpu.f_nz():
        cpu.PC += ((v ^ 0x80) - 0x80)
        cpu.PC &amp;= 0xFFFF
        return 12
    else:
        cpu.PC &amp;= 0xFFFF
        return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JR_28"><code class="name flex">
<span>def <span class="ident">JR_28</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JR_28(cpu, v): # 28 JR Z,r8
    cpu.PC += 2
    if cpu.f_z():
        cpu.PC += ((v ^ 0x80) - 0x80)
        cpu.PC &amp;= 0xFFFF
        return 12
    else:
        cpu.PC &amp;= 0xFFFF
        return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JR_30"><code class="name flex">
<span>def <span class="ident">JR_30</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JR_30(cpu, v): # 30 JR NC,r8
    cpu.PC += 2
    if cpu.f_nc():
        cpu.PC += ((v ^ 0x80) - 0x80)
        cpu.PC &amp;= 0xFFFF
        return 12
    else:
        cpu.PC &amp;= 0xFFFF
        return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.JR_38"><code class="name flex">
<span>def <span class="ident">JR_38</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def JR_38(cpu, v): # 38 JR C,r8
    cpu.PC += 2
    if cpu.f_c():
        cpu.PC += ((v ^ 0x80) - 0x80)
        cpu.PC &amp;= 0xFFFF
        return 12
    else:
        cpu.PC &amp;= 0xFFFF
        return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LDH_E0"><code class="name flex">
<span>def <span class="ident">LDH_E0</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LDH_E0(cpu, v): # E0 LDH (a8),A
    cpu.mb.setitem(v + 0xFF00, cpu.A)
    cpu.PC += 2
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LDH_F0"><code class="name flex">
<span>def <span class="ident">LDH_F0</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LDH_F0(cpu, v): # F0 LDH A,(a8)
    cpu.A = cpu.mb.getitem(v + 0xFF00)
    cpu.PC += 2
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_01"><code class="name flex">
<span>def <span class="ident">LD_01</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_01(cpu, v): # 01 LD BC,d16
    cpu.set_bc(v)
    cpu.PC += 3
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_02"><code class="name flex">
<span>def <span class="ident">LD_02</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_02(cpu): # 02 LD (BC),A
    cpu.mb.setitem(((cpu.B &lt;&lt; 8) + cpu.C), cpu.A)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_06"><code class="name flex">
<span>def <span class="ident">LD_06</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_06(cpu, v): # 06 LD B,d8
    cpu.B = v
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_08"><code class="name flex">
<span>def <span class="ident">LD_08</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_08(cpu, v): # 08 LD (a16),SP
    cpu.mb.setitem(v, cpu.SP &amp; 0xFF)
    cpu.mb.setitem(v+1, cpu.SP &gt;&gt; 8)
    cpu.PC += 3
    return 20</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_0A"><code class="name flex">
<span>def <span class="ident">LD_0A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_0A(cpu): # 0A LD A,(BC)
    cpu.A = cpu.mb.getitem(((cpu.B &lt;&lt; 8) + cpu.C))
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_0E"><code class="name flex">
<span>def <span class="ident">LD_0E</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_0E(cpu, v): # 0E LD C,d8
    cpu.C = v
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_11"><code class="name flex">
<span>def <span class="ident">LD_11</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_11(cpu, v): # 11 LD DE,d16
    cpu.set_de(v)
    cpu.PC += 3
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_12"><code class="name flex">
<span>def <span class="ident">LD_12</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_12(cpu): # 12 LD (DE),A
    cpu.mb.setitem(((cpu.D &lt;&lt; 8) + cpu.E), cpu.A)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_16"><code class="name flex">
<span>def <span class="ident">LD_16</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_16(cpu, v): # 16 LD D,d8
    cpu.D = v
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_1A"><code class="name flex">
<span>def <span class="ident">LD_1A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_1A(cpu): # 1A LD A,(DE)
    cpu.A = cpu.mb.getitem(((cpu.D &lt;&lt; 8) + cpu.E))
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_1E"><code class="name flex">
<span>def <span class="ident">LD_1E</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_1E(cpu, v): # 1E LD E,d8
    cpu.E = v
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_21"><code class="name flex">
<span>def <span class="ident">LD_21</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_21(cpu, v): # 21 LD HL,d16
    cpu.HL = v
    cpu.PC += 3
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_22"><code class="name flex">
<span>def <span class="ident">LD_22</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_22(cpu): # 22 LD (HL+),A
    cpu.mb.setitem(cpu.HL, cpu.A)
    cpu.HL += 1
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_26"><code class="name flex">
<span>def <span class="ident">LD_26</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_26(cpu, v): # 26 LD H,d8
    cpu.HL = (cpu.HL &amp; 0x00FF) | (v &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_2A"><code class="name flex">
<span>def <span class="ident">LD_2A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_2A(cpu): # 2A LD A,(HL+)
    cpu.A = cpu.mb.getitem(cpu.HL)
    cpu.HL += 1
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_2E"><code class="name flex">
<span>def <span class="ident">LD_2E</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_2E(cpu, v): # 2E LD L,d8
    cpu.HL = (cpu.HL &amp; 0xFF00) | (v &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_31"><code class="name flex">
<span>def <span class="ident">LD_31</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_31(cpu, v): # 31 LD SP,d16
    cpu.SP = v
    cpu.PC += 3
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_32"><code class="name flex">
<span>def <span class="ident">LD_32</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_32(cpu): # 32 LD (HL-),A
    cpu.mb.setitem(cpu.HL, cpu.A)
    cpu.HL -= 1
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_36"><code class="name flex">
<span>def <span class="ident">LD_36</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_36(cpu, v): # 36 LD (HL),d8
    cpu.mb.setitem(cpu.HL, v)
    cpu.PC += 2
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_3A"><code class="name flex">
<span>def <span class="ident">LD_3A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_3A(cpu): # 3A LD A,(HL-)
    cpu.A = cpu.mb.getitem(cpu.HL)
    cpu.HL -= 1
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_3E"><code class="name flex">
<span>def <span class="ident">LD_3E</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_3E(cpu, v): # 3E LD A,d8
    cpu.A = v
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_40"><code class="name flex">
<span>def <span class="ident">LD_40</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_40(cpu): # 40 LD B,B
    cpu.B = cpu.B
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_41"><code class="name flex">
<span>def <span class="ident">LD_41</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_41(cpu): # 41 LD B,C
    cpu.B = cpu.C
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_42"><code class="name flex">
<span>def <span class="ident">LD_42</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_42(cpu): # 42 LD B,D
    cpu.B = cpu.D
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_43"><code class="name flex">
<span>def <span class="ident">LD_43</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_43(cpu): # 43 LD B,E
    cpu.B = cpu.E
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_44"><code class="name flex">
<span>def <span class="ident">LD_44</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_44(cpu): # 44 LD B,H
    cpu.B = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_45"><code class="name flex">
<span>def <span class="ident">LD_45</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_45(cpu): # 45 LD B,L
    cpu.B = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_46"><code class="name flex">
<span>def <span class="ident">LD_46</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_46(cpu): # 46 LD B,(HL)
    cpu.B = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_47"><code class="name flex">
<span>def <span class="ident">LD_47</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_47(cpu): # 47 LD B,A
    cpu.B = cpu.A
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_48"><code class="name flex">
<span>def <span class="ident">LD_48</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_48(cpu): # 48 LD C,B
    cpu.C = cpu.B
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_49"><code class="name flex">
<span>def <span class="ident">LD_49</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_49(cpu): # 49 LD C,C
    cpu.C = cpu.C
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_4A"><code class="name flex">
<span>def <span class="ident">LD_4A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_4A(cpu): # 4A LD C,D
    cpu.C = cpu.D
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_4B"><code class="name flex">
<span>def <span class="ident">LD_4B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_4B(cpu): # 4B LD C,E
    cpu.C = cpu.E
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_4C"><code class="name flex">
<span>def <span class="ident">LD_4C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_4C(cpu): # 4C LD C,H
    cpu.C = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_4D"><code class="name flex">
<span>def <span class="ident">LD_4D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_4D(cpu): # 4D LD C,L
    cpu.C = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_4E"><code class="name flex">
<span>def <span class="ident">LD_4E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_4E(cpu): # 4E LD C,(HL)
    cpu.C = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_4F"><code class="name flex">
<span>def <span class="ident">LD_4F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_4F(cpu): # 4F LD C,A
    cpu.C = cpu.A
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_50"><code class="name flex">
<span>def <span class="ident">LD_50</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_50(cpu): # 50 LD D,B
    cpu.D = cpu.B
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_51"><code class="name flex">
<span>def <span class="ident">LD_51</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_51(cpu): # 51 LD D,C
    cpu.D = cpu.C
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_52"><code class="name flex">
<span>def <span class="ident">LD_52</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_52(cpu): # 52 LD D,D
    cpu.D = cpu.D
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_53"><code class="name flex">
<span>def <span class="ident">LD_53</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_53(cpu): # 53 LD D,E
    cpu.D = cpu.E
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_54"><code class="name flex">
<span>def <span class="ident">LD_54</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_54(cpu): # 54 LD D,H
    cpu.D = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_55"><code class="name flex">
<span>def <span class="ident">LD_55</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_55(cpu): # 55 LD D,L
    cpu.D = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_56"><code class="name flex">
<span>def <span class="ident">LD_56</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_56(cpu): # 56 LD D,(HL)
    cpu.D = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_57"><code class="name flex">
<span>def <span class="ident">LD_57</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_57(cpu): # 57 LD D,A
    cpu.D = cpu.A
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_58"><code class="name flex">
<span>def <span class="ident">LD_58</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_58(cpu): # 58 LD E,B
    cpu.E = cpu.B
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_59"><code class="name flex">
<span>def <span class="ident">LD_59</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_59(cpu): # 59 LD E,C
    cpu.E = cpu.C
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_5A"><code class="name flex">
<span>def <span class="ident">LD_5A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_5A(cpu): # 5A LD E,D
    cpu.E = cpu.D
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_5B"><code class="name flex">
<span>def <span class="ident">LD_5B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_5B(cpu): # 5B LD E,E
    cpu.E = cpu.E
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_5C"><code class="name flex">
<span>def <span class="ident">LD_5C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_5C(cpu): # 5C LD E,H
    cpu.E = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_5D"><code class="name flex">
<span>def <span class="ident">LD_5D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_5D(cpu): # 5D LD E,L
    cpu.E = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_5E"><code class="name flex">
<span>def <span class="ident">LD_5E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_5E(cpu): # 5E LD E,(HL)
    cpu.E = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_5F"><code class="name flex">
<span>def <span class="ident">LD_5F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_5F(cpu): # 5F LD E,A
    cpu.E = cpu.A
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_60"><code class="name flex">
<span>def <span class="ident">LD_60</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_60(cpu): # 60 LD H,B
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.B &lt;&lt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_61"><code class="name flex">
<span>def <span class="ident">LD_61</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_61(cpu): # 61 LD H,C
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.C &lt;&lt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_62"><code class="name flex">
<span>def <span class="ident">LD_62</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_62(cpu): # 62 LD H,D
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.D &lt;&lt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_63"><code class="name flex">
<span>def <span class="ident">LD_63</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_63(cpu): # 63 LD H,E
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.E &lt;&lt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_64"><code class="name flex">
<span>def <span class="ident">LD_64</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_64(cpu): # 64 LD H,H
    cpu.HL = (cpu.HL &amp; 0x00FF) | ((cpu.HL &gt;&gt; 8) &lt;&lt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_65"><code class="name flex">
<span>def <span class="ident">LD_65</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_65(cpu): # 65 LD H,L
    cpu.HL = (cpu.HL &amp; 0x00FF) | ((cpu.HL &amp; 0xFF) &lt;&lt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_66"><code class="name flex">
<span>def <span class="ident">LD_66</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_66(cpu): # 66 LD H,(HL)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.mb.getitem(cpu.HL) &lt;&lt; 8)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_67"><code class="name flex">
<span>def <span class="ident">LD_67</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_67(cpu): # 67 LD H,A
    cpu.HL = (cpu.HL &amp; 0x00FF) | (cpu.A &lt;&lt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_68"><code class="name flex">
<span>def <span class="ident">LD_68</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_68(cpu): # 68 LD L,B
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.B &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_69"><code class="name flex">
<span>def <span class="ident">LD_69</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_69(cpu): # 69 LD L,C
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.C &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_6A"><code class="name flex">
<span>def <span class="ident">LD_6A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_6A(cpu): # 6A LD L,D
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.D &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_6B"><code class="name flex">
<span>def <span class="ident">LD_6B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_6B(cpu): # 6B LD L,E
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.E &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_6C"><code class="name flex">
<span>def <span class="ident">LD_6C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_6C(cpu): # 6C LD L,H
    cpu.HL = (cpu.HL &amp; 0xFF00) | ((cpu.HL &gt;&gt; 8) &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_6D"><code class="name flex">
<span>def <span class="ident">LD_6D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_6D(cpu): # 6D LD L,L
    cpu.HL = (cpu.HL &amp; 0xFF00) | ((cpu.HL &amp; 0xFF) &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_6E"><code class="name flex">
<span>def <span class="ident">LD_6E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_6E(cpu): # 6E LD L,(HL)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.mb.getitem(cpu.HL) &amp; 0xFF)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_6F"><code class="name flex">
<span>def <span class="ident">LD_6F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_6F(cpu): # 6F LD L,A
    cpu.HL = (cpu.HL &amp; 0xFF00) | (cpu.A &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_70"><code class="name flex">
<span>def <span class="ident">LD_70</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_70(cpu): # 70 LD (HL),B
    cpu.mb.setitem(cpu.HL, cpu.B)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_71"><code class="name flex">
<span>def <span class="ident">LD_71</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_71(cpu): # 71 LD (HL),C
    cpu.mb.setitem(cpu.HL, cpu.C)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_72"><code class="name flex">
<span>def <span class="ident">LD_72</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_72(cpu): # 72 LD (HL),D
    cpu.mb.setitem(cpu.HL, cpu.D)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_73"><code class="name flex">
<span>def <span class="ident">LD_73</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_73(cpu): # 73 LD (HL),E
    cpu.mb.setitem(cpu.HL, cpu.E)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_74"><code class="name flex">
<span>def <span class="ident">LD_74</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_74(cpu): # 74 LD (HL),H
    cpu.mb.setitem(cpu.HL, (cpu.HL &gt;&gt; 8))
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_75"><code class="name flex">
<span>def <span class="ident">LD_75</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_75(cpu): # 75 LD (HL),L
    cpu.mb.setitem(cpu.HL, (cpu.HL &amp; 0xFF))
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_77"><code class="name flex">
<span>def <span class="ident">LD_77</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_77(cpu): # 77 LD (HL),A
    cpu.mb.setitem(cpu.HL, cpu.A)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_78"><code class="name flex">
<span>def <span class="ident">LD_78</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_78(cpu): # 78 LD A,B
    cpu.A = cpu.B
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_79"><code class="name flex">
<span>def <span class="ident">LD_79</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_79(cpu): # 79 LD A,C
    cpu.A = cpu.C
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_7A"><code class="name flex">
<span>def <span class="ident">LD_7A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_7A(cpu): # 7A LD A,D
    cpu.A = cpu.D
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_7B"><code class="name flex">
<span>def <span class="ident">LD_7B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_7B(cpu): # 7B LD A,E
    cpu.A = cpu.E
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_7C"><code class="name flex">
<span>def <span class="ident">LD_7C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_7C(cpu): # 7C LD A,H
    cpu.A = (cpu.HL &gt;&gt; 8)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_7D"><code class="name flex">
<span>def <span class="ident">LD_7D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_7D(cpu): # 7D LD A,L
    cpu.A = (cpu.HL &amp; 0xFF)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_7E"><code class="name flex">
<span>def <span class="ident">LD_7E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_7E(cpu): # 7E LD A,(HL)
    cpu.A = cpu.mb.getitem(cpu.HL)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_7F"><code class="name flex">
<span>def <span class="ident">LD_7F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_7F(cpu): # 7F LD A,A
    cpu.A = cpu.A
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_E2"><code class="name flex">
<span>def <span class="ident">LD_E2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_E2(cpu): # E2 LD (C),A
    cpu.mb.setitem(0xFF00 + cpu.C, cpu.A)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_EA"><code class="name flex">
<span>def <span class="ident">LD_EA</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_EA(cpu, v): # EA LD (a16),A
    cpu.mb.setitem(v, cpu.A)
    cpu.PC += 3
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_F2"><code class="name flex">
<span>def <span class="ident">LD_F2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_F2(cpu): # F2 LD A,(C)
    cpu.A = cpu.mb.getitem(0xFF00 + cpu.C)
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_F8"><code class="name flex">
<span>def <span class="ident">LD_F8</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_F8(cpu, v): # F8 LD HL,SP+r8
    cpu.HL = cpu.SP + ((v ^ 0x80) - 0x80)
    t = cpu.HL
    flag = 0b00000000
    flag += (((cpu.SP &amp; 0xF) + (v &amp; 0xF)) &gt; 0xF) &lt;&lt; FLAGH
    flag += (((cpu.SP &amp; 0xFF) + (v &amp; 0xFF)) &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    cpu.HL &amp;= 0xFFFF
    cpu.PC += 2
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_F9"><code class="name flex">
<span>def <span class="ident">LD_F9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_F9(cpu): # F9 LD SP,HL
    cpu.SP = cpu.HL
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.LD_FA"><code class="name flex">
<span>def <span class="ident">LD_FA</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def LD_FA(cpu, v): # FA LD A,(a16)
    cpu.A = cpu.mb.getitem(v)
    cpu.PC += 3
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.NOP_00"><code class="name flex">
<span>def <span class="ident">NOP_00</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def NOP_00(cpu): # 00 NOP
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.OR_B0"><code class="name flex">
<span>def <span class="ident">OR_B0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def OR_B0(cpu): # B0 OR B
    t = cpu.A | cpu.B
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.OR_B1"><code class="name flex">
<span>def <span class="ident">OR_B1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def OR_B1(cpu): # B1 OR C
    t = cpu.A | cpu.C
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.OR_B2"><code class="name flex">
<span>def <span class="ident">OR_B2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def OR_B2(cpu): # B2 OR D
    t = cpu.A | cpu.D
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.OR_B3"><code class="name flex">
<span>def <span class="ident">OR_B3</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def OR_B3(cpu): # B3 OR E
    t = cpu.A | cpu.E
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.OR_B4"><code class="name flex">
<span>def <span class="ident">OR_B4</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def OR_B4(cpu): # B4 OR H
    t = cpu.A | (cpu.HL &gt;&gt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.OR_B5"><code class="name flex">
<span>def <span class="ident">OR_B5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def OR_B5(cpu): # B5 OR L
    t = cpu.A | (cpu.HL &amp; 0xFF)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.OR_B6"><code class="name flex">
<span>def <span class="ident">OR_B6</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def OR_B6(cpu): # B6 OR (HL)
    t = cpu.A | cpu.mb.getitem(cpu.HL)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.OR_B7"><code class="name flex">
<span>def <span class="ident">OR_B7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def OR_B7(cpu): # B7 OR A
    t = cpu.A | cpu.A
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.OR_F6"><code class="name flex">
<span>def <span class="ident">OR_F6</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def OR_F6(cpu, v): # F6 OR d8
    t = cpu.A | v
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.POP_C1"><code class="name flex">
<span>def <span class="ident">POP_C1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def POP_C1(cpu): # C1 POP BC
    cpu.B = cpu.mb.getitem(cpu.SP+1) # High
    cpu.C = cpu.mb.getitem(cpu.SP) # Low
    cpu.SP += 2
    cpu.PC += 1
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.POP_D1"><code class="name flex">
<span>def <span class="ident">POP_D1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def POP_D1(cpu): # D1 POP DE
    cpu.D = cpu.mb.getitem(cpu.SP+1) # High
    cpu.E = cpu.mb.getitem(cpu.SP) # Low
    cpu.SP += 2
    cpu.PC += 1
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.POP_E1"><code class="name flex">
<span>def <span class="ident">POP_E1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def POP_E1(cpu): # E1 POP HL
    cpu.HL = (cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8) + cpu.mb.getitem(cpu.SP) # High
    cpu.SP += 2
    cpu.PC += 1
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.POP_F1"><code class="name flex">
<span>def <span class="ident">POP_F1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def POP_F1(cpu): # F1 POP AF
    cpu.A = cpu.mb.getitem(cpu.SP+1) # High
    cpu.F = cpu.mb.getitem(cpu.SP) &amp; 0xF0 &amp; 0xF0 # Low
    cpu.SP += 2
    cpu.PC += 1
    return 12</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.PREFIX_CB"><code class="name flex">
<span>def <span class="ident">PREFIX_CB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def PREFIX_CB(cpu): # CB PREFIX CB
    raise Exception(&#39;CB cannot be called!&#39;)
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.PUSH_C5"><code class="name flex">
<span>def <span class="ident">PUSH_C5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def PUSH_C5(cpu): # C5 PUSH BC
    cpu.mb.setitem(cpu.SP-1, cpu.B) # High
    cpu.mb.setitem(cpu.SP-2, cpu.C) # Low
    cpu.SP -= 2
    cpu.PC += 1
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.PUSH_D5"><code class="name flex">
<span>def <span class="ident">PUSH_D5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def PUSH_D5(cpu): # D5 PUSH DE
    cpu.mb.setitem(cpu.SP-1, cpu.D) # High
    cpu.mb.setitem(cpu.SP-2, cpu.E) # Low
    cpu.SP -= 2
    cpu.PC += 1
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.PUSH_E5"><code class="name flex">
<span>def <span class="ident">PUSH_E5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def PUSH_E5(cpu): # E5 PUSH HL
    cpu.mb.setitem(cpu.SP-1, cpu.HL &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.HL &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC += 1
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.PUSH_F5"><code class="name flex">
<span>def <span class="ident">PUSH_F5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def PUSH_F5(cpu): # F5 PUSH AF
    cpu.mb.setitem(cpu.SP-1, cpu.A) # High
    cpu.mb.setitem(cpu.SP-2, cpu.F &amp; 0xF0) # Low
    cpu.SP -= 2
    cpu.PC += 1
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_180"><code class="name flex">
<span>def <span class="ident">RES_180</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_180(cpu): # 180 RES 0,B
    t = cpu.B &amp; ~(1 &lt;&lt; 0)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_181"><code class="name flex">
<span>def <span class="ident">RES_181</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_181(cpu): # 181 RES 0,C
    t = cpu.C &amp; ~(1 &lt;&lt; 0)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_182"><code class="name flex">
<span>def <span class="ident">RES_182</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_182(cpu): # 182 RES 0,D
    t = cpu.D &amp; ~(1 &lt;&lt; 0)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_183"><code class="name flex">
<span>def <span class="ident">RES_183</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_183(cpu): # 183 RES 0,E
    t = cpu.E &amp; ~(1 &lt;&lt; 0)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_184"><code class="name flex">
<span>def <span class="ident">RES_184</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_184(cpu): # 184 RES 0,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 0)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_185"><code class="name flex">
<span>def <span class="ident">RES_185</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_185(cpu): # 185 RES 0,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 0)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_186"><code class="name flex">
<span>def <span class="ident">RES_186</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_186(cpu): # 186 RES 0,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 0)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_187"><code class="name flex">
<span>def <span class="ident">RES_187</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_187(cpu): # 187 RES 0,A
    t = cpu.A &amp; ~(1 &lt;&lt; 0)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_188"><code class="name flex">
<span>def <span class="ident">RES_188</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_188(cpu): # 188 RES 1,B
    t = cpu.B &amp; ~(1 &lt;&lt; 1)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_189"><code class="name flex">
<span>def <span class="ident">RES_189</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_189(cpu): # 189 RES 1,C
    t = cpu.C &amp; ~(1 &lt;&lt; 1)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_18A"><code class="name flex">
<span>def <span class="ident">RES_18A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_18A(cpu): # 18A RES 1,D
    t = cpu.D &amp; ~(1 &lt;&lt; 1)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_18B"><code class="name flex">
<span>def <span class="ident">RES_18B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_18B(cpu): # 18B RES 1,E
    t = cpu.E &amp; ~(1 &lt;&lt; 1)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_18C"><code class="name flex">
<span>def <span class="ident">RES_18C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_18C(cpu): # 18C RES 1,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 1)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_18D"><code class="name flex">
<span>def <span class="ident">RES_18D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_18D(cpu): # 18D RES 1,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 1)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_18E"><code class="name flex">
<span>def <span class="ident">RES_18E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_18E(cpu): # 18E RES 1,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 1)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_18F"><code class="name flex">
<span>def <span class="ident">RES_18F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_18F(cpu): # 18F RES 1,A
    t = cpu.A &amp; ~(1 &lt;&lt; 1)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_190"><code class="name flex">
<span>def <span class="ident">RES_190</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_190(cpu): # 190 RES 2,B
    t = cpu.B &amp; ~(1 &lt;&lt; 2)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_191"><code class="name flex">
<span>def <span class="ident">RES_191</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_191(cpu): # 191 RES 2,C
    t = cpu.C &amp; ~(1 &lt;&lt; 2)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_192"><code class="name flex">
<span>def <span class="ident">RES_192</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_192(cpu): # 192 RES 2,D
    t = cpu.D &amp; ~(1 &lt;&lt; 2)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_193"><code class="name flex">
<span>def <span class="ident">RES_193</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_193(cpu): # 193 RES 2,E
    t = cpu.E &amp; ~(1 &lt;&lt; 2)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_194"><code class="name flex">
<span>def <span class="ident">RES_194</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_194(cpu): # 194 RES 2,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 2)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_195"><code class="name flex">
<span>def <span class="ident">RES_195</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_195(cpu): # 195 RES 2,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 2)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_196"><code class="name flex">
<span>def <span class="ident">RES_196</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_196(cpu): # 196 RES 2,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 2)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_197"><code class="name flex">
<span>def <span class="ident">RES_197</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_197(cpu): # 197 RES 2,A
    t = cpu.A &amp; ~(1 &lt;&lt; 2)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_198"><code class="name flex">
<span>def <span class="ident">RES_198</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_198(cpu): # 198 RES 3,B
    t = cpu.B &amp; ~(1 &lt;&lt; 3)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_199"><code class="name flex">
<span>def <span class="ident">RES_199</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_199(cpu): # 199 RES 3,C
    t = cpu.C &amp; ~(1 &lt;&lt; 3)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_19A"><code class="name flex">
<span>def <span class="ident">RES_19A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_19A(cpu): # 19A RES 3,D
    t = cpu.D &amp; ~(1 &lt;&lt; 3)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_19B"><code class="name flex">
<span>def <span class="ident">RES_19B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_19B(cpu): # 19B RES 3,E
    t = cpu.E &amp; ~(1 &lt;&lt; 3)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_19C"><code class="name flex">
<span>def <span class="ident">RES_19C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_19C(cpu): # 19C RES 3,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 3)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_19D"><code class="name flex">
<span>def <span class="ident">RES_19D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_19D(cpu): # 19D RES 3,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 3)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_19E"><code class="name flex">
<span>def <span class="ident">RES_19E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_19E(cpu): # 19E RES 3,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 3)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_19F"><code class="name flex">
<span>def <span class="ident">RES_19F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_19F(cpu): # 19F RES 3,A
    t = cpu.A &amp; ~(1 &lt;&lt; 3)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A0"><code class="name flex">
<span>def <span class="ident">RES_1A0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A0(cpu): # 1A0 RES 4,B
    t = cpu.B &amp; ~(1 &lt;&lt; 4)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A1"><code class="name flex">
<span>def <span class="ident">RES_1A1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A1(cpu): # 1A1 RES 4,C
    t = cpu.C &amp; ~(1 &lt;&lt; 4)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A2"><code class="name flex">
<span>def <span class="ident">RES_1A2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A2(cpu): # 1A2 RES 4,D
    t = cpu.D &amp; ~(1 &lt;&lt; 4)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A3"><code class="name flex">
<span>def <span class="ident">RES_1A3</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A3(cpu): # 1A3 RES 4,E
    t = cpu.E &amp; ~(1 &lt;&lt; 4)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A4"><code class="name flex">
<span>def <span class="ident">RES_1A4</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A4(cpu): # 1A4 RES 4,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 4)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A5"><code class="name flex">
<span>def <span class="ident">RES_1A5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A5(cpu): # 1A5 RES 4,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 4)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A6"><code class="name flex">
<span>def <span class="ident">RES_1A6</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A6(cpu): # 1A6 RES 4,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 4)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A7"><code class="name flex">
<span>def <span class="ident">RES_1A7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A7(cpu): # 1A7 RES 4,A
    t = cpu.A &amp; ~(1 &lt;&lt; 4)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A8"><code class="name flex">
<span>def <span class="ident">RES_1A8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A8(cpu): # 1A8 RES 5,B
    t = cpu.B &amp; ~(1 &lt;&lt; 5)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1A9"><code class="name flex">
<span>def <span class="ident">RES_1A9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1A9(cpu): # 1A9 RES 5,C
    t = cpu.C &amp; ~(1 &lt;&lt; 5)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1AA"><code class="name flex">
<span>def <span class="ident">RES_1AA</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1AA(cpu): # 1AA RES 5,D
    t = cpu.D &amp; ~(1 &lt;&lt; 5)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1AB"><code class="name flex">
<span>def <span class="ident">RES_1AB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1AB(cpu): # 1AB RES 5,E
    t = cpu.E &amp; ~(1 &lt;&lt; 5)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1AC"><code class="name flex">
<span>def <span class="ident">RES_1AC</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1AC(cpu): # 1AC RES 5,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 5)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1AD"><code class="name flex">
<span>def <span class="ident">RES_1AD</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1AD(cpu): # 1AD RES 5,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 5)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1AE"><code class="name flex">
<span>def <span class="ident">RES_1AE</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1AE(cpu): # 1AE RES 5,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 5)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1AF"><code class="name flex">
<span>def <span class="ident">RES_1AF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1AF(cpu): # 1AF RES 5,A
    t = cpu.A &amp; ~(1 &lt;&lt; 5)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B0"><code class="name flex">
<span>def <span class="ident">RES_1B0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B0(cpu): # 1B0 RES 6,B
    t = cpu.B &amp; ~(1 &lt;&lt; 6)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B1"><code class="name flex">
<span>def <span class="ident">RES_1B1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B1(cpu): # 1B1 RES 6,C
    t = cpu.C &amp; ~(1 &lt;&lt; 6)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B2"><code class="name flex">
<span>def <span class="ident">RES_1B2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B2(cpu): # 1B2 RES 6,D
    t = cpu.D &amp; ~(1 &lt;&lt; 6)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B3"><code class="name flex">
<span>def <span class="ident">RES_1B3</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B3(cpu): # 1B3 RES 6,E
    t = cpu.E &amp; ~(1 &lt;&lt; 6)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B4"><code class="name flex">
<span>def <span class="ident">RES_1B4</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B4(cpu): # 1B4 RES 6,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 6)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B5"><code class="name flex">
<span>def <span class="ident">RES_1B5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B5(cpu): # 1B5 RES 6,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 6)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B6"><code class="name flex">
<span>def <span class="ident">RES_1B6</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B6(cpu): # 1B6 RES 6,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 6)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B7"><code class="name flex">
<span>def <span class="ident">RES_1B7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B7(cpu): # 1B7 RES 6,A
    t = cpu.A &amp; ~(1 &lt;&lt; 6)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B8"><code class="name flex">
<span>def <span class="ident">RES_1B8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B8(cpu): # 1B8 RES 7,B
    t = cpu.B &amp; ~(1 &lt;&lt; 7)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1B9"><code class="name flex">
<span>def <span class="ident">RES_1B9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1B9(cpu): # 1B9 RES 7,C
    t = cpu.C &amp; ~(1 &lt;&lt; 7)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1BA"><code class="name flex">
<span>def <span class="ident">RES_1BA</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1BA(cpu): # 1BA RES 7,D
    t = cpu.D &amp; ~(1 &lt;&lt; 7)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1BB"><code class="name flex">
<span>def <span class="ident">RES_1BB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1BB(cpu): # 1BB RES 7,E
    t = cpu.E &amp; ~(1 &lt;&lt; 7)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1BC"><code class="name flex">
<span>def <span class="ident">RES_1BC</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1BC(cpu): # 1BC RES 7,H
    t = (cpu.HL &gt;&gt; 8) &amp; ~(1 &lt;&lt; 7)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1BD"><code class="name flex">
<span>def <span class="ident">RES_1BD</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1BD(cpu): # 1BD RES 7,L
    t = (cpu.HL &amp; 0xFF) &amp; ~(1 &lt;&lt; 7)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1BE"><code class="name flex">
<span>def <span class="ident">RES_1BE</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1BE(cpu): # 1BE RES 7,(HL)
    t = cpu.mb.getitem(cpu.HL) &amp; ~(1 &lt;&lt; 7)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RES_1BF"><code class="name flex">
<span>def <span class="ident">RES_1BF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RES_1BF(cpu): # 1BF RES 7,A
    t = cpu.A &amp; ~(1 &lt;&lt; 7)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RETI_D9"><code class="name flex">
<span>def <span class="ident">RETI_D9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RETI_D9(cpu): # D9 RETI
    cpu.interrupt_master_enable = True
    cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
    cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
    cpu.SP += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RET_C0"><code class="name flex">
<span>def <span class="ident">RET_C0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RET_C0(cpu): # C0 RET NZ
    if cpu.f_nz():
        cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
        cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
        cpu.SP += 2
        return 20
    else:
        cpu.PC += 1
        cpu.PC &amp;= 0xFFFF
        return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RET_C8"><code class="name flex">
<span>def <span class="ident">RET_C8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RET_C8(cpu): # C8 RET Z
    if cpu.f_z():
        cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
        cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
        cpu.SP += 2
        return 20
    else:
        cpu.PC += 1
        cpu.PC &amp;= 0xFFFF
        return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RET_C9"><code class="name flex">
<span>def <span class="ident">RET_C9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RET_C9(cpu): # C9 RET
    cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
    cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
    cpu.SP += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RET_D0"><code class="name flex">
<span>def <span class="ident">RET_D0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RET_D0(cpu): # D0 RET NC
    if cpu.f_nc():
        cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
        cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
        cpu.SP += 2
        return 20
    else:
        cpu.PC += 1
        cpu.PC &amp;= 0xFFFF
        return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RET_D8"><code class="name flex">
<span>def <span class="ident">RET_D8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RET_D8(cpu): # D8 RET C
    if cpu.f_c():
        cpu.PC = cpu.mb.getitem(cpu.SP+1) &lt;&lt; 8 # High
        cpu.PC |= cpu.mb.getitem(cpu.SP) # Low
        cpu.SP += 2
        return 20
    else:
        cpu.PC += 1
        cpu.PC &amp;= 0xFFFF
        return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLA_17"><code class="name flex">
<span>def <span class="ident">RLA_17</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLA_17(cpu): # 17 RLA
    t = (cpu.A &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLCA_07"><code class="name flex">
<span>def <span class="ident">RLCA_07</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLCA_07(cpu): # 07 RLCA
    t = (cpu.A &lt;&lt; 1) + (cpu.A &gt;&gt; 7)
    flag = 0b00000000
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLC_100"><code class="name flex">
<span>def <span class="ident">RLC_100</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLC_100(cpu): # 100 RLC B
    t = (cpu.B &lt;&lt; 1) + (cpu.B &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLC_101"><code class="name flex">
<span>def <span class="ident">RLC_101</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLC_101(cpu): # 101 RLC C
    t = (cpu.C &lt;&lt; 1) + (cpu.C &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLC_102"><code class="name flex">
<span>def <span class="ident">RLC_102</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLC_102(cpu): # 102 RLC D
    t = (cpu.D &lt;&lt; 1) + (cpu.D &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLC_103"><code class="name flex">
<span>def <span class="ident">RLC_103</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLC_103(cpu): # 103 RLC E
    t = (cpu.E &lt;&lt; 1) + (cpu.E &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLC_104"><code class="name flex">
<span>def <span class="ident">RLC_104</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLC_104(cpu): # 104 RLC H
    t = ((cpu.HL &gt;&gt; 8) &lt;&lt; 1) + ((cpu.HL &gt;&gt; 8) &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLC_105"><code class="name flex">
<span>def <span class="ident">RLC_105</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLC_105(cpu): # 105 RLC L
    t = ((cpu.HL &amp; 0xFF) &lt;&lt; 1) + ((cpu.HL &amp; 0xFF) &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLC_106"><code class="name flex">
<span>def <span class="ident">RLC_106</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLC_106(cpu): # 106 RLC (HL)
    t = (cpu.mb.getitem(cpu.HL) &lt;&lt; 1) + (cpu.mb.getitem(cpu.HL) &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RLC_107"><code class="name flex">
<span>def <span class="ident">RLC_107</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RLC_107(cpu): # 107 RLC A
    t = (cpu.A &lt;&lt; 1) + (cpu.A &gt;&gt; 7)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RL_110"><code class="name flex">
<span>def <span class="ident">RL_110</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RL_110(cpu): # 110 RL B
    t = (cpu.B &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RL_111"><code class="name flex">
<span>def <span class="ident">RL_111</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RL_111(cpu): # 111 RL C
    t = (cpu.C &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RL_112"><code class="name flex">
<span>def <span class="ident">RL_112</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RL_112(cpu): # 112 RL D
    t = (cpu.D &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RL_113"><code class="name flex">
<span>def <span class="ident">RL_113</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RL_113(cpu): # 113 RL E
    t = (cpu.E &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RL_114"><code class="name flex">
<span>def <span class="ident">RL_114</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RL_114(cpu): # 114 RL H
    t = ((cpu.HL &gt;&gt; 8) &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RL_115"><code class="name flex">
<span>def <span class="ident">RL_115</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RL_115(cpu): # 115 RL L
    t = ((cpu.HL &amp; 0xFF) &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RL_116"><code class="name flex">
<span>def <span class="ident">RL_116</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RL_116(cpu): # 116 RL (HL)
    t = (cpu.mb.getitem(cpu.HL) &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RL_117"><code class="name flex">
<span>def <span class="ident">RL_117</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RL_117(cpu): # 117 RL A
    t = (cpu.A &lt;&lt; 1) + cpu.f_c()
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRA_1F"><code class="name flex">
<span>def <span class="ident">RRA_1F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRA_1F(cpu): # 1F RRA
    t = (cpu.A &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRCA_0F"><code class="name flex">
<span>def <span class="ident">RRCA_0F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRCA_0F(cpu): # 0F RRCA
    t = (cpu.A &gt;&gt; 1) + ((cpu.A &amp; 1) &lt;&lt; 7) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRC_108"><code class="name flex">
<span>def <span class="ident">RRC_108</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRC_108(cpu): # 108 RRC B
    t = (cpu.B &gt;&gt; 1) + ((cpu.B &amp; 1) &lt;&lt; 7) + ((cpu.B &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRC_109"><code class="name flex">
<span>def <span class="ident">RRC_109</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRC_109(cpu): # 109 RRC C
    t = (cpu.C &gt;&gt; 1) + ((cpu.C &amp; 1) &lt;&lt; 7) + ((cpu.C &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRC_10A"><code class="name flex">
<span>def <span class="ident">RRC_10A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRC_10A(cpu): # 10A RRC D
    t = (cpu.D &gt;&gt; 1) + ((cpu.D &amp; 1) &lt;&lt; 7) + ((cpu.D &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRC_10B"><code class="name flex">
<span>def <span class="ident">RRC_10B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRC_10B(cpu): # 10B RRC E
    t = (cpu.E &gt;&gt; 1) + ((cpu.E &amp; 1) &lt;&lt; 7) + ((cpu.E &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRC_10C"><code class="name flex">
<span>def <span class="ident">RRC_10C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRC_10C(cpu): # 10C RRC H
    t = ((cpu.HL &gt;&gt; 8) &gt;&gt; 1) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 7) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRC_10D"><code class="name flex">
<span>def <span class="ident">RRC_10D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRC_10D(cpu): # 10D RRC L
    t = ((cpu.HL &amp; 0xFF) &gt;&gt; 1) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 7) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRC_10E"><code class="name flex">
<span>def <span class="ident">RRC_10E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRC_10E(cpu): # 10E RRC (HL)
    t = (cpu.mb.getitem(cpu.HL) &gt;&gt; 1) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 7) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RRC_10F"><code class="name flex">
<span>def <span class="ident">RRC_10F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RRC_10F(cpu): # 10F RRC A
    t = (cpu.A &gt;&gt; 1) + ((cpu.A &amp; 1) &lt;&lt; 7) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RR_118"><code class="name flex">
<span>def <span class="ident">RR_118</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RR_118(cpu): # 118 RR B
    t = (cpu.B &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.B &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RR_119"><code class="name flex">
<span>def <span class="ident">RR_119</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RR_119(cpu): # 119 RR C
    t = (cpu.C &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.C &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RR_11A"><code class="name flex">
<span>def <span class="ident">RR_11A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RR_11A(cpu): # 11A RR D
    t = (cpu.D &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.D &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RR_11B"><code class="name flex">
<span>def <span class="ident">RR_11B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RR_11B(cpu): # 11B RR E
    t = (cpu.E &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.E &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RR_11C"><code class="name flex">
<span>def <span class="ident">RR_11C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RR_11C(cpu): # 11C RR H
    t = ((cpu.HL &gt;&gt; 8) &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RR_11D"><code class="name flex">
<span>def <span class="ident">RR_11D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RR_11D(cpu): # 11D RR L
    t = ((cpu.HL &amp; 0xFF) &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RR_11E"><code class="name flex">
<span>def <span class="ident">RR_11E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RR_11E(cpu): # 11E RR (HL)
    t = (cpu.mb.getitem(cpu.HL) &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RR_11F"><code class="name flex">
<span>def <span class="ident">RR_11F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RR_11F(cpu): # 11F RR A
    t = (cpu.A &gt;&gt; 1) + (cpu.f_c() &lt;&lt; 7) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RST_C7"><code class="name flex">
<span>def <span class="ident">RST_C7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RST_C7(cpu): # C7 RST 00H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 0
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RST_CF"><code class="name flex">
<span>def <span class="ident">RST_CF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RST_CF(cpu): # CF RST 08H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 8
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RST_D7"><code class="name flex">
<span>def <span class="ident">RST_D7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RST_D7(cpu): # D7 RST 10H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 16
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RST_DF"><code class="name flex">
<span>def <span class="ident">RST_DF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RST_DF(cpu): # DF RST 18H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 24
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RST_E7"><code class="name flex">
<span>def <span class="ident">RST_E7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RST_E7(cpu): # E7 RST 20H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 32
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RST_EF"><code class="name flex">
<span>def <span class="ident">RST_EF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RST_EF(cpu): # EF RST 28H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 40
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RST_F7"><code class="name flex">
<span>def <span class="ident">RST_F7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RST_F7(cpu): # F7 RST 30H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 48
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.RST_FF"><code class="name flex">
<span>def <span class="ident">RST_FF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def RST_FF(cpu): # FF RST 38H
    cpu.PC += 1
    cpu.mb.setitem(cpu.SP-1, cpu.PC &gt;&gt; 8) # High
    cpu.mb.setitem(cpu.SP-2, cpu.PC &amp; 0xFF) # Low
    cpu.SP -= 2
    cpu.PC = 56
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SBC_98"><code class="name flex">
<span>def <span class="ident">SBC_98</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SBC_98(cpu): # 98 SBC A,B
    t = cpu.A - cpu.B - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.B &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SBC_99"><code class="name flex">
<span>def <span class="ident">SBC_99</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SBC_99(cpu): # 99 SBC A,C
    t = cpu.A - cpu.C - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.C &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SBC_9A"><code class="name flex">
<span>def <span class="ident">SBC_9A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SBC_9A(cpu): # 9A SBC A,D
    t = cpu.A - cpu.D - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.D &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SBC_9B"><code class="name flex">
<span>def <span class="ident">SBC_9B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SBC_9B(cpu): # 9B SBC A,E
    t = cpu.A - cpu.E - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.E &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SBC_9C"><code class="name flex">
<span>def <span class="ident">SBC_9C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SBC_9C(cpu): # 9C SBC A,H
    t = cpu.A - (cpu.HL &gt;&gt; 8) - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &gt;&gt; 8) &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SBC_9D"><code class="name flex">
<span>def <span class="ident">SBC_9D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SBC_9D(cpu): # 9D SBC A,L
    t = cpu.A - (cpu.HL &amp; 0xFF) - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &amp; 0xFF) &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SBC_9E"><code class="name flex">
<span>def <span class="ident">SBC_9E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SBC_9E(cpu): # 9E SBC A,(HL)
    t = cpu.A - cpu.mb.getitem(cpu.HL) - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.mb.getitem(cpu.HL) &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SBC_9F"><code class="name flex">
<span>def <span class="ident">SBC_9F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SBC_9F(cpu): # 9F SBC A,A
    t = cpu.A - cpu.A - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.A &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SBC_DE"><code class="name flex">
<span>def <span class="ident">SBC_DE</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SBC_DE(cpu, v): # DE SBC A,d8
    t = cpu.A - v - cpu.f_c()
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (v &amp; 0xF) - cpu.f_c()) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SCF_37"><code class="name flex">
<span>def <span class="ident">SCF_37</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SCF_37(cpu): # 37 SCF
    flag = 0b00010000
    cpu.F &amp;= 0b10000000
    cpu.F |= flag
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C0"><code class="name flex">
<span>def <span class="ident">SET_1C0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C0(cpu): # 1C0 SET 0,B
    t = cpu.B | (1 &lt;&lt; 0)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C1"><code class="name flex">
<span>def <span class="ident">SET_1C1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C1(cpu): # 1C1 SET 0,C
    t = cpu.C | (1 &lt;&lt; 0)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C2"><code class="name flex">
<span>def <span class="ident">SET_1C2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C2(cpu): # 1C2 SET 0,D
    t = cpu.D | (1 &lt;&lt; 0)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C3"><code class="name flex">
<span>def <span class="ident">SET_1C3</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C3(cpu): # 1C3 SET 0,E
    t = cpu.E | (1 &lt;&lt; 0)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C4"><code class="name flex">
<span>def <span class="ident">SET_1C4</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C4(cpu): # 1C4 SET 0,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 0)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C5"><code class="name flex">
<span>def <span class="ident">SET_1C5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C5(cpu): # 1C5 SET 0,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 0)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C6"><code class="name flex">
<span>def <span class="ident">SET_1C6</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C6(cpu): # 1C6 SET 0,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 0)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C7"><code class="name flex">
<span>def <span class="ident">SET_1C7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C7(cpu): # 1C7 SET 0,A
    t = cpu.A | (1 &lt;&lt; 0)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C8"><code class="name flex">
<span>def <span class="ident">SET_1C8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C8(cpu): # 1C8 SET 1,B
    t = cpu.B | (1 &lt;&lt; 1)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1C9"><code class="name flex">
<span>def <span class="ident">SET_1C9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1C9(cpu): # 1C9 SET 1,C
    t = cpu.C | (1 &lt;&lt; 1)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1CA"><code class="name flex">
<span>def <span class="ident">SET_1CA</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1CA(cpu): # 1CA SET 1,D
    t = cpu.D | (1 &lt;&lt; 1)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1CB"><code class="name flex">
<span>def <span class="ident">SET_1CB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1CB(cpu): # 1CB SET 1,E
    t = cpu.E | (1 &lt;&lt; 1)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1CC"><code class="name flex">
<span>def <span class="ident">SET_1CC</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1CC(cpu): # 1CC SET 1,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 1)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1CD"><code class="name flex">
<span>def <span class="ident">SET_1CD</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1CD(cpu): # 1CD SET 1,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 1)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1CE"><code class="name flex">
<span>def <span class="ident">SET_1CE</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1CE(cpu): # 1CE SET 1,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 1)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1CF"><code class="name flex">
<span>def <span class="ident">SET_1CF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1CF(cpu): # 1CF SET 1,A
    t = cpu.A | (1 &lt;&lt; 1)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D0"><code class="name flex">
<span>def <span class="ident">SET_1D0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D0(cpu): # 1D0 SET 2,B
    t = cpu.B | (1 &lt;&lt; 2)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D1"><code class="name flex">
<span>def <span class="ident">SET_1D1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D1(cpu): # 1D1 SET 2,C
    t = cpu.C | (1 &lt;&lt; 2)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D2"><code class="name flex">
<span>def <span class="ident">SET_1D2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D2(cpu): # 1D2 SET 2,D
    t = cpu.D | (1 &lt;&lt; 2)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D3"><code class="name flex">
<span>def <span class="ident">SET_1D3</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D3(cpu): # 1D3 SET 2,E
    t = cpu.E | (1 &lt;&lt; 2)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D4"><code class="name flex">
<span>def <span class="ident">SET_1D4</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D4(cpu): # 1D4 SET 2,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 2)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D5"><code class="name flex">
<span>def <span class="ident">SET_1D5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D5(cpu): # 1D5 SET 2,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 2)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D6"><code class="name flex">
<span>def <span class="ident">SET_1D6</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D6(cpu): # 1D6 SET 2,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 2)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D7"><code class="name flex">
<span>def <span class="ident">SET_1D7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D7(cpu): # 1D7 SET 2,A
    t = cpu.A | (1 &lt;&lt; 2)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D8"><code class="name flex">
<span>def <span class="ident">SET_1D8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D8(cpu): # 1D8 SET 3,B
    t = cpu.B | (1 &lt;&lt; 3)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1D9"><code class="name flex">
<span>def <span class="ident">SET_1D9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1D9(cpu): # 1D9 SET 3,C
    t = cpu.C | (1 &lt;&lt; 3)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1DA"><code class="name flex">
<span>def <span class="ident">SET_1DA</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1DA(cpu): # 1DA SET 3,D
    t = cpu.D | (1 &lt;&lt; 3)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1DB"><code class="name flex">
<span>def <span class="ident">SET_1DB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1DB(cpu): # 1DB SET 3,E
    t = cpu.E | (1 &lt;&lt; 3)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1DC"><code class="name flex">
<span>def <span class="ident">SET_1DC</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1DC(cpu): # 1DC SET 3,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 3)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1DD"><code class="name flex">
<span>def <span class="ident">SET_1DD</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1DD(cpu): # 1DD SET 3,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 3)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1DE"><code class="name flex">
<span>def <span class="ident">SET_1DE</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1DE(cpu): # 1DE SET 3,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 3)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1DF"><code class="name flex">
<span>def <span class="ident">SET_1DF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1DF(cpu): # 1DF SET 3,A
    t = cpu.A | (1 &lt;&lt; 3)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E0"><code class="name flex">
<span>def <span class="ident">SET_1E0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E0(cpu): # 1E0 SET 4,B
    t = cpu.B | (1 &lt;&lt; 4)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E1"><code class="name flex">
<span>def <span class="ident">SET_1E1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E1(cpu): # 1E1 SET 4,C
    t = cpu.C | (1 &lt;&lt; 4)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E2"><code class="name flex">
<span>def <span class="ident">SET_1E2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E2(cpu): # 1E2 SET 4,D
    t = cpu.D | (1 &lt;&lt; 4)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E3"><code class="name flex">
<span>def <span class="ident">SET_1E3</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E3(cpu): # 1E3 SET 4,E
    t = cpu.E | (1 &lt;&lt; 4)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E4"><code class="name flex">
<span>def <span class="ident">SET_1E4</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E4(cpu): # 1E4 SET 4,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 4)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E5"><code class="name flex">
<span>def <span class="ident">SET_1E5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E5(cpu): # 1E5 SET 4,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 4)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E6"><code class="name flex">
<span>def <span class="ident">SET_1E6</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E6(cpu): # 1E6 SET 4,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 4)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E7"><code class="name flex">
<span>def <span class="ident">SET_1E7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E7(cpu): # 1E7 SET 4,A
    t = cpu.A | (1 &lt;&lt; 4)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E8"><code class="name flex">
<span>def <span class="ident">SET_1E8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E8(cpu): # 1E8 SET 5,B
    t = cpu.B | (1 &lt;&lt; 5)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1E9"><code class="name flex">
<span>def <span class="ident">SET_1E9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1E9(cpu): # 1E9 SET 5,C
    t = cpu.C | (1 &lt;&lt; 5)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1EA"><code class="name flex">
<span>def <span class="ident">SET_1EA</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1EA(cpu): # 1EA SET 5,D
    t = cpu.D | (1 &lt;&lt; 5)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1EB"><code class="name flex">
<span>def <span class="ident">SET_1EB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1EB(cpu): # 1EB SET 5,E
    t = cpu.E | (1 &lt;&lt; 5)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1EC"><code class="name flex">
<span>def <span class="ident">SET_1EC</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1EC(cpu): # 1EC SET 5,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 5)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1ED"><code class="name flex">
<span>def <span class="ident">SET_1ED</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1ED(cpu): # 1ED SET 5,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 5)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1EE"><code class="name flex">
<span>def <span class="ident">SET_1EE</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1EE(cpu): # 1EE SET 5,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 5)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1EF"><code class="name flex">
<span>def <span class="ident">SET_1EF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1EF(cpu): # 1EF SET 5,A
    t = cpu.A | (1 &lt;&lt; 5)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F0"><code class="name flex">
<span>def <span class="ident">SET_1F0</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F0(cpu): # 1F0 SET 6,B
    t = cpu.B | (1 &lt;&lt; 6)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F1"><code class="name flex">
<span>def <span class="ident">SET_1F1</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F1(cpu): # 1F1 SET 6,C
    t = cpu.C | (1 &lt;&lt; 6)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F2"><code class="name flex">
<span>def <span class="ident">SET_1F2</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F2(cpu): # 1F2 SET 6,D
    t = cpu.D | (1 &lt;&lt; 6)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F3"><code class="name flex">
<span>def <span class="ident">SET_1F3</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F3(cpu): # 1F3 SET 6,E
    t = cpu.E | (1 &lt;&lt; 6)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F4"><code class="name flex">
<span>def <span class="ident">SET_1F4</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F4(cpu): # 1F4 SET 6,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 6)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F5"><code class="name flex">
<span>def <span class="ident">SET_1F5</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F5(cpu): # 1F5 SET 6,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 6)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F6"><code class="name flex">
<span>def <span class="ident">SET_1F6</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F6(cpu): # 1F6 SET 6,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 6)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F7"><code class="name flex">
<span>def <span class="ident">SET_1F7</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F7(cpu): # 1F7 SET 6,A
    t = cpu.A | (1 &lt;&lt; 6)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F8"><code class="name flex">
<span>def <span class="ident">SET_1F8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F8(cpu): # 1F8 SET 7,B
    t = cpu.B | (1 &lt;&lt; 7)
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1F9"><code class="name flex">
<span>def <span class="ident">SET_1F9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1F9(cpu): # 1F9 SET 7,C
    t = cpu.C | (1 &lt;&lt; 7)
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1FA"><code class="name flex">
<span>def <span class="ident">SET_1FA</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1FA(cpu): # 1FA SET 7,D
    t = cpu.D | (1 &lt;&lt; 7)
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1FB"><code class="name flex">
<span>def <span class="ident">SET_1FB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1FB(cpu): # 1FB SET 7,E
    t = cpu.E | (1 &lt;&lt; 7)
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1FC"><code class="name flex">
<span>def <span class="ident">SET_1FC</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1FC(cpu): # 1FC SET 7,H
    t = (cpu.HL &gt;&gt; 8) | (1 &lt;&lt; 7)
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1FD"><code class="name flex">
<span>def <span class="ident">SET_1FD</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1FD(cpu): # 1FD SET 7,L
    t = (cpu.HL &amp; 0xFF) | (1 &lt;&lt; 7)
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1FE"><code class="name flex">
<span>def <span class="ident">SET_1FE</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1FE(cpu): # 1FE SET 7,(HL)
    t = cpu.mb.getitem(cpu.HL) | (1 &lt;&lt; 7)
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SET_1FF"><code class="name flex">
<span>def <span class="ident">SET_1FF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SET_1FF(cpu): # 1FF SET 7,A
    t = cpu.A | (1 &lt;&lt; 7)
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SLA_120"><code class="name flex">
<span>def <span class="ident">SLA_120</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SLA_120(cpu): # 120 SLA B
    t = (cpu.B &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SLA_121"><code class="name flex">
<span>def <span class="ident">SLA_121</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SLA_121(cpu): # 121 SLA C
    t = (cpu.C &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SLA_122"><code class="name flex">
<span>def <span class="ident">SLA_122</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SLA_122(cpu): # 122 SLA D
    t = (cpu.D &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SLA_123"><code class="name flex">
<span>def <span class="ident">SLA_123</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SLA_123(cpu): # 123 SLA E
    t = (cpu.E &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SLA_124"><code class="name flex">
<span>def <span class="ident">SLA_124</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SLA_124(cpu): # 124 SLA H
    t = ((cpu.HL &gt;&gt; 8) &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SLA_125"><code class="name flex">
<span>def <span class="ident">SLA_125</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SLA_125(cpu): # 125 SLA L
    t = ((cpu.HL &amp; 0xFF) &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SLA_126"><code class="name flex">
<span>def <span class="ident">SLA_126</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SLA_126(cpu): # 126 SLA (HL)
    t = (cpu.mb.getitem(cpu.HL) &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SLA_127"><code class="name flex">
<span>def <span class="ident">SLA_127</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SLA_127(cpu): # 127 SLA A
    t = (cpu.A &lt;&lt; 1)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRA_128"><code class="name flex">
<span>def <span class="ident">SRA_128</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRA_128(cpu): # 128 SRA B
    t = ((cpu.B &gt;&gt; 1) | (cpu.B &amp; 0x80)) + ((cpu.B &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRA_129"><code class="name flex">
<span>def <span class="ident">SRA_129</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRA_129(cpu): # 129 SRA C
    t = ((cpu.C &gt;&gt; 1) | (cpu.C &amp; 0x80)) + ((cpu.C &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRA_12A"><code class="name flex">
<span>def <span class="ident">SRA_12A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRA_12A(cpu): # 12A SRA D
    t = ((cpu.D &gt;&gt; 1) | (cpu.D &amp; 0x80)) + ((cpu.D &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRA_12B"><code class="name flex">
<span>def <span class="ident">SRA_12B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRA_12B(cpu): # 12B SRA E
    t = ((cpu.E &gt;&gt; 1) | (cpu.E &amp; 0x80)) + ((cpu.E &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRA_12C"><code class="name flex">
<span>def <span class="ident">SRA_12C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRA_12C(cpu): # 12C SRA H
    t = (((cpu.HL &gt;&gt; 8) &gt;&gt; 1) | ((cpu.HL &gt;&gt; 8) &amp; 0x80)) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRA_12D"><code class="name flex">
<span>def <span class="ident">SRA_12D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRA_12D(cpu): # 12D SRA L
    t = (((cpu.HL &amp; 0xFF) &gt;&gt; 1) | ((cpu.HL &amp; 0xFF) &amp; 0x80)) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRA_12E"><code class="name flex">
<span>def <span class="ident">SRA_12E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRA_12E(cpu): # 12E SRA (HL)
    t = ((cpu.mb.getitem(cpu.HL) &gt;&gt; 1) | (cpu.mb.getitem(cpu.HL) &amp; 0x80)) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRA_12F"><code class="name flex">
<span>def <span class="ident">SRA_12F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRA_12F(cpu): # 12F SRA A
    t = ((cpu.A &gt;&gt; 1) | (cpu.A &amp; 0x80)) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRL_138"><code class="name flex">
<span>def <span class="ident">SRL_138</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRL_138(cpu): # 138 SRL B
    t = (cpu.B &gt;&gt; 1) + ((cpu.B &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRL_139"><code class="name flex">
<span>def <span class="ident">SRL_139</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRL_139(cpu): # 139 SRL C
    t = (cpu.C &gt;&gt; 1) + ((cpu.C &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRL_13A"><code class="name flex">
<span>def <span class="ident">SRL_13A</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRL_13A(cpu): # 13A SRL D
    t = (cpu.D &gt;&gt; 1) + ((cpu.D &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRL_13B"><code class="name flex">
<span>def <span class="ident">SRL_13B</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRL_13B(cpu): # 13B SRL E
    t = (cpu.E &gt;&gt; 1) + ((cpu.E &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRL_13C"><code class="name flex">
<span>def <span class="ident">SRL_13C</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRL_13C(cpu): # 13C SRL H
    t = ((cpu.HL &gt;&gt; 8) &gt;&gt; 1) + (((cpu.HL &gt;&gt; 8) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRL_13D"><code class="name flex">
<span>def <span class="ident">SRL_13D</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRL_13D(cpu): # 13D SRL L
    t = ((cpu.HL &amp; 0xFF) &gt;&gt; 1) + (((cpu.HL &amp; 0xFF) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRL_13E"><code class="name flex">
<span>def <span class="ident">SRL_13E</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRL_13E(cpu): # 13E SRL (HL)
    t = (cpu.mb.getitem(cpu.HL) &gt;&gt; 1) + ((cpu.mb.getitem(cpu.HL) &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SRL_13F"><code class="name flex">
<span>def <span class="ident">SRL_13F</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SRL_13F(cpu): # 13F SRL A
    t = (cpu.A &gt;&gt; 1) + ((cpu.A &amp; 1) &lt;&lt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (t &gt; 0xFF) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.STOP_10"><code class="name flex">
<span>def <span class="ident">STOP_10</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def STOP_10(cpu, v): # 10 STOP 0
    pass
    cpu.PC += 2
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SUB_90"><code class="name flex">
<span>def <span class="ident">SUB_90</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SUB_90(cpu): # 90 SUB B
    t = cpu.A - cpu.B
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.B &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SUB_91"><code class="name flex">
<span>def <span class="ident">SUB_91</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SUB_91(cpu): # 91 SUB C
    t = cpu.A - cpu.C
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.C &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SUB_92"><code class="name flex">
<span>def <span class="ident">SUB_92</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SUB_92(cpu): # 92 SUB D
    t = cpu.A - cpu.D
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.D &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SUB_93"><code class="name flex">
<span>def <span class="ident">SUB_93</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SUB_93(cpu): # 93 SUB E
    t = cpu.A - cpu.E
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.E &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SUB_94"><code class="name flex">
<span>def <span class="ident">SUB_94</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SUB_94(cpu): # 94 SUB H
    t = cpu.A - (cpu.HL &gt;&gt; 8)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &gt;&gt; 8) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SUB_95"><code class="name flex">
<span>def <span class="ident">SUB_95</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SUB_95(cpu): # 95 SUB L
    t = cpu.A - (cpu.HL &amp; 0xFF)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - ((cpu.HL &amp; 0xFF) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SUB_96"><code class="name flex">
<span>def <span class="ident">SUB_96</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SUB_96(cpu): # 96 SUB (HL)
    t = cpu.A - cpu.mb.getitem(cpu.HL)
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.mb.getitem(cpu.HL) &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SUB_97"><code class="name flex">
<span>def <span class="ident">SUB_97</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SUB_97(cpu): # 97 SUB A
    t = cpu.A - cpu.A
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (cpu.A &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SUB_D6"><code class="name flex">
<span>def <span class="ident">SUB_D6</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SUB_D6(cpu, v): # D6 SUB d8
    t = cpu.A - v
    flag = 0b01000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    flag += (((cpu.A &amp; 0xF) - (v &amp; 0xF)) &lt; 0) &lt;&lt; FLAGH
    flag += (t &lt; 0) &lt;&lt; FLAGC
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SWAP_130"><code class="name flex">
<span>def <span class="ident">SWAP_130</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SWAP_130(cpu): # 130 SWAP B
    t = ((cpu.B &amp; 0xF0) &gt;&gt; 4) | ((cpu.B &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.B = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SWAP_131"><code class="name flex">
<span>def <span class="ident">SWAP_131</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SWAP_131(cpu): # 131 SWAP C
    t = ((cpu.C &amp; 0xF0) &gt;&gt; 4) | ((cpu.C &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.C = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SWAP_132"><code class="name flex">
<span>def <span class="ident">SWAP_132</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SWAP_132(cpu): # 132 SWAP D
    t = ((cpu.D &amp; 0xF0) &gt;&gt; 4) | ((cpu.D &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.D = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SWAP_133"><code class="name flex">
<span>def <span class="ident">SWAP_133</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SWAP_133(cpu): # 133 SWAP E
    t = ((cpu.E &amp; 0xF0) &gt;&gt; 4) | ((cpu.E &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.E = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SWAP_134"><code class="name flex">
<span>def <span class="ident">SWAP_134</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SWAP_134(cpu): # 134 SWAP H
    t = (((cpu.HL &gt;&gt; 8) &amp; 0xF0) &gt;&gt; 4) | (((cpu.HL &gt;&gt; 8) &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0x00FF) | (t &lt;&lt; 8)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SWAP_135"><code class="name flex">
<span>def <span class="ident">SWAP_135</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SWAP_135(cpu): # 135 SWAP L
    t = (((cpu.HL &amp; 0xFF) &amp; 0xF0) &gt;&gt; 4) | (((cpu.HL &amp; 0xFF) &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.HL = (cpu.HL &amp; 0xFF00) | (t &amp; 0xFF)
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SWAP_136"><code class="name flex">
<span>def <span class="ident">SWAP_136</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SWAP_136(cpu): # 136 SWAP (HL)
    t = ((cpu.mb.getitem(cpu.HL) &amp; 0xF0) &gt;&gt; 4) | ((cpu.mb.getitem(cpu.HL) &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.mb.setitem(cpu.HL, t)
    cpu.PC += 2
    return 16</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.SWAP_137"><code class="name flex">
<span>def <span class="ident">SWAP_137</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def SWAP_137(cpu): # 137 SWAP A
    t = ((cpu.A &amp; 0xF0) &gt;&gt; 4) | ((cpu.A &amp; 0x0F) &lt;&lt; 4)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.XOR_A8"><code class="name flex">
<span>def <span class="ident">XOR_A8</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def XOR_A8(cpu): # A8 XOR B
    t = cpu.A ^ cpu.B
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.XOR_A9"><code class="name flex">
<span>def <span class="ident">XOR_A9</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def XOR_A9(cpu): # A9 XOR C
    t = cpu.A ^ cpu.C
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.XOR_AA"><code class="name flex">
<span>def <span class="ident">XOR_AA</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def XOR_AA(cpu): # AA XOR D
    t = cpu.A ^ cpu.D
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.XOR_AB"><code class="name flex">
<span>def <span class="ident">XOR_AB</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def XOR_AB(cpu): # AB XOR E
    t = cpu.A ^ cpu.E
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.XOR_AC"><code class="name flex">
<span>def <span class="ident">XOR_AC</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def XOR_AC(cpu): # AC XOR H
    t = cpu.A ^ (cpu.HL &gt;&gt; 8)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.XOR_AD"><code class="name flex">
<span>def <span class="ident">XOR_AD</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def XOR_AD(cpu): # AD XOR L
    t = cpu.A ^ (cpu.HL &amp; 0xFF)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.XOR_AE"><code class="name flex">
<span>def <span class="ident">XOR_AE</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def XOR_AE(cpu): # AE XOR (HL)
    t = cpu.A ^ cpu.mb.getitem(cpu.HL)
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.XOR_AF"><code class="name flex">
<span>def <span class="ident">XOR_AF</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def XOR_AF(cpu): # AF XOR A
    t = cpu.A ^ cpu.A
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 1
    return 4</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.XOR_EE"><code class="name flex">
<span>def <span class="ident">XOR_EE</span></span>(<span>cpu, v)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def XOR_EE(cpu, v): # EE XOR d8
    t = cpu.A ^ v
    flag = 0b00000000
    flag += ((t &amp; 0xFF) == 0) &lt;&lt; FLAGZ
    cpu.F &amp;= 0b00000000
    cpu.F |= flag
    t &amp;= 0xFF
    cpu.A = t
    cpu.PC += 2
    return 8</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.execute_opcode"><code class="name flex">
<span>def <span class="ident">execute_opcode</span></span>(<span>cpu, opcode)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def execute_opcode(cpu, opcode):
    oplen = opcode_length(opcode)
    v = 0
    pc = cpu.PC
    if oplen == 2:
        # 8-bit immediate
        v = cpu.mb.getitem(pc+1)
    elif oplen == 3:
        # 16-bit immediate
        # Flips order of values due to big-endian
        a = cpu.mb.getitem(pc+2)
        b = cpu.mb.getitem(pc+1)
        v = (a &lt;&lt; 8) + b

    if opcode == 0x00:
        return NOP_00(cpu)
    elif opcode == 0x01:
        return LD_01(cpu, v)
    elif opcode == 0x02:
        return LD_02(cpu)
    elif opcode == 0x03:
        return INC_03(cpu)
    elif opcode == 0x04:
        return INC_04(cpu)
    elif opcode == 0x05:
        return DEC_05(cpu)
    elif opcode == 0x06:
        return LD_06(cpu, v)
    elif opcode == 0x07:
        return RLCA_07(cpu)
    elif opcode == 0x08:
        return LD_08(cpu, v)
    elif opcode == 0x09:
        return ADD_09(cpu)
    elif opcode == 0x0A:
        return LD_0A(cpu)
    elif opcode == 0x0B:
        return DEC_0B(cpu)
    elif opcode == 0x0C:
        return INC_0C(cpu)
    elif opcode == 0x0D:
        return DEC_0D(cpu)
    elif opcode == 0x0E:
        return LD_0E(cpu, v)
    elif opcode == 0x0F:
        return RRCA_0F(cpu)
    elif opcode == 0x10:
        return STOP_10(cpu, v)
    elif opcode == 0x11:
        return LD_11(cpu, v)
    elif opcode == 0x12:
        return LD_12(cpu)
    elif opcode == 0x13:
        return INC_13(cpu)
    elif opcode == 0x14:
        return INC_14(cpu)
    elif opcode == 0x15:
        return DEC_15(cpu)
    elif opcode == 0x16:
        return LD_16(cpu, v)
    elif opcode == 0x17:
        return RLA_17(cpu)
    elif opcode == 0x18:
        return JR_18(cpu, v)
    elif opcode == 0x19:
        return ADD_19(cpu)
    elif opcode == 0x1A:
        return LD_1A(cpu)
    elif opcode == 0x1B:
        return DEC_1B(cpu)
    elif opcode == 0x1C:
        return INC_1C(cpu)
    elif opcode == 0x1D:
        return DEC_1D(cpu)
    elif opcode == 0x1E:
        return LD_1E(cpu, v)
    elif opcode == 0x1F:
        return RRA_1F(cpu)
    elif opcode == 0x20:
        return JR_20(cpu, v)
    elif opcode == 0x21:
        return LD_21(cpu, v)
    elif opcode == 0x22:
        return LD_22(cpu)
    elif opcode == 0x23:
        return INC_23(cpu)
    elif opcode == 0x24:
        return INC_24(cpu)
    elif opcode == 0x25:
        return DEC_25(cpu)
    elif opcode == 0x26:
        return LD_26(cpu, v)
    elif opcode == 0x27:
        return DAA_27(cpu)
    elif opcode == 0x28:
        return JR_28(cpu, v)
    elif opcode == 0x29:
        return ADD_29(cpu)
    elif opcode == 0x2A:
        return LD_2A(cpu)
    elif opcode == 0x2B:
        return DEC_2B(cpu)
    elif opcode == 0x2C:
        return INC_2C(cpu)
    elif opcode == 0x2D:
        return DEC_2D(cpu)
    elif opcode == 0x2E:
        return LD_2E(cpu, v)
    elif opcode == 0x2F:
        return CPL_2F(cpu)
    elif opcode == 0x30:
        return JR_30(cpu, v)
    elif opcode == 0x31:
        return LD_31(cpu, v)
    elif opcode == 0x32:
        return LD_32(cpu)
    elif opcode == 0x33:
        return INC_33(cpu)
    elif opcode == 0x34:
        return INC_34(cpu)
    elif opcode == 0x35:
        return DEC_35(cpu)
    elif opcode == 0x36:
        return LD_36(cpu, v)
    elif opcode == 0x37:
        return SCF_37(cpu)
    elif opcode == 0x38:
        return JR_38(cpu, v)
    elif opcode == 0x39:
        return ADD_39(cpu)
    elif opcode == 0x3A:
        return LD_3A(cpu)
    elif opcode == 0x3B:
        return DEC_3B(cpu)
    elif opcode == 0x3C:
        return INC_3C(cpu)
    elif opcode == 0x3D:
        return DEC_3D(cpu)
    elif opcode == 0x3E:
        return LD_3E(cpu, v)
    elif opcode == 0x3F:
        return CCF_3F(cpu)
    elif opcode == 0x40:
        return LD_40(cpu)
    elif opcode == 0x41:
        return LD_41(cpu)
    elif opcode == 0x42:
        return LD_42(cpu)
    elif opcode == 0x43:
        return LD_43(cpu)
    elif opcode == 0x44:
        return LD_44(cpu)
    elif opcode == 0x45:
        return LD_45(cpu)
    elif opcode == 0x46:
        return LD_46(cpu)
    elif opcode == 0x47:
        return LD_47(cpu)
    elif opcode == 0x48:
        return LD_48(cpu)
    elif opcode == 0x49:
        return LD_49(cpu)
    elif opcode == 0x4A:
        return LD_4A(cpu)
    elif opcode == 0x4B:
        return LD_4B(cpu)
    elif opcode == 0x4C:
        return LD_4C(cpu)
    elif opcode == 0x4D:
        return LD_4D(cpu)
    elif opcode == 0x4E:
        return LD_4E(cpu)
    elif opcode == 0x4F:
        return LD_4F(cpu)
    elif opcode == 0x50:
        return LD_50(cpu)
    elif opcode == 0x51:
        return LD_51(cpu)
    elif opcode == 0x52:
        return LD_52(cpu)
    elif opcode == 0x53:
        return LD_53(cpu)
    elif opcode == 0x54:
        return LD_54(cpu)
    elif opcode == 0x55:
        return LD_55(cpu)
    elif opcode == 0x56:
        return LD_56(cpu)
    elif opcode == 0x57:
        return LD_57(cpu)
    elif opcode == 0x58:
        return LD_58(cpu)
    elif opcode == 0x59:
        return LD_59(cpu)
    elif opcode == 0x5A:
        return LD_5A(cpu)
    elif opcode == 0x5B:
        return LD_5B(cpu)
    elif opcode == 0x5C:
        return LD_5C(cpu)
    elif opcode == 0x5D:
        return LD_5D(cpu)
    elif opcode == 0x5E:
        return LD_5E(cpu)
    elif opcode == 0x5F:
        return LD_5F(cpu)
    elif opcode == 0x60:
        return LD_60(cpu)
    elif opcode == 0x61:
        return LD_61(cpu)
    elif opcode == 0x62:
        return LD_62(cpu)
    elif opcode == 0x63:
        return LD_63(cpu)
    elif opcode == 0x64:
        return LD_64(cpu)
    elif opcode == 0x65:
        return LD_65(cpu)
    elif opcode == 0x66:
        return LD_66(cpu)
    elif opcode == 0x67:
        return LD_67(cpu)
    elif opcode == 0x68:
        return LD_68(cpu)
    elif opcode == 0x69:
        return LD_69(cpu)
    elif opcode == 0x6A:
        return LD_6A(cpu)
    elif opcode == 0x6B:
        return LD_6B(cpu)
    elif opcode == 0x6C:
        return LD_6C(cpu)
    elif opcode == 0x6D:
        return LD_6D(cpu)
    elif opcode == 0x6E:
        return LD_6E(cpu)
    elif opcode == 0x6F:
        return LD_6F(cpu)
    elif opcode == 0x70:
        return LD_70(cpu)
    elif opcode == 0x71:
        return LD_71(cpu)
    elif opcode == 0x72:
        return LD_72(cpu)
    elif opcode == 0x73:
        return LD_73(cpu)
    elif opcode == 0x74:
        return LD_74(cpu)
    elif opcode == 0x75:
        return LD_75(cpu)
    elif opcode == 0x76:
        return HALT_76(cpu)
    elif opcode == 0x77:
        return LD_77(cpu)
    elif opcode == 0x78:
        return LD_78(cpu)
    elif opcode == 0x79:
        return LD_79(cpu)
    elif opcode == 0x7A:
        return LD_7A(cpu)
    elif opcode == 0x7B:
        return LD_7B(cpu)
    elif opcode == 0x7C:
        return LD_7C(cpu)
    elif opcode == 0x7D:
        return LD_7D(cpu)
    elif opcode == 0x7E:
        return LD_7E(cpu)
    elif opcode == 0x7F:
        return LD_7F(cpu)
    elif opcode == 0x80:
        return ADD_80(cpu)
    elif opcode == 0x81:
        return ADD_81(cpu)
    elif opcode == 0x82:
        return ADD_82(cpu)
    elif opcode == 0x83:
        return ADD_83(cpu)
    elif opcode == 0x84:
        return ADD_84(cpu)
    elif opcode == 0x85:
        return ADD_85(cpu)
    elif opcode == 0x86:
        return ADD_86(cpu)
    elif opcode == 0x87:
        return ADD_87(cpu)
    elif opcode == 0x88:
        return ADC_88(cpu)
    elif opcode == 0x89:
        return ADC_89(cpu)
    elif opcode == 0x8A:
        return ADC_8A(cpu)
    elif opcode == 0x8B:
        return ADC_8B(cpu)
    elif opcode == 0x8C:
        return ADC_8C(cpu)
    elif opcode == 0x8D:
        return ADC_8D(cpu)
    elif opcode == 0x8E:
        return ADC_8E(cpu)
    elif opcode == 0x8F:
        return ADC_8F(cpu)
    elif opcode == 0x90:
        return SUB_90(cpu)
    elif opcode == 0x91:
        return SUB_91(cpu)
    elif opcode == 0x92:
        return SUB_92(cpu)
    elif opcode == 0x93:
        return SUB_93(cpu)
    elif opcode == 0x94:
        return SUB_94(cpu)
    elif opcode == 0x95:
        return SUB_95(cpu)
    elif opcode == 0x96:
        return SUB_96(cpu)
    elif opcode == 0x97:
        return SUB_97(cpu)
    elif opcode == 0x98:
        return SBC_98(cpu)
    elif opcode == 0x99:
        return SBC_99(cpu)
    elif opcode == 0x9A:
        return SBC_9A(cpu)
    elif opcode == 0x9B:
        return SBC_9B(cpu)
    elif opcode == 0x9C:
        return SBC_9C(cpu)
    elif opcode == 0x9D:
        return SBC_9D(cpu)
    elif opcode == 0x9E:
        return SBC_9E(cpu)
    elif opcode == 0x9F:
        return SBC_9F(cpu)
    elif opcode == 0xA0:
        return AND_A0(cpu)
    elif opcode == 0xA1:
        return AND_A1(cpu)
    elif opcode == 0xA2:
        return AND_A2(cpu)
    elif opcode == 0xA3:
        return AND_A3(cpu)
    elif opcode == 0xA4:
        return AND_A4(cpu)
    elif opcode == 0xA5:
        return AND_A5(cpu)
    elif opcode == 0xA6:
        return AND_A6(cpu)
    elif opcode == 0xA7:
        return AND_A7(cpu)
    elif opcode == 0xA8:
        return XOR_A8(cpu)
    elif opcode == 0xA9:
        return XOR_A9(cpu)
    elif opcode == 0xAA:
        return XOR_AA(cpu)
    elif opcode == 0xAB:
        return XOR_AB(cpu)
    elif opcode == 0xAC:
        return XOR_AC(cpu)
    elif opcode == 0xAD:
        return XOR_AD(cpu)
    elif opcode == 0xAE:
        return XOR_AE(cpu)
    elif opcode == 0xAF:
        return XOR_AF(cpu)
    elif opcode == 0xB0:
        return OR_B0(cpu)
    elif opcode == 0xB1:
        return OR_B1(cpu)
    elif opcode == 0xB2:
        return OR_B2(cpu)
    elif opcode == 0xB3:
        return OR_B3(cpu)
    elif opcode == 0xB4:
        return OR_B4(cpu)
    elif opcode == 0xB5:
        return OR_B5(cpu)
    elif opcode == 0xB6:
        return OR_B6(cpu)
    elif opcode == 0xB7:
        return OR_B7(cpu)
    elif opcode == 0xB8:
        return CP_B8(cpu)
    elif opcode == 0xB9:
        return CP_B9(cpu)
    elif opcode == 0xBA:
        return CP_BA(cpu)
    elif opcode == 0xBB:
        return CP_BB(cpu)
    elif opcode == 0xBC:
        return CP_BC(cpu)
    elif opcode == 0xBD:
        return CP_BD(cpu)
    elif opcode == 0xBE:
        return CP_BE(cpu)
    elif opcode == 0xBF:
        return CP_BF(cpu)
    elif opcode == 0xC0:
        return RET_C0(cpu)
    elif opcode == 0xC1:
        return POP_C1(cpu)
    elif opcode == 0xC2:
        return JP_C2(cpu, v)
    elif opcode == 0xC3:
        return JP_C3(cpu, v)
    elif opcode == 0xC4:
        return CALL_C4(cpu, v)
    elif opcode == 0xC5:
        return PUSH_C5(cpu)
    elif opcode == 0xC6:
        return ADD_C6(cpu, v)
    elif opcode == 0xC7:
        return RST_C7(cpu)
    elif opcode == 0xC8:
        return RET_C8(cpu)
    elif opcode == 0xC9:
        return RET_C9(cpu)
    elif opcode == 0xCA:
        return JP_CA(cpu, v)
    elif opcode == 0xCB:
        return PREFIX_CB(cpu)
    elif opcode == 0xCC:
        return CALL_CC(cpu, v)
    elif opcode == 0xCD:
        return CALL_CD(cpu, v)
    elif opcode == 0xCE:
        return ADC_CE(cpu, v)
    elif opcode == 0xCF:
        return RST_CF(cpu)
    elif opcode == 0xD0:
        return RET_D0(cpu)
    elif opcode == 0xD1:
        return POP_D1(cpu)
    elif opcode == 0xD2:
        return JP_D2(cpu, v)
    elif opcode == 0xD3:
        return no_opcode(cpu)
    elif opcode == 0xD4:
        return CALL_D4(cpu, v)
    elif opcode == 0xD5:
        return PUSH_D5(cpu)
    elif opcode == 0xD6:
        return SUB_D6(cpu, v)
    elif opcode == 0xD7:
        return RST_D7(cpu)
    elif opcode == 0xD8:
        return RET_D8(cpu)
    elif opcode == 0xD9:
        return RETI_D9(cpu)
    elif opcode == 0xDA:
        return JP_DA(cpu, v)
    elif opcode == 0xDB:
        return no_opcode(cpu)
    elif opcode == 0xDC:
        return CALL_DC(cpu, v)
    elif opcode == 0xDD:
        return no_opcode(cpu)
    elif opcode == 0xDE:
        return SBC_DE(cpu, v)
    elif opcode == 0xDF:
        return RST_DF(cpu)
    elif opcode == 0xE0:
        return LDH_E0(cpu, v)
    elif opcode == 0xE1:
        return POP_E1(cpu)
    elif opcode == 0xE2:
        return LD_E2(cpu)
    elif opcode == 0xE3:
        return no_opcode(cpu)
    elif opcode == 0xE4:
        return no_opcode(cpu)
    elif opcode == 0xE5:
        return PUSH_E5(cpu)
    elif opcode == 0xE6:
        return AND_E6(cpu, v)
    elif opcode == 0xE7:
        return RST_E7(cpu)
    elif opcode == 0xE8:
        return ADD_E8(cpu, v)
    elif opcode == 0xE9:
        return JP_E9(cpu)
    elif opcode == 0xEA:
        return LD_EA(cpu, v)
    elif opcode == 0xEB:
        return no_opcode(cpu)
    elif opcode == 0xEC:
        return no_opcode(cpu)
    elif opcode == 0xED:
        return no_opcode(cpu)
    elif opcode == 0xEE:
        return XOR_EE(cpu, v)
    elif opcode == 0xEF:
        return RST_EF(cpu)
    elif opcode == 0xF0:
        return LDH_F0(cpu, v)
    elif opcode == 0xF1:
        return POP_F1(cpu)
    elif opcode == 0xF2:
        return LD_F2(cpu)
    elif opcode == 0xF3:
        return DI_F3(cpu)
    elif opcode == 0xF4:
        return no_opcode(cpu)
    elif opcode == 0xF5:
        return PUSH_F5(cpu)
    elif opcode == 0xF6:
        return OR_F6(cpu, v)
    elif opcode == 0xF7:
        return RST_F7(cpu)
    elif opcode == 0xF8:
        return LD_F8(cpu, v)
    elif opcode == 0xF9:
        return LD_F9(cpu)
    elif opcode == 0xFA:
        return LD_FA(cpu, v)
    elif opcode == 0xFB:
        return EI_FB(cpu)
    elif opcode == 0xFC:
        return no_opcode(cpu)
    elif opcode == 0xFD:
        return no_opcode(cpu)
    elif opcode == 0xFE:
        return CP_FE(cpu, v)
    elif opcode == 0xFF:
        return RST_FF(cpu)
    elif opcode == 0x100:
        return RLC_100(cpu)
    elif opcode == 0x101:
        return RLC_101(cpu)
    elif opcode == 0x102:
        return RLC_102(cpu)
    elif opcode == 0x103:
        return RLC_103(cpu)
    elif opcode == 0x104:
        return RLC_104(cpu)
    elif opcode == 0x105:
        return RLC_105(cpu)
    elif opcode == 0x106:
        return RLC_106(cpu)
    elif opcode == 0x107:
        return RLC_107(cpu)
    elif opcode == 0x108:
        return RRC_108(cpu)
    elif opcode == 0x109:
        return RRC_109(cpu)
    elif opcode == 0x10A:
        return RRC_10A(cpu)
    elif opcode == 0x10B:
        return RRC_10B(cpu)
    elif opcode == 0x10C:
        return RRC_10C(cpu)
    elif opcode == 0x10D:
        return RRC_10D(cpu)
    elif opcode == 0x10E:
        return RRC_10E(cpu)
    elif opcode == 0x10F:
        return RRC_10F(cpu)
    elif opcode == 0x110:
        return RL_110(cpu)
    elif opcode == 0x111:
        return RL_111(cpu)
    elif opcode == 0x112:
        return RL_112(cpu)
    elif opcode == 0x113:
        return RL_113(cpu)
    elif opcode == 0x114:
        return RL_114(cpu)
    elif opcode == 0x115:
        return RL_115(cpu)
    elif opcode == 0x116:
        return RL_116(cpu)
    elif opcode == 0x117:
        return RL_117(cpu)
    elif opcode == 0x118:
        return RR_118(cpu)
    elif opcode == 0x119:
        return RR_119(cpu)
    elif opcode == 0x11A:
        return RR_11A(cpu)
    elif opcode == 0x11B:
        return RR_11B(cpu)
    elif opcode == 0x11C:
        return RR_11C(cpu)
    elif opcode == 0x11D:
        return RR_11D(cpu)
    elif opcode == 0x11E:
        return RR_11E(cpu)
    elif opcode == 0x11F:
        return RR_11F(cpu)
    elif opcode == 0x120:
        return SLA_120(cpu)
    elif opcode == 0x121:
        return SLA_121(cpu)
    elif opcode == 0x122:
        return SLA_122(cpu)
    elif opcode == 0x123:
        return SLA_123(cpu)
    elif opcode == 0x124:
        return SLA_124(cpu)
    elif opcode == 0x125:
        return SLA_125(cpu)
    elif opcode == 0x126:
        return SLA_126(cpu)
    elif opcode == 0x127:
        return SLA_127(cpu)
    elif opcode == 0x128:
        return SRA_128(cpu)
    elif opcode == 0x129:
        return SRA_129(cpu)
    elif opcode == 0x12A:
        return SRA_12A(cpu)
    elif opcode == 0x12B:
        return SRA_12B(cpu)
    elif opcode == 0x12C:
        return SRA_12C(cpu)
    elif opcode == 0x12D:
        return SRA_12D(cpu)
    elif opcode == 0x12E:
        return SRA_12E(cpu)
    elif opcode == 0x12F:
        return SRA_12F(cpu)
    elif opcode == 0x130:
        return SWAP_130(cpu)
    elif opcode == 0x131:
        return SWAP_131(cpu)
    elif opcode == 0x132:
        return SWAP_132(cpu)
    elif opcode == 0x133:
        return SWAP_133(cpu)
    elif opcode == 0x134:
        return SWAP_134(cpu)
    elif opcode == 0x135:
        return SWAP_135(cpu)
    elif opcode == 0x136:
        return SWAP_136(cpu)
    elif opcode == 0x137:
        return SWAP_137(cpu)
    elif opcode == 0x138:
        return SRL_138(cpu)
    elif opcode == 0x139:
        return SRL_139(cpu)
    elif opcode == 0x13A:
        return SRL_13A(cpu)
    elif opcode == 0x13B:
        return SRL_13B(cpu)
    elif opcode == 0x13C:
        return SRL_13C(cpu)
    elif opcode == 0x13D:
        return SRL_13D(cpu)
    elif opcode == 0x13E:
        return SRL_13E(cpu)
    elif opcode == 0x13F:
        return SRL_13F(cpu)
    elif opcode == 0x140:
        return BIT_140(cpu)
    elif opcode == 0x141:
        return BIT_141(cpu)
    elif opcode == 0x142:
        return BIT_142(cpu)
    elif opcode == 0x143:
        return BIT_143(cpu)
    elif opcode == 0x144:
        return BIT_144(cpu)
    elif opcode == 0x145:
        return BIT_145(cpu)
    elif opcode == 0x146:
        return BIT_146(cpu)
    elif opcode == 0x147:
        return BIT_147(cpu)
    elif opcode == 0x148:
        return BIT_148(cpu)
    elif opcode == 0x149:
        return BIT_149(cpu)
    elif opcode == 0x14A:
        return BIT_14A(cpu)
    elif opcode == 0x14B:
        return BIT_14B(cpu)
    elif opcode == 0x14C:
        return BIT_14C(cpu)
    elif opcode == 0x14D:
        return BIT_14D(cpu)
    elif opcode == 0x14E:
        return BIT_14E(cpu)
    elif opcode == 0x14F:
        return BIT_14F(cpu)
    elif opcode == 0x150:
        return BIT_150(cpu)
    elif opcode == 0x151:
        return BIT_151(cpu)
    elif opcode == 0x152:
        return BIT_152(cpu)
    elif opcode == 0x153:
        return BIT_153(cpu)
    elif opcode == 0x154:
        return BIT_154(cpu)
    elif opcode == 0x155:
        return BIT_155(cpu)
    elif opcode == 0x156:
        return BIT_156(cpu)
    elif opcode == 0x157:
        return BIT_157(cpu)
    elif opcode == 0x158:
        return BIT_158(cpu)
    elif opcode == 0x159:
        return BIT_159(cpu)
    elif opcode == 0x15A:
        return BIT_15A(cpu)
    elif opcode == 0x15B:
        return BIT_15B(cpu)
    elif opcode == 0x15C:
        return BIT_15C(cpu)
    elif opcode == 0x15D:
        return BIT_15D(cpu)
    elif opcode == 0x15E:
        return BIT_15E(cpu)
    elif opcode == 0x15F:
        return BIT_15F(cpu)
    elif opcode == 0x160:
        return BIT_160(cpu)
    elif opcode == 0x161:
        return BIT_161(cpu)
    elif opcode == 0x162:
        return BIT_162(cpu)
    elif opcode == 0x163:
        return BIT_163(cpu)
    elif opcode == 0x164:
        return BIT_164(cpu)
    elif opcode == 0x165:
        return BIT_165(cpu)
    elif opcode == 0x166:
        return BIT_166(cpu)
    elif opcode == 0x167:
        return BIT_167(cpu)
    elif opcode == 0x168:
        return BIT_168(cpu)
    elif opcode == 0x169:
        return BIT_169(cpu)
    elif opcode == 0x16A:
        return BIT_16A(cpu)
    elif opcode == 0x16B:
        return BIT_16B(cpu)
    elif opcode == 0x16C:
        return BIT_16C(cpu)
    elif opcode == 0x16D:
        return BIT_16D(cpu)
    elif opcode == 0x16E:
        return BIT_16E(cpu)
    elif opcode == 0x16F:
        return BIT_16F(cpu)
    elif opcode == 0x170:
        return BIT_170(cpu)
    elif opcode == 0x171:
        return BIT_171(cpu)
    elif opcode == 0x172:
        return BIT_172(cpu)
    elif opcode == 0x173:
        return BIT_173(cpu)
    elif opcode == 0x174:
        return BIT_174(cpu)
    elif opcode == 0x175:
        return BIT_175(cpu)
    elif opcode == 0x176:
        return BIT_176(cpu)
    elif opcode == 0x177:
        return BIT_177(cpu)
    elif opcode == 0x178:
        return BIT_178(cpu)
    elif opcode == 0x179:
        return BIT_179(cpu)
    elif opcode == 0x17A:
        return BIT_17A(cpu)
    elif opcode == 0x17B:
        return BIT_17B(cpu)
    elif opcode == 0x17C:
        return BIT_17C(cpu)
    elif opcode == 0x17D:
        return BIT_17D(cpu)
    elif opcode == 0x17E:
        return BIT_17E(cpu)
    elif opcode == 0x17F:
        return BIT_17F(cpu)
    elif opcode == 0x180:
        return RES_180(cpu)
    elif opcode == 0x181:
        return RES_181(cpu)
    elif opcode == 0x182:
        return RES_182(cpu)
    elif opcode == 0x183:
        return RES_183(cpu)
    elif opcode == 0x184:
        return RES_184(cpu)
    elif opcode == 0x185:
        return RES_185(cpu)
    elif opcode == 0x186:
        return RES_186(cpu)
    elif opcode == 0x187:
        return RES_187(cpu)
    elif opcode == 0x188:
        return RES_188(cpu)
    elif opcode == 0x189:
        return RES_189(cpu)
    elif opcode == 0x18A:
        return RES_18A(cpu)
    elif opcode == 0x18B:
        return RES_18B(cpu)
    elif opcode == 0x18C:
        return RES_18C(cpu)
    elif opcode == 0x18D:
        return RES_18D(cpu)
    elif opcode == 0x18E:
        return RES_18E(cpu)
    elif opcode == 0x18F:
        return RES_18F(cpu)
    elif opcode == 0x190:
        return RES_190(cpu)
    elif opcode == 0x191:
        return RES_191(cpu)
    elif opcode == 0x192:
        return RES_192(cpu)
    elif opcode == 0x193:
        return RES_193(cpu)
    elif opcode == 0x194:
        return RES_194(cpu)
    elif opcode == 0x195:
        return RES_195(cpu)
    elif opcode == 0x196:
        return RES_196(cpu)
    elif opcode == 0x197:
        return RES_197(cpu)
    elif opcode == 0x198:
        return RES_198(cpu)
    elif opcode == 0x199:
        return RES_199(cpu)
    elif opcode == 0x19A:
        return RES_19A(cpu)
    elif opcode == 0x19B:
        return RES_19B(cpu)
    elif opcode == 0x19C:
        return RES_19C(cpu)
    elif opcode == 0x19D:
        return RES_19D(cpu)
    elif opcode == 0x19E:
        return RES_19E(cpu)
    elif opcode == 0x19F:
        return RES_19F(cpu)
    elif opcode == 0x1A0:
        return RES_1A0(cpu)
    elif opcode == 0x1A1:
        return RES_1A1(cpu)
    elif opcode == 0x1A2:
        return RES_1A2(cpu)
    elif opcode == 0x1A3:
        return RES_1A3(cpu)
    elif opcode == 0x1A4:
        return RES_1A4(cpu)
    elif opcode == 0x1A5:
        return RES_1A5(cpu)
    elif opcode == 0x1A6:
        return RES_1A6(cpu)
    elif opcode == 0x1A7:
        return RES_1A7(cpu)
    elif opcode == 0x1A8:
        return RES_1A8(cpu)
    elif opcode == 0x1A9:
        return RES_1A9(cpu)
    elif opcode == 0x1AA:
        return RES_1AA(cpu)
    elif opcode == 0x1AB:
        return RES_1AB(cpu)
    elif opcode == 0x1AC:
        return RES_1AC(cpu)
    elif opcode == 0x1AD:
        return RES_1AD(cpu)
    elif opcode == 0x1AE:
        return RES_1AE(cpu)
    elif opcode == 0x1AF:
        return RES_1AF(cpu)
    elif opcode == 0x1B0:
        return RES_1B0(cpu)
    elif opcode == 0x1B1:
        return RES_1B1(cpu)
    elif opcode == 0x1B2:
        return RES_1B2(cpu)
    elif opcode == 0x1B3:
        return RES_1B3(cpu)
    elif opcode == 0x1B4:
        return RES_1B4(cpu)
    elif opcode == 0x1B5:
        return RES_1B5(cpu)
    elif opcode == 0x1B6:
        return RES_1B6(cpu)
    elif opcode == 0x1B7:
        return RES_1B7(cpu)
    elif opcode == 0x1B8:
        return RES_1B8(cpu)
    elif opcode == 0x1B9:
        return RES_1B9(cpu)
    elif opcode == 0x1BA:
        return RES_1BA(cpu)
    elif opcode == 0x1BB:
        return RES_1BB(cpu)
    elif opcode == 0x1BC:
        return RES_1BC(cpu)
    elif opcode == 0x1BD:
        return RES_1BD(cpu)
    elif opcode == 0x1BE:
        return RES_1BE(cpu)
    elif opcode == 0x1BF:
        return RES_1BF(cpu)
    elif opcode == 0x1C0:
        return SET_1C0(cpu)
    elif opcode == 0x1C1:
        return SET_1C1(cpu)
    elif opcode == 0x1C2:
        return SET_1C2(cpu)
    elif opcode == 0x1C3:
        return SET_1C3(cpu)
    elif opcode == 0x1C4:
        return SET_1C4(cpu)
    elif opcode == 0x1C5:
        return SET_1C5(cpu)
    elif opcode == 0x1C6:
        return SET_1C6(cpu)
    elif opcode == 0x1C7:
        return SET_1C7(cpu)
    elif opcode == 0x1C8:
        return SET_1C8(cpu)
    elif opcode == 0x1C9:
        return SET_1C9(cpu)
    elif opcode == 0x1CA:
        return SET_1CA(cpu)
    elif opcode == 0x1CB:
        return SET_1CB(cpu)
    elif opcode == 0x1CC:
        return SET_1CC(cpu)
    elif opcode == 0x1CD:
        return SET_1CD(cpu)
    elif opcode == 0x1CE:
        return SET_1CE(cpu)
    elif opcode == 0x1CF:
        return SET_1CF(cpu)
    elif opcode == 0x1D0:
        return SET_1D0(cpu)
    elif opcode == 0x1D1:
        return SET_1D1(cpu)
    elif opcode == 0x1D2:
        return SET_1D2(cpu)
    elif opcode == 0x1D3:
        return SET_1D3(cpu)
    elif opcode == 0x1D4:
        return SET_1D4(cpu)
    elif opcode == 0x1D5:
        return SET_1D5(cpu)
    elif opcode == 0x1D6:
        return SET_1D6(cpu)
    elif opcode == 0x1D7:
        return SET_1D7(cpu)
    elif opcode == 0x1D8:
        return SET_1D8(cpu)
    elif opcode == 0x1D9:
        return SET_1D9(cpu)
    elif opcode == 0x1DA:
        return SET_1DA(cpu)
    elif opcode == 0x1DB:
        return SET_1DB(cpu)
    elif opcode == 0x1DC:
        return SET_1DC(cpu)
    elif opcode == 0x1DD:
        return SET_1DD(cpu)
    elif opcode == 0x1DE:
        return SET_1DE(cpu)
    elif opcode == 0x1DF:
        return SET_1DF(cpu)
    elif opcode == 0x1E0:
        return SET_1E0(cpu)
    elif opcode == 0x1E1:
        return SET_1E1(cpu)
    elif opcode == 0x1E2:
        return SET_1E2(cpu)
    elif opcode == 0x1E3:
        return SET_1E3(cpu)
    elif opcode == 0x1E4:
        return SET_1E4(cpu)
    elif opcode == 0x1E5:
        return SET_1E5(cpu)
    elif opcode == 0x1E6:
        return SET_1E6(cpu)
    elif opcode == 0x1E7:
        return SET_1E7(cpu)
    elif opcode == 0x1E8:
        return SET_1E8(cpu)
    elif opcode == 0x1E9:
        return SET_1E9(cpu)
    elif opcode == 0x1EA:
        return SET_1EA(cpu)
    elif opcode == 0x1EB:
        return SET_1EB(cpu)
    elif opcode == 0x1EC:
        return SET_1EC(cpu)
    elif opcode == 0x1ED:
        return SET_1ED(cpu)
    elif opcode == 0x1EE:
        return SET_1EE(cpu)
    elif opcode == 0x1EF:
        return SET_1EF(cpu)
    elif opcode == 0x1F0:
        return SET_1F0(cpu)
    elif opcode == 0x1F1:
        return SET_1F1(cpu)
    elif opcode == 0x1F2:
        return SET_1F2(cpu)
    elif opcode == 0x1F3:
        return SET_1F3(cpu)
    elif opcode == 0x1F4:
        return SET_1F4(cpu)
    elif opcode == 0x1F5:
        return SET_1F5(cpu)
    elif opcode == 0x1F6:
        return SET_1F6(cpu)
    elif opcode == 0x1F7:
        return SET_1F7(cpu)
    elif opcode == 0x1F8:
        return SET_1F8(cpu)
    elif opcode == 0x1F9:
        return SET_1F9(cpu)
    elif opcode == 0x1FA:
        return SET_1FA(cpu)
    elif opcode == 0x1FB:
        return SET_1FB(cpu)
    elif opcode == 0x1FC:
        return SET_1FC(cpu)
    elif opcode == 0x1FD:
        return SET_1FD(cpu)
    elif opcode == 0x1FE:
        return SET_1FE(cpu)
    elif opcode == 0x1FF:
        return SET_1FF(cpu)</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.no_opcode"><code class="name flex">
<span>def <span class="ident">no_opcode</span></span>(<span>cpu)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def no_opcode(cpu):
    return 0</code></pre>
</details>
</dd>
<dt id="pyboy.core.opcodes.opcode_length"><code class="name flex">
<span>def <span class="ident">opcode_length</span></span>(<span>opcode)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def opcode_length(opcode):
    return OPCODE_LENGTHS[opcode]</code></pre>
</details>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="pyboy.core" href="index.html">pyboy.core</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="two-column">
<li><code><a title="pyboy.core.opcodes.ADC_88" href="#pyboy.core.opcodes.ADC_88">ADC_88</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADC_89" href="#pyboy.core.opcodes.ADC_89">ADC_89</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADC_8A" href="#pyboy.core.opcodes.ADC_8A">ADC_8A</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADC_8B" href="#pyboy.core.opcodes.ADC_8B">ADC_8B</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADC_8C" href="#pyboy.core.opcodes.ADC_8C">ADC_8C</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADC_8D" href="#pyboy.core.opcodes.ADC_8D">ADC_8D</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADC_8E" href="#pyboy.core.opcodes.ADC_8E">ADC_8E</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADC_8F" href="#pyboy.core.opcodes.ADC_8F">ADC_8F</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADC_CE" href="#pyboy.core.opcodes.ADC_CE">ADC_CE</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_09" href="#pyboy.core.opcodes.ADD_09">ADD_09</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_19" href="#pyboy.core.opcodes.ADD_19">ADD_19</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_29" href="#pyboy.core.opcodes.ADD_29">ADD_29</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_39" href="#pyboy.core.opcodes.ADD_39">ADD_39</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_80" href="#pyboy.core.opcodes.ADD_80">ADD_80</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_81" href="#pyboy.core.opcodes.ADD_81">ADD_81</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_82" href="#pyboy.core.opcodes.ADD_82">ADD_82</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_83" href="#pyboy.core.opcodes.ADD_83">ADD_83</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_84" href="#pyboy.core.opcodes.ADD_84">ADD_84</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_85" href="#pyboy.core.opcodes.ADD_85">ADD_85</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_86" href="#pyboy.core.opcodes.ADD_86">ADD_86</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_87" href="#pyboy.core.opcodes.ADD_87">ADD_87</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_C6" href="#pyboy.core.opcodes.ADD_C6">ADD_C6</a></code></li>
<li><code><a title="pyboy.core.opcodes.ADD_E8" href="#pyboy.core.opcodes.ADD_E8">ADD_E8</a></code></li>
<li><code><a title="pyboy.core.opcodes.AND_A0" href="#pyboy.core.opcodes.AND_A0">AND_A0</a></code></li>
<li><code><a title="pyboy.core.opcodes.AND_A1" href="#pyboy.core.opcodes.AND_A1">AND_A1</a></code></li>
<li><code><a title="pyboy.core.opcodes.AND_A2" href="#pyboy.core.opcodes.AND_A2">AND_A2</a></code></li>
<li><code><a title="pyboy.core.opcodes.AND_A3" href="#pyboy.core.opcodes.AND_A3">AND_A3</a></code></li>
<li><code><a title="pyboy.core.opcodes.AND_A4" href="#pyboy.core.opcodes.AND_A4">AND_A4</a></code></li>
<li><code><a title="pyboy.core.opcodes.AND_A5" href="#pyboy.core.opcodes.AND_A5">AND_A5</a></code></li>
<li><code><a title="pyboy.core.opcodes.AND_A6" href="#pyboy.core.opcodes.AND_A6">AND_A6</a></code></li>
<li><code><a title="pyboy.core.opcodes.AND_A7" href="#pyboy.core.opcodes.AND_A7">AND_A7</a></code></li>
<li><code><a title="pyboy.core.opcodes.AND_E6" href="#pyboy.core.opcodes.AND_E6">AND_E6</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_140" href="#pyboy.core.opcodes.BIT_140">BIT_140</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_141" href="#pyboy.core.opcodes.BIT_141">BIT_141</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_142" href="#pyboy.core.opcodes.BIT_142">BIT_142</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_143" href="#pyboy.core.opcodes.BIT_143">BIT_143</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_144" href="#pyboy.core.opcodes.BIT_144">BIT_144</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_145" href="#pyboy.core.opcodes.BIT_145">BIT_145</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_146" href="#pyboy.core.opcodes.BIT_146">BIT_146</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_147" href="#pyboy.core.opcodes.BIT_147">BIT_147</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_148" href="#pyboy.core.opcodes.BIT_148">BIT_148</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_149" href="#pyboy.core.opcodes.BIT_149">BIT_149</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_14A" href="#pyboy.core.opcodes.BIT_14A">BIT_14A</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_14B" href="#pyboy.core.opcodes.BIT_14B">BIT_14B</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_14C" href="#pyboy.core.opcodes.BIT_14C">BIT_14C</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_14D" href="#pyboy.core.opcodes.BIT_14D">BIT_14D</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_14E" href="#pyboy.core.opcodes.BIT_14E">BIT_14E</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_14F" href="#pyboy.core.opcodes.BIT_14F">BIT_14F</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_150" href="#pyboy.core.opcodes.BIT_150">BIT_150</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_151" href="#pyboy.core.opcodes.BIT_151">BIT_151</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_152" href="#pyboy.core.opcodes.BIT_152">BIT_152</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_153" href="#pyboy.core.opcodes.BIT_153">BIT_153</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_154" href="#pyboy.core.opcodes.BIT_154">BIT_154</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_155" href="#pyboy.core.opcodes.BIT_155">BIT_155</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_156" href="#pyboy.core.opcodes.BIT_156">BIT_156</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_157" href="#pyboy.core.opcodes.BIT_157">BIT_157</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_158" href="#pyboy.core.opcodes.BIT_158">BIT_158</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_159" href="#pyboy.core.opcodes.BIT_159">BIT_159</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_15A" href="#pyboy.core.opcodes.BIT_15A">BIT_15A</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_15B" href="#pyboy.core.opcodes.BIT_15B">BIT_15B</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_15C" href="#pyboy.core.opcodes.BIT_15C">BIT_15C</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_15D" href="#pyboy.core.opcodes.BIT_15D">BIT_15D</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_15E" href="#pyboy.core.opcodes.BIT_15E">BIT_15E</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_15F" href="#pyboy.core.opcodes.BIT_15F">BIT_15F</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_160" href="#pyboy.core.opcodes.BIT_160">BIT_160</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_161" href="#pyboy.core.opcodes.BIT_161">BIT_161</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_162" href="#pyboy.core.opcodes.BIT_162">BIT_162</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_163" href="#pyboy.core.opcodes.BIT_163">BIT_163</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_164" href="#pyboy.core.opcodes.BIT_164">BIT_164</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_165" href="#pyboy.core.opcodes.BIT_165">BIT_165</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_166" href="#pyboy.core.opcodes.BIT_166">BIT_166</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_167" href="#pyboy.core.opcodes.BIT_167">BIT_167</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_168" href="#pyboy.core.opcodes.BIT_168">BIT_168</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_169" href="#pyboy.core.opcodes.BIT_169">BIT_169</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_16A" href="#pyboy.core.opcodes.BIT_16A">BIT_16A</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_16B" href="#pyboy.core.opcodes.BIT_16B">BIT_16B</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_16C" href="#pyboy.core.opcodes.BIT_16C">BIT_16C</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_16D" href="#pyboy.core.opcodes.BIT_16D">BIT_16D</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_16E" href="#pyboy.core.opcodes.BIT_16E">BIT_16E</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_16F" href="#pyboy.core.opcodes.BIT_16F">BIT_16F</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_170" href="#pyboy.core.opcodes.BIT_170">BIT_170</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_171" href="#pyboy.core.opcodes.BIT_171">BIT_171</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_172" href="#pyboy.core.opcodes.BIT_172">BIT_172</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_173" href="#pyboy.core.opcodes.BIT_173">BIT_173</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_174" href="#pyboy.core.opcodes.BIT_174">BIT_174</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_175" href="#pyboy.core.opcodes.BIT_175">BIT_175</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_176" href="#pyboy.core.opcodes.BIT_176">BIT_176</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_177" href="#pyboy.core.opcodes.BIT_177">BIT_177</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_178" href="#pyboy.core.opcodes.BIT_178">BIT_178</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_179" href="#pyboy.core.opcodes.BIT_179">BIT_179</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_17A" href="#pyboy.core.opcodes.BIT_17A">BIT_17A</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_17B" href="#pyboy.core.opcodes.BIT_17B">BIT_17B</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_17C" href="#pyboy.core.opcodes.BIT_17C">BIT_17C</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_17D" href="#pyboy.core.opcodes.BIT_17D">BIT_17D</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_17E" href="#pyboy.core.opcodes.BIT_17E">BIT_17E</a></code></li>
<li><code><a title="pyboy.core.opcodes.BIT_17F" href="#pyboy.core.opcodes.BIT_17F">BIT_17F</a></code></li>
<li><code><a title="pyboy.core.opcodes.CALL_C4" href="#pyboy.core.opcodes.CALL_C4">CALL_C4</a></code></li>
<li><code><a title="pyboy.core.opcodes.CALL_CC" href="#pyboy.core.opcodes.CALL_CC">CALL_CC</a></code></li>
<li><code><a title="pyboy.core.opcodes.CALL_CD" href="#pyboy.core.opcodes.CALL_CD">CALL_CD</a></code></li>
<li><code><a title="pyboy.core.opcodes.CALL_D4" href="#pyboy.core.opcodes.CALL_D4">CALL_D4</a></code></li>
<li><code><a title="pyboy.core.opcodes.CALL_DC" href="#pyboy.core.opcodes.CALL_DC">CALL_DC</a></code></li>
<li><code><a title="pyboy.core.opcodes.CCF_3F" href="#pyboy.core.opcodes.CCF_3F">CCF_3F</a></code></li>
<li><code><a title="pyboy.core.opcodes.CPL_2F" href="#pyboy.core.opcodes.CPL_2F">CPL_2F</a></code></li>
<li><code><a title="pyboy.core.opcodes.CP_B8" href="#pyboy.core.opcodes.CP_B8">CP_B8</a></code></li>
<li><code><a title="pyboy.core.opcodes.CP_B9" href="#pyboy.core.opcodes.CP_B9">CP_B9</a></code></li>
<li><code><a title="pyboy.core.opcodes.CP_BA" href="#pyboy.core.opcodes.CP_BA">CP_BA</a></code></li>
<li><code><a title="pyboy.core.opcodes.CP_BB" href="#pyboy.core.opcodes.CP_BB">CP_BB</a></code></li>
<li><code><a title="pyboy.core.opcodes.CP_BC" href="#pyboy.core.opcodes.CP_BC">CP_BC</a></code></li>
<li><code><a title="pyboy.core.opcodes.CP_BD" href="#pyboy.core.opcodes.CP_BD">CP_BD</a></code></li>
<li><code><a title="pyboy.core.opcodes.CP_BE" href="#pyboy.core.opcodes.CP_BE">CP_BE</a></code></li>
<li><code><a title="pyboy.core.opcodes.CP_BF" href="#pyboy.core.opcodes.CP_BF">CP_BF</a></code></li>
<li><code><a title="pyboy.core.opcodes.CP_FE" href="#pyboy.core.opcodes.CP_FE">CP_FE</a></code></li>
<li><code><a title="pyboy.core.opcodes.DAA_27" href="#pyboy.core.opcodes.DAA_27">DAA_27</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_05" href="#pyboy.core.opcodes.DEC_05">DEC_05</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_0B" href="#pyboy.core.opcodes.DEC_0B">DEC_0B</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_0D" href="#pyboy.core.opcodes.DEC_0D">DEC_0D</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_15" href="#pyboy.core.opcodes.DEC_15">DEC_15</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_1B" href="#pyboy.core.opcodes.DEC_1B">DEC_1B</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_1D" href="#pyboy.core.opcodes.DEC_1D">DEC_1D</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_25" href="#pyboy.core.opcodes.DEC_25">DEC_25</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_2B" href="#pyboy.core.opcodes.DEC_2B">DEC_2B</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_2D" href="#pyboy.core.opcodes.DEC_2D">DEC_2D</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_35" href="#pyboy.core.opcodes.DEC_35">DEC_35</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_3B" href="#pyboy.core.opcodes.DEC_3B">DEC_3B</a></code></li>
<li><code><a title="pyboy.core.opcodes.DEC_3D" href="#pyboy.core.opcodes.DEC_3D">DEC_3D</a></code></li>
<li><code><a title="pyboy.core.opcodes.DI_F3" href="#pyboy.core.opcodes.DI_F3">DI_F3</a></code></li>
<li><code><a title="pyboy.core.opcodes.EI_FB" href="#pyboy.core.opcodes.EI_FB">EI_FB</a></code></li>
<li><code><a title="pyboy.core.opcodes.HALT_76" href="#pyboy.core.opcodes.HALT_76">HALT_76</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_03" href="#pyboy.core.opcodes.INC_03">INC_03</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_04" href="#pyboy.core.opcodes.INC_04">INC_04</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_0C" href="#pyboy.core.opcodes.INC_0C">INC_0C</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_13" href="#pyboy.core.opcodes.INC_13">INC_13</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_14" href="#pyboy.core.opcodes.INC_14">INC_14</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_1C" href="#pyboy.core.opcodes.INC_1C">INC_1C</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_23" href="#pyboy.core.opcodes.INC_23">INC_23</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_24" href="#pyboy.core.opcodes.INC_24">INC_24</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_2C" href="#pyboy.core.opcodes.INC_2C">INC_2C</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_33" href="#pyboy.core.opcodes.INC_33">INC_33</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_34" href="#pyboy.core.opcodes.INC_34">INC_34</a></code></li>
<li><code><a title="pyboy.core.opcodes.INC_3C" href="#pyboy.core.opcodes.INC_3C">INC_3C</a></code></li>
<li><code><a title="pyboy.core.opcodes.JP_C2" href="#pyboy.core.opcodes.JP_C2">JP_C2</a></code></li>
<li><code><a title="pyboy.core.opcodes.JP_C3" href="#pyboy.core.opcodes.JP_C3">JP_C3</a></code></li>
<li><code><a title="pyboy.core.opcodes.JP_CA" href="#pyboy.core.opcodes.JP_CA">JP_CA</a></code></li>
<li><code><a title="pyboy.core.opcodes.JP_D2" href="#pyboy.core.opcodes.JP_D2">JP_D2</a></code></li>
<li><code><a title="pyboy.core.opcodes.JP_DA" href="#pyboy.core.opcodes.JP_DA">JP_DA</a></code></li>
<li><code><a title="pyboy.core.opcodes.JP_E9" href="#pyboy.core.opcodes.JP_E9">JP_E9</a></code></li>
<li><code><a title="pyboy.core.opcodes.JR_18" href="#pyboy.core.opcodes.JR_18">JR_18</a></code></li>
<li><code><a title="pyboy.core.opcodes.JR_20" href="#pyboy.core.opcodes.JR_20">JR_20</a></code></li>
<li><code><a title="pyboy.core.opcodes.JR_28" href="#pyboy.core.opcodes.JR_28">JR_28</a></code></li>
<li><code><a title="pyboy.core.opcodes.JR_30" href="#pyboy.core.opcodes.JR_30">JR_30</a></code></li>
<li><code><a title="pyboy.core.opcodes.JR_38" href="#pyboy.core.opcodes.JR_38">JR_38</a></code></li>
<li><code><a title="pyboy.core.opcodes.LDH_E0" href="#pyboy.core.opcodes.LDH_E0">LDH_E0</a></code></li>
<li><code><a title="pyboy.core.opcodes.LDH_F0" href="#pyboy.core.opcodes.LDH_F0">LDH_F0</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_01" href="#pyboy.core.opcodes.LD_01">LD_01</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_02" href="#pyboy.core.opcodes.LD_02">LD_02</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_06" href="#pyboy.core.opcodes.LD_06">LD_06</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_08" href="#pyboy.core.opcodes.LD_08">LD_08</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_0A" href="#pyboy.core.opcodes.LD_0A">LD_0A</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_0E" href="#pyboy.core.opcodes.LD_0E">LD_0E</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_11" href="#pyboy.core.opcodes.LD_11">LD_11</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_12" href="#pyboy.core.opcodes.LD_12">LD_12</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_16" href="#pyboy.core.opcodes.LD_16">LD_16</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_1A" href="#pyboy.core.opcodes.LD_1A">LD_1A</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_1E" href="#pyboy.core.opcodes.LD_1E">LD_1E</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_21" href="#pyboy.core.opcodes.LD_21">LD_21</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_22" href="#pyboy.core.opcodes.LD_22">LD_22</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_26" href="#pyboy.core.opcodes.LD_26">LD_26</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_2A" href="#pyboy.core.opcodes.LD_2A">LD_2A</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_2E" href="#pyboy.core.opcodes.LD_2E">LD_2E</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_31" href="#pyboy.core.opcodes.LD_31">LD_31</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_32" href="#pyboy.core.opcodes.LD_32">LD_32</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_36" href="#pyboy.core.opcodes.LD_36">LD_36</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_3A" href="#pyboy.core.opcodes.LD_3A">LD_3A</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_3E" href="#pyboy.core.opcodes.LD_3E">LD_3E</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_40" href="#pyboy.core.opcodes.LD_40">LD_40</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_41" href="#pyboy.core.opcodes.LD_41">LD_41</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_42" href="#pyboy.core.opcodes.LD_42">LD_42</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_43" href="#pyboy.core.opcodes.LD_43">LD_43</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_44" href="#pyboy.core.opcodes.LD_44">LD_44</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_45" href="#pyboy.core.opcodes.LD_45">LD_45</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_46" href="#pyboy.core.opcodes.LD_46">LD_46</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_47" href="#pyboy.core.opcodes.LD_47">LD_47</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_48" href="#pyboy.core.opcodes.LD_48">LD_48</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_49" href="#pyboy.core.opcodes.LD_49">LD_49</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_4A" href="#pyboy.core.opcodes.LD_4A">LD_4A</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_4B" href="#pyboy.core.opcodes.LD_4B">LD_4B</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_4C" href="#pyboy.core.opcodes.LD_4C">LD_4C</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_4D" href="#pyboy.core.opcodes.LD_4D">LD_4D</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_4E" href="#pyboy.core.opcodes.LD_4E">LD_4E</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_4F" href="#pyboy.core.opcodes.LD_4F">LD_4F</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_50" href="#pyboy.core.opcodes.LD_50">LD_50</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_51" href="#pyboy.core.opcodes.LD_51">LD_51</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_52" href="#pyboy.core.opcodes.LD_52">LD_52</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_53" href="#pyboy.core.opcodes.LD_53">LD_53</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_54" href="#pyboy.core.opcodes.LD_54">LD_54</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_55" href="#pyboy.core.opcodes.LD_55">LD_55</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_56" href="#pyboy.core.opcodes.LD_56">LD_56</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_57" href="#pyboy.core.opcodes.LD_57">LD_57</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_58" href="#pyboy.core.opcodes.LD_58">LD_58</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_59" href="#pyboy.core.opcodes.LD_59">LD_59</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_5A" href="#pyboy.core.opcodes.LD_5A">LD_5A</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_5B" href="#pyboy.core.opcodes.LD_5B">LD_5B</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_5C" href="#pyboy.core.opcodes.LD_5C">LD_5C</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_5D" href="#pyboy.core.opcodes.LD_5D">LD_5D</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_5E" href="#pyboy.core.opcodes.LD_5E">LD_5E</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_5F" href="#pyboy.core.opcodes.LD_5F">LD_5F</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_60" href="#pyboy.core.opcodes.LD_60">LD_60</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_61" href="#pyboy.core.opcodes.LD_61">LD_61</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_62" href="#pyboy.core.opcodes.LD_62">LD_62</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_63" href="#pyboy.core.opcodes.LD_63">LD_63</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_64" href="#pyboy.core.opcodes.LD_64">LD_64</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_65" href="#pyboy.core.opcodes.LD_65">LD_65</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_66" href="#pyboy.core.opcodes.LD_66">LD_66</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_67" href="#pyboy.core.opcodes.LD_67">LD_67</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_68" href="#pyboy.core.opcodes.LD_68">LD_68</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_69" href="#pyboy.core.opcodes.LD_69">LD_69</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_6A" href="#pyboy.core.opcodes.LD_6A">LD_6A</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_6B" href="#pyboy.core.opcodes.LD_6B">LD_6B</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_6C" href="#pyboy.core.opcodes.LD_6C">LD_6C</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_6D" href="#pyboy.core.opcodes.LD_6D">LD_6D</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_6E" href="#pyboy.core.opcodes.LD_6E">LD_6E</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_6F" href="#pyboy.core.opcodes.LD_6F">LD_6F</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_70" href="#pyboy.core.opcodes.LD_70">LD_70</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_71" href="#pyboy.core.opcodes.LD_71">LD_71</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_72" href="#pyboy.core.opcodes.LD_72">LD_72</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_73" href="#pyboy.core.opcodes.LD_73">LD_73</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_74" href="#pyboy.core.opcodes.LD_74">LD_74</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_75" href="#pyboy.core.opcodes.LD_75">LD_75</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_77" href="#pyboy.core.opcodes.LD_77">LD_77</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_78" href="#pyboy.core.opcodes.LD_78">LD_78</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_79" href="#pyboy.core.opcodes.LD_79">LD_79</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_7A" href="#pyboy.core.opcodes.LD_7A">LD_7A</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_7B" href="#pyboy.core.opcodes.LD_7B">LD_7B</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_7C" href="#pyboy.core.opcodes.LD_7C">LD_7C</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_7D" href="#pyboy.core.opcodes.LD_7D">LD_7D</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_7E" href="#pyboy.core.opcodes.LD_7E">LD_7E</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_7F" href="#pyboy.core.opcodes.LD_7F">LD_7F</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_E2" href="#pyboy.core.opcodes.LD_E2">LD_E2</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_EA" href="#pyboy.core.opcodes.LD_EA">LD_EA</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_F2" href="#pyboy.core.opcodes.LD_F2">LD_F2</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_F8" href="#pyboy.core.opcodes.LD_F8">LD_F8</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_F9" href="#pyboy.core.opcodes.LD_F9">LD_F9</a></code></li>
<li><code><a title="pyboy.core.opcodes.LD_FA" href="#pyboy.core.opcodes.LD_FA">LD_FA</a></code></li>
<li><code><a title="pyboy.core.opcodes.NOP_00" href="#pyboy.core.opcodes.NOP_00">NOP_00</a></code></li>
<li><code><a title="pyboy.core.opcodes.OR_B0" href="#pyboy.core.opcodes.OR_B0">OR_B0</a></code></li>
<li><code><a title="pyboy.core.opcodes.OR_B1" href="#pyboy.core.opcodes.OR_B1">OR_B1</a></code></li>
<li><code><a title="pyboy.core.opcodes.OR_B2" href="#pyboy.core.opcodes.OR_B2">OR_B2</a></code></li>
<li><code><a title="pyboy.core.opcodes.OR_B3" href="#pyboy.core.opcodes.OR_B3">OR_B3</a></code></li>
<li><code><a title="pyboy.core.opcodes.OR_B4" href="#pyboy.core.opcodes.OR_B4">OR_B4</a></code></li>
<li><code><a title="pyboy.core.opcodes.OR_B5" href="#pyboy.core.opcodes.OR_B5">OR_B5</a></code></li>
<li><code><a title="pyboy.core.opcodes.OR_B6" href="#pyboy.core.opcodes.OR_B6">OR_B6</a></code></li>
<li><code><a title="pyboy.core.opcodes.OR_B7" href="#pyboy.core.opcodes.OR_B7">OR_B7</a></code></li>
<li><code><a title="pyboy.core.opcodes.OR_F6" href="#pyboy.core.opcodes.OR_F6">OR_F6</a></code></li>
<li><code><a title="pyboy.core.opcodes.POP_C1" href="#pyboy.core.opcodes.POP_C1">POP_C1</a></code></li>
<li><code><a title="pyboy.core.opcodes.POP_D1" href="#pyboy.core.opcodes.POP_D1">POP_D1</a></code></li>
<li><code><a title="pyboy.core.opcodes.POP_E1" href="#pyboy.core.opcodes.POP_E1">POP_E1</a></code></li>
<li><code><a title="pyboy.core.opcodes.POP_F1" href="#pyboy.core.opcodes.POP_F1">POP_F1</a></code></li>
<li><code><a title="pyboy.core.opcodes.PREFIX_CB" href="#pyboy.core.opcodes.PREFIX_CB">PREFIX_CB</a></code></li>
<li><code><a title="pyboy.core.opcodes.PUSH_C5" href="#pyboy.core.opcodes.PUSH_C5">PUSH_C5</a></code></li>
<li><code><a title="pyboy.core.opcodes.PUSH_D5" href="#pyboy.core.opcodes.PUSH_D5">PUSH_D5</a></code></li>
<li><code><a title="pyboy.core.opcodes.PUSH_E5" href="#pyboy.core.opcodes.PUSH_E5">PUSH_E5</a></code></li>
<li><code><a title="pyboy.core.opcodes.PUSH_F5" href="#pyboy.core.opcodes.PUSH_F5">PUSH_F5</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_180" href="#pyboy.core.opcodes.RES_180">RES_180</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_181" href="#pyboy.core.opcodes.RES_181">RES_181</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_182" href="#pyboy.core.opcodes.RES_182">RES_182</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_183" href="#pyboy.core.opcodes.RES_183">RES_183</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_184" href="#pyboy.core.opcodes.RES_184">RES_184</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_185" href="#pyboy.core.opcodes.RES_185">RES_185</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_186" href="#pyboy.core.opcodes.RES_186">RES_186</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_187" href="#pyboy.core.opcodes.RES_187">RES_187</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_188" href="#pyboy.core.opcodes.RES_188">RES_188</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_189" href="#pyboy.core.opcodes.RES_189">RES_189</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_18A" href="#pyboy.core.opcodes.RES_18A">RES_18A</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_18B" href="#pyboy.core.opcodes.RES_18B">RES_18B</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_18C" href="#pyboy.core.opcodes.RES_18C">RES_18C</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_18D" href="#pyboy.core.opcodes.RES_18D">RES_18D</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_18E" href="#pyboy.core.opcodes.RES_18E">RES_18E</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_18F" href="#pyboy.core.opcodes.RES_18F">RES_18F</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_190" href="#pyboy.core.opcodes.RES_190">RES_190</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_191" href="#pyboy.core.opcodes.RES_191">RES_191</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_192" href="#pyboy.core.opcodes.RES_192">RES_192</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_193" href="#pyboy.core.opcodes.RES_193">RES_193</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_194" href="#pyboy.core.opcodes.RES_194">RES_194</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_195" href="#pyboy.core.opcodes.RES_195">RES_195</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_196" href="#pyboy.core.opcodes.RES_196">RES_196</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_197" href="#pyboy.core.opcodes.RES_197">RES_197</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_198" href="#pyboy.core.opcodes.RES_198">RES_198</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_199" href="#pyboy.core.opcodes.RES_199">RES_199</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_19A" href="#pyboy.core.opcodes.RES_19A">RES_19A</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_19B" href="#pyboy.core.opcodes.RES_19B">RES_19B</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_19C" href="#pyboy.core.opcodes.RES_19C">RES_19C</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_19D" href="#pyboy.core.opcodes.RES_19D">RES_19D</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_19E" href="#pyboy.core.opcodes.RES_19E">RES_19E</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_19F" href="#pyboy.core.opcodes.RES_19F">RES_19F</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A0" href="#pyboy.core.opcodes.RES_1A0">RES_1A0</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A1" href="#pyboy.core.opcodes.RES_1A1">RES_1A1</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A2" href="#pyboy.core.opcodes.RES_1A2">RES_1A2</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A3" href="#pyboy.core.opcodes.RES_1A3">RES_1A3</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A4" href="#pyboy.core.opcodes.RES_1A4">RES_1A4</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A5" href="#pyboy.core.opcodes.RES_1A5">RES_1A5</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A6" href="#pyboy.core.opcodes.RES_1A6">RES_1A6</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A7" href="#pyboy.core.opcodes.RES_1A7">RES_1A7</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A8" href="#pyboy.core.opcodes.RES_1A8">RES_1A8</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1A9" href="#pyboy.core.opcodes.RES_1A9">RES_1A9</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1AA" href="#pyboy.core.opcodes.RES_1AA">RES_1AA</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1AB" href="#pyboy.core.opcodes.RES_1AB">RES_1AB</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1AC" href="#pyboy.core.opcodes.RES_1AC">RES_1AC</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1AD" href="#pyboy.core.opcodes.RES_1AD">RES_1AD</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1AE" href="#pyboy.core.opcodes.RES_1AE">RES_1AE</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1AF" href="#pyboy.core.opcodes.RES_1AF">RES_1AF</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B0" href="#pyboy.core.opcodes.RES_1B0">RES_1B0</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B1" href="#pyboy.core.opcodes.RES_1B1">RES_1B1</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B2" href="#pyboy.core.opcodes.RES_1B2">RES_1B2</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B3" href="#pyboy.core.opcodes.RES_1B3">RES_1B3</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B4" href="#pyboy.core.opcodes.RES_1B4">RES_1B4</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B5" href="#pyboy.core.opcodes.RES_1B5">RES_1B5</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B6" href="#pyboy.core.opcodes.RES_1B6">RES_1B6</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B7" href="#pyboy.core.opcodes.RES_1B7">RES_1B7</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B8" href="#pyboy.core.opcodes.RES_1B8">RES_1B8</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1B9" href="#pyboy.core.opcodes.RES_1B9">RES_1B9</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1BA" href="#pyboy.core.opcodes.RES_1BA">RES_1BA</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1BB" href="#pyboy.core.opcodes.RES_1BB">RES_1BB</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1BC" href="#pyboy.core.opcodes.RES_1BC">RES_1BC</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1BD" href="#pyboy.core.opcodes.RES_1BD">RES_1BD</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1BE" href="#pyboy.core.opcodes.RES_1BE">RES_1BE</a></code></li>
<li><code><a title="pyboy.core.opcodes.RES_1BF" href="#pyboy.core.opcodes.RES_1BF">RES_1BF</a></code></li>
<li><code><a title="pyboy.core.opcodes.RETI_D9" href="#pyboy.core.opcodes.RETI_D9">RETI_D9</a></code></li>
<li><code><a title="pyboy.core.opcodes.RET_C0" href="#pyboy.core.opcodes.RET_C0">RET_C0</a></code></li>
<li><code><a title="pyboy.core.opcodes.RET_C8" href="#pyboy.core.opcodes.RET_C8">RET_C8</a></code></li>
<li><code><a title="pyboy.core.opcodes.RET_C9" href="#pyboy.core.opcodes.RET_C9">RET_C9</a></code></li>
<li><code><a title="pyboy.core.opcodes.RET_D0" href="#pyboy.core.opcodes.RET_D0">RET_D0</a></code></li>
<li><code><a title="pyboy.core.opcodes.RET_D8" href="#pyboy.core.opcodes.RET_D8">RET_D8</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLA_17" href="#pyboy.core.opcodes.RLA_17">RLA_17</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLCA_07" href="#pyboy.core.opcodes.RLCA_07">RLCA_07</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLC_100" href="#pyboy.core.opcodes.RLC_100">RLC_100</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLC_101" href="#pyboy.core.opcodes.RLC_101">RLC_101</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLC_102" href="#pyboy.core.opcodes.RLC_102">RLC_102</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLC_103" href="#pyboy.core.opcodes.RLC_103">RLC_103</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLC_104" href="#pyboy.core.opcodes.RLC_104">RLC_104</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLC_105" href="#pyboy.core.opcodes.RLC_105">RLC_105</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLC_106" href="#pyboy.core.opcodes.RLC_106">RLC_106</a></code></li>
<li><code><a title="pyboy.core.opcodes.RLC_107" href="#pyboy.core.opcodes.RLC_107">RLC_107</a></code></li>
<li><code><a title="pyboy.core.opcodes.RL_110" href="#pyboy.core.opcodes.RL_110">RL_110</a></code></li>
<li><code><a title="pyboy.core.opcodes.RL_111" href="#pyboy.core.opcodes.RL_111">RL_111</a></code></li>
<li><code><a title="pyboy.core.opcodes.RL_112" href="#pyboy.core.opcodes.RL_112">RL_112</a></code></li>
<li><code><a title="pyboy.core.opcodes.RL_113" href="#pyboy.core.opcodes.RL_113">RL_113</a></code></li>
<li><code><a title="pyboy.core.opcodes.RL_114" href="#pyboy.core.opcodes.RL_114">RL_114</a></code></li>
<li><code><a title="pyboy.core.opcodes.RL_115" href="#pyboy.core.opcodes.RL_115">RL_115</a></code></li>
<li><code><a title="pyboy.core.opcodes.RL_116" href="#pyboy.core.opcodes.RL_116">RL_116</a></code></li>
<li><code><a title="pyboy.core.opcodes.RL_117" href="#pyboy.core.opcodes.RL_117">RL_117</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRA_1F" href="#pyboy.core.opcodes.RRA_1F">RRA_1F</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRCA_0F" href="#pyboy.core.opcodes.RRCA_0F">RRCA_0F</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRC_108" href="#pyboy.core.opcodes.RRC_108">RRC_108</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRC_109" href="#pyboy.core.opcodes.RRC_109">RRC_109</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRC_10A" href="#pyboy.core.opcodes.RRC_10A">RRC_10A</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRC_10B" href="#pyboy.core.opcodes.RRC_10B">RRC_10B</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRC_10C" href="#pyboy.core.opcodes.RRC_10C">RRC_10C</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRC_10D" href="#pyboy.core.opcodes.RRC_10D">RRC_10D</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRC_10E" href="#pyboy.core.opcodes.RRC_10E">RRC_10E</a></code></li>
<li><code><a title="pyboy.core.opcodes.RRC_10F" href="#pyboy.core.opcodes.RRC_10F">RRC_10F</a></code></li>
<li><code><a title="pyboy.core.opcodes.RR_118" href="#pyboy.core.opcodes.RR_118">RR_118</a></code></li>
<li><code><a title="pyboy.core.opcodes.RR_119" href="#pyboy.core.opcodes.RR_119">RR_119</a></code></li>
<li><code><a title="pyboy.core.opcodes.RR_11A" href="#pyboy.core.opcodes.RR_11A">RR_11A</a></code></li>
<li><code><a title="pyboy.core.opcodes.RR_11B" href="#pyboy.core.opcodes.RR_11B">RR_11B</a></code></li>
<li><code><a title="pyboy.core.opcodes.RR_11C" href="#pyboy.core.opcodes.RR_11C">RR_11C</a></code></li>
<li><code><a title="pyboy.core.opcodes.RR_11D" href="#pyboy.core.opcodes.RR_11D">RR_11D</a></code></li>
<li><code><a title="pyboy.core.opcodes.RR_11E" href="#pyboy.core.opcodes.RR_11E">RR_11E</a></code></li>
<li><code><a title="pyboy.core.opcodes.RR_11F" href="#pyboy.core.opcodes.RR_11F">RR_11F</a></code></li>
<li><code><a title="pyboy.core.opcodes.RST_C7" href="#pyboy.core.opcodes.RST_C7">RST_C7</a></code></li>
<li><code><a title="pyboy.core.opcodes.RST_CF" href="#pyboy.core.opcodes.RST_CF">RST_CF</a></code></li>
<li><code><a title="pyboy.core.opcodes.RST_D7" href="#pyboy.core.opcodes.RST_D7">RST_D7</a></code></li>
<li><code><a title="pyboy.core.opcodes.RST_DF" href="#pyboy.core.opcodes.RST_DF">RST_DF</a></code></li>
<li><code><a title="pyboy.core.opcodes.RST_E7" href="#pyboy.core.opcodes.RST_E7">RST_E7</a></code></li>
<li><code><a title="pyboy.core.opcodes.RST_EF" href="#pyboy.core.opcodes.RST_EF">RST_EF</a></code></li>
<li><code><a title="pyboy.core.opcodes.RST_F7" href="#pyboy.core.opcodes.RST_F7">RST_F7</a></code></li>
<li><code><a title="pyboy.core.opcodes.RST_FF" href="#pyboy.core.opcodes.RST_FF">RST_FF</a></code></li>
<li><code><a title="pyboy.core.opcodes.SBC_98" href="#pyboy.core.opcodes.SBC_98">SBC_98</a></code></li>
<li><code><a title="pyboy.core.opcodes.SBC_99" href="#pyboy.core.opcodes.SBC_99">SBC_99</a></code></li>
<li><code><a title="pyboy.core.opcodes.SBC_9A" href="#pyboy.core.opcodes.SBC_9A">SBC_9A</a></code></li>
<li><code><a title="pyboy.core.opcodes.SBC_9B" href="#pyboy.core.opcodes.SBC_9B">SBC_9B</a></code></li>
<li><code><a title="pyboy.core.opcodes.SBC_9C" href="#pyboy.core.opcodes.SBC_9C">SBC_9C</a></code></li>
<li><code><a title="pyboy.core.opcodes.SBC_9D" href="#pyboy.core.opcodes.SBC_9D">SBC_9D</a></code></li>
<li><code><a title="pyboy.core.opcodes.SBC_9E" href="#pyboy.core.opcodes.SBC_9E">SBC_9E</a></code></li>
<li><code><a title="pyboy.core.opcodes.SBC_9F" href="#pyboy.core.opcodes.SBC_9F">SBC_9F</a></code></li>
<li><code><a title="pyboy.core.opcodes.SBC_DE" href="#pyboy.core.opcodes.SBC_DE">SBC_DE</a></code></li>
<li><code><a title="pyboy.core.opcodes.SCF_37" href="#pyboy.core.opcodes.SCF_37">SCF_37</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C0" href="#pyboy.core.opcodes.SET_1C0">SET_1C0</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C1" href="#pyboy.core.opcodes.SET_1C1">SET_1C1</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C2" href="#pyboy.core.opcodes.SET_1C2">SET_1C2</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C3" href="#pyboy.core.opcodes.SET_1C3">SET_1C3</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C4" href="#pyboy.core.opcodes.SET_1C4">SET_1C4</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C5" href="#pyboy.core.opcodes.SET_1C5">SET_1C5</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C6" href="#pyboy.core.opcodes.SET_1C6">SET_1C6</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C7" href="#pyboy.core.opcodes.SET_1C7">SET_1C7</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C8" href="#pyboy.core.opcodes.SET_1C8">SET_1C8</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1C9" href="#pyboy.core.opcodes.SET_1C9">SET_1C9</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1CA" href="#pyboy.core.opcodes.SET_1CA">SET_1CA</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1CB" href="#pyboy.core.opcodes.SET_1CB">SET_1CB</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1CC" href="#pyboy.core.opcodes.SET_1CC">SET_1CC</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1CD" href="#pyboy.core.opcodes.SET_1CD">SET_1CD</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1CE" href="#pyboy.core.opcodes.SET_1CE">SET_1CE</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1CF" href="#pyboy.core.opcodes.SET_1CF">SET_1CF</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D0" href="#pyboy.core.opcodes.SET_1D0">SET_1D0</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D1" href="#pyboy.core.opcodes.SET_1D1">SET_1D1</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D2" href="#pyboy.core.opcodes.SET_1D2">SET_1D2</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D3" href="#pyboy.core.opcodes.SET_1D3">SET_1D3</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D4" href="#pyboy.core.opcodes.SET_1D4">SET_1D4</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D5" href="#pyboy.core.opcodes.SET_1D5">SET_1D5</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D6" href="#pyboy.core.opcodes.SET_1D6">SET_1D6</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D7" href="#pyboy.core.opcodes.SET_1D7">SET_1D7</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D8" href="#pyboy.core.opcodes.SET_1D8">SET_1D8</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1D9" href="#pyboy.core.opcodes.SET_1D9">SET_1D9</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1DA" href="#pyboy.core.opcodes.SET_1DA">SET_1DA</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1DB" href="#pyboy.core.opcodes.SET_1DB">SET_1DB</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1DC" href="#pyboy.core.opcodes.SET_1DC">SET_1DC</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1DD" href="#pyboy.core.opcodes.SET_1DD">SET_1DD</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1DE" href="#pyboy.core.opcodes.SET_1DE">SET_1DE</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1DF" href="#pyboy.core.opcodes.SET_1DF">SET_1DF</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E0" href="#pyboy.core.opcodes.SET_1E0">SET_1E0</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E1" href="#pyboy.core.opcodes.SET_1E1">SET_1E1</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E2" href="#pyboy.core.opcodes.SET_1E2">SET_1E2</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E3" href="#pyboy.core.opcodes.SET_1E3">SET_1E3</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E4" href="#pyboy.core.opcodes.SET_1E4">SET_1E4</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E5" href="#pyboy.core.opcodes.SET_1E5">SET_1E5</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E6" href="#pyboy.core.opcodes.SET_1E6">SET_1E6</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E7" href="#pyboy.core.opcodes.SET_1E7">SET_1E7</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E8" href="#pyboy.core.opcodes.SET_1E8">SET_1E8</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1E9" href="#pyboy.core.opcodes.SET_1E9">SET_1E9</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1EA" href="#pyboy.core.opcodes.SET_1EA">SET_1EA</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1EB" href="#pyboy.core.opcodes.SET_1EB">SET_1EB</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1EC" href="#pyboy.core.opcodes.SET_1EC">SET_1EC</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1ED" href="#pyboy.core.opcodes.SET_1ED">SET_1ED</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1EE" href="#pyboy.core.opcodes.SET_1EE">SET_1EE</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1EF" href="#pyboy.core.opcodes.SET_1EF">SET_1EF</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F0" href="#pyboy.core.opcodes.SET_1F0">SET_1F0</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F1" href="#pyboy.core.opcodes.SET_1F1">SET_1F1</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F2" href="#pyboy.core.opcodes.SET_1F2">SET_1F2</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F3" href="#pyboy.core.opcodes.SET_1F3">SET_1F3</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F4" href="#pyboy.core.opcodes.SET_1F4">SET_1F4</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F5" href="#pyboy.core.opcodes.SET_1F5">SET_1F5</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F6" href="#pyboy.core.opcodes.SET_1F6">SET_1F6</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F7" href="#pyboy.core.opcodes.SET_1F7">SET_1F7</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F8" href="#pyboy.core.opcodes.SET_1F8">SET_1F8</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1F9" href="#pyboy.core.opcodes.SET_1F9">SET_1F9</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1FA" href="#pyboy.core.opcodes.SET_1FA">SET_1FA</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1FB" href="#pyboy.core.opcodes.SET_1FB">SET_1FB</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1FC" href="#pyboy.core.opcodes.SET_1FC">SET_1FC</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1FD" href="#pyboy.core.opcodes.SET_1FD">SET_1FD</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1FE" href="#pyboy.core.opcodes.SET_1FE">SET_1FE</a></code></li>
<li><code><a title="pyboy.core.opcodes.SET_1FF" href="#pyboy.core.opcodes.SET_1FF">SET_1FF</a></code></li>
<li><code><a title="pyboy.core.opcodes.SLA_120" href="#pyboy.core.opcodes.SLA_120">SLA_120</a></code></li>
<li><code><a title="pyboy.core.opcodes.SLA_121" href="#pyboy.core.opcodes.SLA_121">SLA_121</a></code></li>
<li><code><a title="pyboy.core.opcodes.SLA_122" href="#pyboy.core.opcodes.SLA_122">SLA_122</a></code></li>
<li><code><a title="pyboy.core.opcodes.SLA_123" href="#pyboy.core.opcodes.SLA_123">SLA_123</a></code></li>
<li><code><a title="pyboy.core.opcodes.SLA_124" href="#pyboy.core.opcodes.SLA_124">SLA_124</a></code></li>
<li><code><a title="pyboy.core.opcodes.SLA_125" href="#pyboy.core.opcodes.SLA_125">SLA_125</a></code></li>
<li><code><a title="pyboy.core.opcodes.SLA_126" href="#pyboy.core.opcodes.SLA_126">SLA_126</a></code></li>
<li><code><a title="pyboy.core.opcodes.SLA_127" href="#pyboy.core.opcodes.SLA_127">SLA_127</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRA_128" href="#pyboy.core.opcodes.SRA_128">SRA_128</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRA_129" href="#pyboy.core.opcodes.SRA_129">SRA_129</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRA_12A" href="#pyboy.core.opcodes.SRA_12A">SRA_12A</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRA_12B" href="#pyboy.core.opcodes.SRA_12B">SRA_12B</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRA_12C" href="#pyboy.core.opcodes.SRA_12C">SRA_12C</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRA_12D" href="#pyboy.core.opcodes.SRA_12D">SRA_12D</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRA_12E" href="#pyboy.core.opcodes.SRA_12E">SRA_12E</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRA_12F" href="#pyboy.core.opcodes.SRA_12F">SRA_12F</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRL_138" href="#pyboy.core.opcodes.SRL_138">SRL_138</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRL_139" href="#pyboy.core.opcodes.SRL_139">SRL_139</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRL_13A" href="#pyboy.core.opcodes.SRL_13A">SRL_13A</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRL_13B" href="#pyboy.core.opcodes.SRL_13B">SRL_13B</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRL_13C" href="#pyboy.core.opcodes.SRL_13C">SRL_13C</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRL_13D" href="#pyboy.core.opcodes.SRL_13D">SRL_13D</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRL_13E" href="#pyboy.core.opcodes.SRL_13E">SRL_13E</a></code></li>
<li><code><a title="pyboy.core.opcodes.SRL_13F" href="#pyboy.core.opcodes.SRL_13F">SRL_13F</a></code></li>
<li><code><a title="pyboy.core.opcodes.STOP_10" href="#pyboy.core.opcodes.STOP_10">STOP_10</a></code></li>
<li><code><a title="pyboy.core.opcodes.SUB_90" href="#pyboy.core.opcodes.SUB_90">SUB_90</a></code></li>
<li><code><a title="pyboy.core.opcodes.SUB_91" href="#pyboy.core.opcodes.SUB_91">SUB_91</a></code></li>
<li><code><a title="pyboy.core.opcodes.SUB_92" href="#pyboy.core.opcodes.SUB_92">SUB_92</a></code></li>
<li><code><a title="pyboy.core.opcodes.SUB_93" href="#pyboy.core.opcodes.SUB_93">SUB_93</a></code></li>
<li><code><a title="pyboy.core.opcodes.SUB_94" href="#pyboy.core.opcodes.SUB_94">SUB_94</a></code></li>
<li><code><a title="pyboy.core.opcodes.SUB_95" href="#pyboy.core.opcodes.SUB_95">SUB_95</a></code></li>
<li><code><a title="pyboy.core.opcodes.SUB_96" href="#pyboy.core.opcodes.SUB_96">SUB_96</a></code></li>
<li><code><a title="pyboy.core.opcodes.SUB_97" href="#pyboy.core.opcodes.SUB_97">SUB_97</a></code></li>
<li><code><a title="pyboy.core.opcodes.SUB_D6" href="#pyboy.core.opcodes.SUB_D6">SUB_D6</a></code></li>
<li><code><a title="pyboy.core.opcodes.SWAP_130" href="#pyboy.core.opcodes.SWAP_130">SWAP_130</a></code></li>
<li><code><a title="pyboy.core.opcodes.SWAP_131" href="#pyboy.core.opcodes.SWAP_131">SWAP_131</a></code></li>
<li><code><a title="pyboy.core.opcodes.SWAP_132" href="#pyboy.core.opcodes.SWAP_132">SWAP_132</a></code></li>
<li><code><a title="pyboy.core.opcodes.SWAP_133" href="#pyboy.core.opcodes.SWAP_133">SWAP_133</a></code></li>
<li><code><a title="pyboy.core.opcodes.SWAP_134" href="#pyboy.core.opcodes.SWAP_134">SWAP_134</a></code></li>
<li><code><a title="pyboy.core.opcodes.SWAP_135" href="#pyboy.core.opcodes.SWAP_135">SWAP_135</a></code></li>
<li><code><a title="pyboy.core.opcodes.SWAP_136" href="#pyboy.core.opcodes.SWAP_136">SWAP_136</a></code></li>
<li><code><a title="pyboy.core.opcodes.SWAP_137" href="#pyboy.core.opcodes.SWAP_137">SWAP_137</a></code></li>
<li><code><a title="pyboy.core.opcodes.XOR_A8" href="#pyboy.core.opcodes.XOR_A8">XOR_A8</a></code></li>
<li><code><a title="pyboy.core.opcodes.XOR_A9" href="#pyboy.core.opcodes.XOR_A9">XOR_A9</a></code></li>
<li><code><a title="pyboy.core.opcodes.XOR_AA" href="#pyboy.core.opcodes.XOR_AA">XOR_AA</a></code></li>
<li><code><a title="pyboy.core.opcodes.XOR_AB" href="#pyboy.core.opcodes.XOR_AB">XOR_AB</a></code></li>
<li><code><a title="pyboy.core.opcodes.XOR_AC" href="#pyboy.core.opcodes.XOR_AC">XOR_AC</a></code></li>
<li><code><a title="pyboy.core.opcodes.XOR_AD" href="#pyboy.core.opcodes.XOR_AD">XOR_AD</a></code></li>
<li><code><a title="pyboy.core.opcodes.XOR_AE" href="#pyboy.core.opcodes.XOR_AE">XOR_AE</a></code></li>
<li><code><a title="pyboy.core.opcodes.XOR_AF" href="#pyboy.core.opcodes.XOR_AF">XOR_AF</a></code></li>
<li><code><a title="pyboy.core.opcodes.XOR_EE" href="#pyboy.core.opcodes.XOR_EE">XOR_EE</a></code></li>
<li><code><a title="pyboy.core.opcodes.execute_opcode" href="#pyboy.core.opcodes.execute_opcode">execute_opcode</a></code></li>
<li><code><a title="pyboy.core.opcodes.no_opcode" href="#pyboy.core.opcodes.no_opcode">no_opcode</a></code></li>
<li><code><a title="pyboy.core.opcodes.opcode_length" href="#pyboy.core.opcodes.opcode_length">opcode_length</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.6.3</a>.</p>
</footer>
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/highlight.min.js"></script>
<script>hljs.initHighlightingOnLoad()</script>
</body>
</html>