Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1		6	6		#r21
hw_input_global_wrapper_stencil$d_reg__U2		6	7		#r22
hw_input_global_wrapper_stencil$d_reg__U3		3	10		#r23
hw_input_global_wrapper_stencil$d_reg__U4		5	11		#r24
hw_input_global_wrapper_stencil$d_reg__U5		11	9		#r25
hw_input_global_wrapper_stencil$d_reg__U6		11	8		#r26
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_blur_unnormalized_stencil_1_11_garnet		3	9		#m7
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I6
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I20
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i140193385796624_i140193388080144		4	7		#p19
op_hcompute_blur_stencil$inner_compute$i140193455011856_i140193374520720		4	6		#p18
op_hcompute_blur_unnormalized_stencil$inner_compute$i140193388788496_i140193374520720		12	6		#p5
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193382207632_i140193408835728		6	8		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193382208400_i140193408835728		4	10		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193382210768_i140193408835728		4	9		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193384067216_i140193408835728		6	7		#p9
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193384067664_i140193388134160		5	7		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193396571152_i140193408835728		5	10		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193396571984_i140193408835728		5	9		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193405829584_i140193408835728		12	8		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193405829968_i140193408835728		10	7		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140193405831376_i140193388155408		12	7		#p16
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
