{
  "module_name": "mt8192-afe-pcm.c",
  "hash_id": "a02dab3dd560eb72ff5eb040a41edd6123a939041d267fe1b9132ec24976c54d",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8192/mt8192-afe-pcm.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/delay.h>\n#include <linux/dma-mapping.h>\n#include <linux/module.h>\n#include <linux/mfd/syscon.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/pm_runtime.h>\n#include <linux/reset.h>\n#include <sound/soc.h>\n\n#include \"../common/mtk-afe-fe-dai.h\"\n#include \"../common/mtk-afe-platform-driver.h\"\n\n#include \"mt8192-afe-common.h\"\n#include \"mt8192-afe-clk.h\"\n#include \"mt8192-afe-gpio.h\"\n#include \"mt8192-interconnection.h\"\n\nstatic const struct snd_pcm_hardware mt8192_afe_hardware = {\n\t.info = (SNDRV_PCM_INFO_MMAP |\n\t\t SNDRV_PCM_INFO_INTERLEAVED |\n\t\t SNDRV_PCM_INFO_MMAP_VALID),\n\t.formats = (SNDRV_PCM_FMTBIT_S16_LE |\n\t\t    SNDRV_PCM_FMTBIT_S24_LE |\n\t\t    SNDRV_PCM_FMTBIT_S32_LE),\n\t.period_bytes_min = 96,\n\t.period_bytes_max = 4 * 48 * 1024,\n\t.periods_min = 2,\n\t.periods_max = 256,\n\t.buffer_bytes_max = 4 * 48 * 1024,\n\t.fifo_size = 0,\n};\n\nstatic int mt8192_memif_fs(struct snd_pcm_substream *substream,\n\t\t\t   unsigned int rate)\n{\n\tstruct snd_soc_pcm_runtime *rtd = asoc_substream_to_rtd(substream);\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_rtdcom_lookup(rtd, AFE_PCM_NAME);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\tint id = asoc_rtd_to_cpu(rtd, 0)->id;\n\n\treturn mt8192_rate_transform(afe->dev, rate, id);\n}\n\nstatic int mt8192_get_dai_fs(struct mtk_base_afe *afe,\n\t\t\t     int dai_id, unsigned int rate)\n{\n\treturn mt8192_rate_transform(afe->dev, rate, dai_id);\n}\n\nstatic int mt8192_irq_fs(struct snd_pcm_substream *substream, unsigned int rate)\n{\n\tstruct snd_soc_pcm_runtime *rtd = asoc_substream_to_rtd(substream);\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_rtdcom_lookup(rtd, AFE_PCM_NAME);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\n\treturn mt8192_general_rate_transform(afe->dev, rate);\n}\n\nstatic int mt8192_get_memif_pbuf_size(struct snd_pcm_substream *substream)\n{\n\tstruct snd_pcm_runtime *runtime = substream->runtime;\n\n\tif ((runtime->period_size * 1000) / runtime->rate > 10)\n\t\treturn MT8192_MEMIF_PBUF_SIZE_256_BYTES;\n\telse\n\t\treturn MT8192_MEMIF_PBUF_SIZE_32_BYTES;\n}\n\n#define MTK_PCM_RATES (SNDRV_PCM_RATE_8000_48000 |\\\n\t\t       SNDRV_PCM_RATE_88200 |\\\n\t\t       SNDRV_PCM_RATE_96000 |\\\n\t\t       SNDRV_PCM_RATE_176400 |\\\n\t\t       SNDRV_PCM_RATE_192000)\n\n#define MTK_PCM_DAI_RATES (SNDRV_PCM_RATE_8000 |\\\n\t\t\t   SNDRV_PCM_RATE_16000 |\\\n\t\t\t   SNDRV_PCM_RATE_32000 |\\\n\t\t\t   SNDRV_PCM_RATE_48000)\n\n#define MTK_PCM_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S32_LE)\n\nstatic struct snd_soc_dai_driver mt8192_memif_dai_driver[] = {\n\t \n\t{\n\t\t.name = \"DL1\",\n\t\t.id = MT8192_MEMIF_DL1,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL1\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL12\",\n\t\t.id = MT8192_MEMIF_DL12,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL12\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL2\",\n\t\t.id = MT8192_MEMIF_DL2,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL2\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL3\",\n\t\t.id = MT8192_MEMIF_DL3,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL3\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL4\",\n\t\t.id = MT8192_MEMIF_DL4,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL4\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL5\",\n\t\t.id = MT8192_MEMIF_DL5,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL5\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL6\",\n\t\t.id = MT8192_MEMIF_DL6,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL6\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL7\",\n\t\t.id = MT8192_MEMIF_DL7,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL7\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL8\",\n\t\t.id = MT8192_MEMIF_DL8,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL8\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"DL9\",\n\t\t.id = MT8192_MEMIF_DL9,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL9\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL1\",\n\t\t.id = MT8192_MEMIF_VUL12,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL1\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 4,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL2\",\n\t\t.id = MT8192_MEMIF_AWB,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL2\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL3\",\n\t\t.id = MT8192_MEMIF_VUL2,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL3\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL4\",\n\t\t.id = MT8192_MEMIF_AWB2,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL4\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL5\",\n\t\t.id = MT8192_MEMIF_VUL3,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL5\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL6\",\n\t\t.id = MT8192_MEMIF_VUL4,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL6\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL7\",\n\t\t.id = MT8192_MEMIF_VUL5,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL7\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL8\",\n\t\t.id = MT8192_MEMIF_VUL6,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL8\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL_MONO_1\",\n\t\t.id = MT8192_MEMIF_MOD_DAI,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL_MONO_1\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_DAI_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL_MONO_2\",\n\t\t.id = MT8192_MEMIF_DAI,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL_MONO_2\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_DAI_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL_MONO_3\",\n\t\t.id = MT8192_MEMIF_DAI2,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL_MONO_3\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_DAI_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"HDMI\",\n\t\t.id = MT8192_MEMIF_HDMI,\n\t\t.playback = {\n\t\t\t.stream_name = \"HDMI\",\n\t\t\t.channels_min = 2,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n};\n\nstatic int ul_tinyconn_event(struct snd_soc_dapm_widget *w,\n\t\t\t     struct snd_kcontrol *kcontrol,\n\t\t\t     int event)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tunsigned int reg_shift;\n\tunsigned int reg_mask_shift;\n\n\tdev_dbg(afe->dev, \"%s(), event 0x%x\\n\", __func__, event);\n\n\tif (strstr(w->name, \"UL1\")) {\n\t\treg_shift = VUL1_USE_TINY_SFT;\n\t\treg_mask_shift = VUL1_USE_TINY_MASK_SFT;\n\t} else if (strstr(w->name, \"UL2\")) {\n\t\treg_shift = VUL2_USE_TINY_SFT;\n\t\treg_mask_shift = VUL2_USE_TINY_MASK_SFT;\n\t} else if (strstr(w->name, \"UL3\")) {\n\t\treg_shift = VUL12_USE_TINY_SFT;\n\t\treg_mask_shift = VUL12_USE_TINY_MASK_SFT;\n\t} else if (strstr(w->name, \"UL4\")) {\n\t\treg_shift = AWB2_USE_TINY_SFT;\n\t\treg_mask_shift = AWB2_USE_TINY_MASK_SFT;\n\t} else {\n\t\treg_shift = AWB2_USE_TINY_SFT;\n\t\treg_mask_shift = AWB2_USE_TINY_MASK_SFT;\n\t\tdev_warn(afe->dev, \"%s(), err widget name %s, default use UL4\",\n\t\t\t __func__, w->name);\n\t}\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tregmap_update_bits(afe->regmap, AFE_MEMIF_CONN, reg_mask_shift,\n\t\t\t\t   0x1 << reg_shift);\n\t\tbreak;\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tregmap_update_bits(afe->regmap, AFE_MEMIF_CONN, reg_mask_shift,\n\t\t\t\t   0x0 << reg_shift);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\n \nstatic const struct snd_kcontrol_new memif_ul1_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN21,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN21,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH3\", AFE_CONN21,\n\t\t\t\t    I_ADDA_UL_CH3, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul1_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN22,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN22,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH3\", AFE_CONN22,\n\t\t\t\t    I_ADDA_UL_CH3, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH4\", AFE_CONN22,\n\t\t\t\t    I_ADDA_UL_CH4, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul1_ch3_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN9,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN9,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH3\", AFE_CONN9,\n\t\t\t\t    I_ADDA_UL_CH3, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul1_ch4_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN10,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN10,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH3\", AFE_CONN10,\n\t\t\t\t    I_ADDA_UL_CH3, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH4\", AFE_CONN10,\n\t\t\t\t    I_ADDA_UL_CH4, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul2_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S0_CH1\", AFE_CONN5,\n\t\t\t\t    I_I2S0_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH1\", AFE_CONN5,\n\t\t\t\t    I_DL1_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL12_CH1\", AFE_CONN5,\n\t\t\t\t    I_DL12_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH1\", AFE_CONN5,\n\t\t\t\t    I_DL2_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH1\", AFE_CONN5,\n\t\t\t\t    I_DL3_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL4_CH1\", AFE_CONN5_1,\n\t\t\t\t    I_DL4_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL5_CH1\", AFE_CONN5_1,\n\t\t\t\t    I_DL5_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL6_CH1\", AFE_CONN5_1,\n\t\t\t\t    I_DL6_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH1\", AFE_CONN5,\n\t\t\t\t    I_PCM_1_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH1\", AFE_CONN5,\n\t\t\t\t    I_PCM_2_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S2_CH1\", AFE_CONN5,\n\t\t\t\t    I_I2S2_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S6_CH1\", AFE_CONN5_1,\n\t\t\t\t    I_I2S6_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S8_CH1\", AFE_CONN5_1,\n\t\t\t\t    I_I2S8_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"CONNSYS_I2S_CH1\", AFE_CONN5_1,\n\t\t\t\t    I_CONNSYS_I2S_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"SRC_1_OUT_CH1\", AFE_CONN5_1,\n\t\t\t\t    I_SRC_1_OUT_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul2_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S0_CH2\", AFE_CONN6,\n\t\t\t\t    I_I2S0_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH2\", AFE_CONN6,\n\t\t\t\t    I_DL1_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL12_CH2\", AFE_CONN6,\n\t\t\t\t    I_DL12_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH2\", AFE_CONN6,\n\t\t\t\t    I_DL2_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH2\", AFE_CONN6,\n\t\t\t\t    I_DL3_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL4_CH2\", AFE_CONN6_1,\n\t\t\t\t    I_DL4_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL5_CH2\", AFE_CONN6_1,\n\t\t\t\t    I_DL5_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL6_CH2\", AFE_CONN6_1,\n\t\t\t\t    I_DL6_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH1\", AFE_CONN6,\n\t\t\t\t    I_PCM_1_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH1\", AFE_CONN6,\n\t\t\t\t    I_PCM_2_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S2_CH2\", AFE_CONN6,\n\t\t\t\t    I_I2S2_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S6_CH2\", AFE_CONN6_1,\n\t\t\t\t    I_I2S6_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S8_CH2\", AFE_CONN6_1,\n\t\t\t\t    I_I2S8_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"CONNSYS_I2S_CH2\", AFE_CONN6_1,\n\t\t\t\t    I_CONNSYS_I2S_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"SRC_1_OUT_CH2\", AFE_CONN6_1,\n\t\t\t\t    I_SRC_1_OUT_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul3_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"CONNSYS_I2S_CH1\", AFE_CONN32_1,\n\t\t\t\t    I_CONNSYS_I2S_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH1\", AFE_CONN32,\n\t\t\t\t    I_DL1_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH1\", AFE_CONN32,\n\t\t\t\t    I_DL2_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul3_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"CONNSYS_I2S_CH2\", AFE_CONN33_1,\n\t\t\t\t    I_CONNSYS_I2S_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul4_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN38,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S0_CH1\", AFE_CONN38,\n\t\t\t\t    I_I2S0_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul4_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN39,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I2S0_CH2\", AFE_CONN39,\n\t\t\t\t    I_I2S0_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul5_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN44,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul5_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN45,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul6_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN46,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH1\", AFE_CONN46,\n\t\t\t\t    I_DL1_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL12_CH1\", AFE_CONN46,\n\t\t\t\t    I_DL12_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL6_CH1\", AFE_CONN46_1,\n\t\t\t\t    I_DL6_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH1\", AFE_CONN46,\n\t\t\t\t    I_DL2_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH1\", AFE_CONN46,\n\t\t\t\t    I_DL3_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL4_CH1\", AFE_CONN46_1,\n\t\t\t\t    I_DL4_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH1\", AFE_CONN46,\n\t\t\t\t    I_PCM_1_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH1\", AFE_CONN46,\n\t\t\t\t    I_PCM_2_CAP_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul6_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN47,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH2\", AFE_CONN47,\n\t\t\t\t    I_DL1_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL12_CH2\", AFE_CONN47,\n\t\t\t\t    I_DL12_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL6_CH2\", AFE_CONN47_1,\n\t\t\t\t    I_DL6_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH2\", AFE_CONN47,\n\t\t\t\t    I_DL2_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH2\", AFE_CONN47,\n\t\t\t\t    I_DL3_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL4_CH2\", AFE_CONN47_1,\n\t\t\t\t    I_DL4_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH1\", AFE_CONN47,\n\t\t\t\t    I_PCM_1_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH1\", AFE_CONN47,\n\t\t\t\t    I_PCM_2_CAP_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul7_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN48,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul7_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN49,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul8_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN50,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul8_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2\", AFE_CONN51,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul_mono_1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH1\", AFE_CONN12,\n\t\t\t\t    I_PCM_1_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH1\", AFE_CONN12,\n\t\t\t\t    I_PCM_2_CAP_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul_mono_2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN11,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new memif_ul_mono_3_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1\", AFE_CONN35,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n};\n\n \nenum {\n\tTINYCONN_CH1_MUX_I2S0 = 0x14,\n\tTINYCONN_CH2_MUX_I2S0 = 0x15,\n\tTINYCONN_CH1_MUX_I2S6 = 0x1a,\n\tTINYCONN_CH2_MUX_I2S6 = 0x1b,\n\tTINYCONN_CH1_MUX_I2S8 = 0x1c,\n\tTINYCONN_CH2_MUX_I2S8 = 0x1d,\n\tTINYCONN_MUX_NONE = 0x1f,\n};\n\nstatic const char * const tinyconn_mux_map[] = {\n\t\"NONE\",\n\t\"I2S0_CH1\",\n\t\"I2S0_CH2\",\n\t\"I2S6_CH1\",\n\t\"I2S6_CH2\",\n\t\"I2S8_CH1\",\n\t\"I2S8_CH2\",\n};\n\nstatic int tinyconn_mux_map_value[] = {\n\tTINYCONN_MUX_NONE,\n\tTINYCONN_CH1_MUX_I2S0,\n\tTINYCONN_CH2_MUX_I2S0,\n\tTINYCONN_CH1_MUX_I2S6,\n\tTINYCONN_CH2_MUX_I2S6,\n\tTINYCONN_CH1_MUX_I2S8,\n\tTINYCONN_CH2_MUX_I2S8,\n};\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul4_tinyconn_ch1_mux_map_enum,\n\t\t\t\t  AFE_TINY_CONN0,\n\t\t\t\t  O_2_CFG_SFT,\n\t\t\t\t  O_2_CFG_MASK,\n\t\t\t\t  tinyconn_mux_map,\n\t\t\t\t  tinyconn_mux_map_value);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul4_tinyconn_ch2_mux_map_enum,\n\t\t\t\t  AFE_TINY_CONN0,\n\t\t\t\t  O_3_CFG_SFT,\n\t\t\t\t  O_3_CFG_MASK,\n\t\t\t\t  tinyconn_mux_map,\n\t\t\t\t  tinyconn_mux_map_value);\n\nstatic const struct snd_kcontrol_new ul4_tinyconn_ch1_mux_control =\n\tSOC_DAPM_ENUM(\"UL4_TINYCONN_CH1_MUX\", ul4_tinyconn_ch1_mux_map_enum);\nstatic const struct snd_kcontrol_new ul4_tinyconn_ch2_mux_control =\n\tSOC_DAPM_ENUM(\"UL4_TINYCONN_CH2_MUX\", ul4_tinyconn_ch2_mux_map_enum);\n\nstatic const struct snd_soc_dapm_widget mt8192_memif_widgets[] = {\n\t \n\tSND_SOC_DAPM_MIXER(\"UL1_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul1_ch1_mix, ARRAY_SIZE(memif_ul1_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL1_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul1_ch2_mix, ARRAY_SIZE(memif_ul1_ch2_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL1_CH3\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul1_ch3_mix, ARRAY_SIZE(memif_ul1_ch3_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL1_CH4\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul1_ch4_mix, ARRAY_SIZE(memif_ul1_ch4_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL2_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul2_ch1_mix, ARRAY_SIZE(memif_ul2_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL2_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul2_ch2_mix, ARRAY_SIZE(memif_ul2_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL3_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul3_ch1_mix, ARRAY_SIZE(memif_ul3_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL3_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul3_ch2_mix, ARRAY_SIZE(memif_ul3_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL4_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul4_ch1_mix, ARRAY_SIZE(memif_ul4_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL4_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul4_ch2_mix, ARRAY_SIZE(memif_ul4_ch2_mix)),\n\tSND_SOC_DAPM_MUX_E(\"UL4_TINYCONN_CH1_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t   &ul4_tinyconn_ch1_mux_control,\n\t\t\t   ul_tinyconn_event,\n\t\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),\n\tSND_SOC_DAPM_MUX_E(\"UL4_TINYCONN_CH2_MUX\", SND_SOC_NOPM, 0, 0,\n\t\t\t   &ul4_tinyconn_ch2_mux_control,\n\t\t\t   ul_tinyconn_event,\n\t\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),\n\n\tSND_SOC_DAPM_MIXER(\"UL5_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul5_ch1_mix, ARRAY_SIZE(memif_ul5_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL5_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul5_ch2_mix, ARRAY_SIZE(memif_ul5_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL6_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul6_ch1_mix, ARRAY_SIZE(memif_ul6_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL6_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul6_ch2_mix, ARRAY_SIZE(memif_ul6_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL7_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul7_ch1_mix, ARRAY_SIZE(memif_ul7_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL7_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul7_ch2_mix, ARRAY_SIZE(memif_ul7_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL8_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul8_ch1_mix, ARRAY_SIZE(memif_ul8_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"UL8_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul8_ch2_mix, ARRAY_SIZE(memif_ul8_ch2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL_MONO_1_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul_mono_1_mix,\n\t\t\t   ARRAY_SIZE(memif_ul_mono_1_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL_MONO_2_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul_mono_2_mix,\n\t\t\t   ARRAY_SIZE(memif_ul_mono_2_mix)),\n\n\tSND_SOC_DAPM_MIXER(\"UL_MONO_3_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   memif_ul_mono_3_mix,\n\t\t\t   ARRAY_SIZE(memif_ul_mono_3_mix)),\n\n\tSND_SOC_DAPM_INPUT(\"UL1_VIRTUAL_INPUT\"),\n\tSND_SOC_DAPM_INPUT(\"UL2_VIRTUAL_INPUT\"),\n\tSND_SOC_DAPM_INPUT(\"UL6_VIRTUAL_INPUT\"),\n};\n\nstatic const struct snd_soc_dapm_route mt8192_memif_routes[] = {\n\t{\"UL1\", NULL, \"UL1_CH1\"},\n\t{\"UL1\", NULL, \"UL1_CH2\"},\n\t{\"UL1\", NULL, \"UL1_CH3\"},\n\t{\"UL1\", NULL, \"UL1_CH4\"},\n\t{\"UL1_CH1\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\t{\"UL1_CH1\", \"ADDA_UL_CH2\", \"ADDA_UL_Mux\"},\n\t{\"UL1_CH1\", \"ADDA_UL_CH3\", \"ADDA_CH34_UL_Mux\"},\n\t{\"UL1_CH2\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\t{\"UL1_CH2\", \"ADDA_UL_CH2\", \"ADDA_UL_Mux\"},\n\t{\"UL1_CH2\", \"ADDA_UL_CH3\", \"ADDA_CH34_UL_Mux\"},\n\t{\"UL1_CH2\", \"ADDA_UL_CH4\", \"ADDA_CH34_UL_Mux\"},\n\t{\"UL1_CH3\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\t{\"UL1_CH3\", \"ADDA_UL_CH2\", \"ADDA_UL_Mux\"},\n\t{\"UL1_CH3\", \"ADDA_UL_CH3\", \"ADDA_CH34_UL_Mux\"},\n\t{\"UL1_CH4\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\t{\"UL1_CH4\", \"ADDA_UL_CH2\", \"ADDA_UL_Mux\"},\n\t{\"UL1_CH4\", \"ADDA_UL_CH3\", \"ADDA_CH34_UL_Mux\"},\n\t{\"UL1_CH4\", \"ADDA_UL_CH4\", \"ADDA_CH34_UL_Mux\"},\n\n\t{\"UL2\", NULL, \"UL2_CH1\"},\n\t{\"UL2\", NULL, \"UL2_CH2\"},\n\t{\"UL2_CH1\", \"I2S0_CH1\", \"I2S0\"},\n\t{\"UL2_CH2\", \"I2S0_CH2\", \"I2S0\"},\n\t{\"UL2_CH1\", \"I2S2_CH1\", \"I2S2\"},\n\t{\"UL2_CH2\", \"I2S2_CH2\", \"I2S2\"},\n\t{\"UL2_CH1\", \"I2S6_CH1\", \"I2S6\"},\n\t{\"UL2_CH2\", \"I2S6_CH2\", \"I2S6\"},\n\t{\"UL2_CH1\", \"I2S8_CH1\", \"I2S8\"},\n\t{\"UL2_CH2\", \"I2S8_CH2\", \"I2S8\"},\n\n\t{\"UL2_CH1\", \"PCM_1_CAP_CH1\", \"PCM 1 Capture\"},\n\t{\"UL2_CH2\", \"PCM_1_CAP_CH1\", \"PCM 1 Capture\"},\n\t{\"UL2_CH1\", \"PCM_2_CAP_CH1\", \"PCM 2 Capture\"},\n\t{\"UL2_CH2\", \"PCM_2_CAP_CH1\", \"PCM 2 Capture\"},\n\n\t{\"UL_MONO_1\", NULL, \"UL_MONO_1_CH1\"},\n\t{\"UL_MONO_1_CH1\", \"PCM_1_CAP_CH1\", \"PCM 1 Capture\"},\n\t{\"UL_MONO_1_CH1\", \"PCM_2_CAP_CH1\", \"PCM 2 Capture\"},\n\n\t{\"UL_MONO_2\", NULL, \"UL_MONO_2_CH1\"},\n\t{\"UL_MONO_2_CH1\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\n\t{\"UL_MONO_3\", NULL, \"UL_MONO_3_CH1\"},\n\t{\"UL_MONO_3_CH1\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\n\t{\"UL2_CH1\", \"CONNSYS_I2S_CH1\", \"Connsys I2S\"},\n\t{\"UL2_CH2\", \"CONNSYS_I2S_CH2\", \"Connsys I2S\"},\n\n\t{\"UL3\", NULL, \"UL3_CH1\"},\n\t{\"UL3\", NULL, \"UL3_CH2\"},\n\t{\"UL3_CH1\", \"CONNSYS_I2S_CH1\", \"Connsys I2S\"},\n\t{\"UL3_CH2\", \"CONNSYS_I2S_CH2\", \"Connsys I2S\"},\n\n\t{\"UL4\", NULL, \"UL4_CH1\"},\n\t{\"UL4\", NULL, \"UL4_CH2\"},\n\t{\"UL4\", NULL, \"UL4_TINYCONN_CH1_MUX\"},\n\t{\"UL4\", NULL, \"UL4_TINYCONN_CH2_MUX\"},\n\t{\"UL4_CH1\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\t{\"UL4_CH2\", \"ADDA_UL_CH2\", \"ADDA_UL_Mux\"},\n\t{\"UL4_CH1\", \"I2S0_CH1\", \"I2S0\"},\n\t{\"UL4_CH2\", \"I2S0_CH2\", \"I2S0\"},\n\t{\"UL4_TINYCONN_CH1_MUX\", \"I2S0_CH1\", \"I2S0\"},\n\t{\"UL4_TINYCONN_CH2_MUX\", \"I2S0_CH2\", \"I2S0\"},\n\n\t{\"UL5\", NULL, \"UL5_CH1\"},\n\t{\"UL5\", NULL, \"UL5_CH2\"},\n\t{\"UL5_CH1\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\t{\"UL5_CH2\", \"ADDA_UL_CH2\", \"ADDA_UL_Mux\"},\n\n\t{\"UL6\", NULL, \"UL6_CH1\"},\n\t{\"UL6\", NULL, \"UL6_CH2\"},\n\n\t{\"UL6_CH1\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\t{\"UL6_CH2\", \"ADDA_UL_CH2\", \"ADDA_UL_Mux\"},\n\t{\"UL6_CH1\", \"PCM_1_CAP_CH1\", \"PCM 1 Capture\"},\n\t{\"UL6_CH2\", \"PCM_1_CAP_CH1\", \"PCM 1 Capture\"},\n\t{\"UL6_CH1\", \"PCM_2_CAP_CH1\", \"PCM 2 Capture\"},\n\t{\"UL6_CH2\", \"PCM_2_CAP_CH1\", \"PCM 2 Capture\"},\n\n\t{\"UL7\", NULL, \"UL7_CH1\"},\n\t{\"UL7\", NULL, \"UL7_CH2\"},\n\t{\"UL7_CH1\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\t{\"UL7_CH2\", \"ADDA_UL_CH2\", \"ADDA_UL_Mux\"},\n\n\t{\"UL8\", NULL, \"UL8_CH1\"},\n\t{\"UL8\", NULL, \"UL8_CH2\"},\n\t{\"UL8_CH1\", \"ADDA_UL_CH1\", \"ADDA_UL_Mux\"},\n\t{\"UL8_CH2\", \"ADDA_UL_CH2\", \"ADDA_UL_Mux\"},\n};\n\nstatic const struct mtk_base_memif_data memif_data[MT8192_MEMIF_NUM] = {\n\t[MT8192_MEMIF_DL1] = {\n\t\t.name = \"DL1\",\n\t\t.id = MT8192_MEMIF_DL1,\n\t\t.reg_ofs_base = AFE_DL1_BASE,\n\t\t.reg_ofs_cur = AFE_DL1_CUR,\n\t\t.reg_ofs_end = AFE_DL1_END,\n\t\t.reg_ofs_base_msb = AFE_DL1_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL1_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL1_END_MSB,\n\t\t.fs_reg = AFE_DL1_CON0,\n\t\t.fs_shift = DL1_MODE_SFT,\n\t\t.fs_maskbit = DL1_MODE_MASK,\n\t\t.mono_reg = AFE_DL1_CON0,\n\t\t.mono_shift = DL1_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL1_ON_SFT,\n\t\t.hd_reg = AFE_DL1_CON0,\n\t\t.hd_shift = DL1_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL1_CON0,\n\t\t.hd_align_mshift = DL1_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL1_CON0,\n\t\t.pbuf_shift = DL1_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL1_CON0,\n\t\t.minlen_shift = DL1_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DL12] = {\n\t\t.name = \"DL12\",\n\t\t.id = MT8192_MEMIF_DL12,\n\t\t.reg_ofs_base = AFE_DL12_BASE,\n\t\t.reg_ofs_cur = AFE_DL12_CUR,\n\t\t.reg_ofs_end = AFE_DL12_END,\n\t\t.reg_ofs_base_msb = AFE_DL12_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL12_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL12_END_MSB,\n\t\t.fs_reg = AFE_DL12_CON0,\n\t\t.fs_shift = DL12_MODE_SFT,\n\t\t.fs_maskbit = DL12_MODE_MASK,\n\t\t.mono_reg = AFE_DL12_CON0,\n\t\t.mono_shift = DL12_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL12_ON_SFT,\n\t\t.hd_reg = AFE_DL12_CON0,\n\t\t.hd_shift = DL12_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL12_CON0,\n\t\t.hd_align_mshift = DL12_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL12_CON0,\n\t\t.pbuf_shift = DL12_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL12_CON0,\n\t\t.minlen_shift = DL12_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DL2] = {\n\t\t.name = \"DL2\",\n\t\t.id = MT8192_MEMIF_DL2,\n\t\t.reg_ofs_base = AFE_DL2_BASE,\n\t\t.reg_ofs_cur = AFE_DL2_CUR,\n\t\t.reg_ofs_end = AFE_DL2_END,\n\t\t.reg_ofs_base_msb = AFE_DL2_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL2_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL2_END_MSB,\n\t\t.fs_reg = AFE_DL2_CON0,\n\t\t.fs_shift = DL2_MODE_SFT,\n\t\t.fs_maskbit = DL2_MODE_MASK,\n\t\t.mono_reg = AFE_DL2_CON0,\n\t\t.mono_shift = DL2_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL2_ON_SFT,\n\t\t.hd_reg = AFE_DL2_CON0,\n\t\t.hd_shift = DL2_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL2_CON0,\n\t\t.hd_align_mshift = DL2_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL2_CON0,\n\t\t.pbuf_shift = DL2_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL2_CON0,\n\t\t.minlen_shift = DL2_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DL3] = {\n\t\t.name = \"DL3\",\n\t\t.id = MT8192_MEMIF_DL3,\n\t\t.reg_ofs_base = AFE_DL3_BASE,\n\t\t.reg_ofs_cur = AFE_DL3_CUR,\n\t\t.reg_ofs_end = AFE_DL3_END,\n\t\t.reg_ofs_base_msb = AFE_DL3_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL3_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL3_END_MSB,\n\t\t.fs_reg = AFE_DL3_CON0,\n\t\t.fs_shift = DL3_MODE_SFT,\n\t\t.fs_maskbit = DL3_MODE_MASK,\n\t\t.mono_reg = AFE_DL3_CON0,\n\t\t.mono_shift = DL3_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL3_ON_SFT,\n\t\t.hd_reg = AFE_DL3_CON0,\n\t\t.hd_shift = DL3_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL3_CON0,\n\t\t.hd_align_mshift = DL3_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL3_CON0,\n\t\t.pbuf_shift = DL3_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL3_CON0,\n\t\t.minlen_shift = DL3_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DL4] = {\n\t\t.name = \"DL4\",\n\t\t.id = MT8192_MEMIF_DL4,\n\t\t.reg_ofs_base = AFE_DL4_BASE,\n\t\t.reg_ofs_cur = AFE_DL4_CUR,\n\t\t.reg_ofs_end = AFE_DL4_END,\n\t\t.reg_ofs_base_msb = AFE_DL4_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL4_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL4_END_MSB,\n\t\t.fs_reg = AFE_DL4_CON0,\n\t\t.fs_shift = DL4_MODE_SFT,\n\t\t.fs_maskbit = DL4_MODE_MASK,\n\t\t.mono_reg = AFE_DL4_CON0,\n\t\t.mono_shift = DL4_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL4_ON_SFT,\n\t\t.hd_reg = AFE_DL4_CON0,\n\t\t.hd_shift = DL4_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL4_CON0,\n\t\t.hd_align_mshift = DL4_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL4_CON0,\n\t\t.pbuf_shift = DL4_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL4_CON0,\n\t\t.minlen_shift = DL4_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DL5] = {\n\t\t.name = \"DL5\",\n\t\t.id = MT8192_MEMIF_DL5,\n\t\t.reg_ofs_base = AFE_DL5_BASE,\n\t\t.reg_ofs_cur = AFE_DL5_CUR,\n\t\t.reg_ofs_end = AFE_DL5_END,\n\t\t.reg_ofs_base_msb = AFE_DL5_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL5_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL5_END_MSB,\n\t\t.fs_reg = AFE_DL5_CON0,\n\t\t.fs_shift = DL5_MODE_SFT,\n\t\t.fs_maskbit = DL5_MODE_MASK,\n\t\t.mono_reg = AFE_DL5_CON0,\n\t\t.mono_shift = DL5_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL5_ON_SFT,\n\t\t.hd_reg = AFE_DL5_CON0,\n\t\t.hd_shift = DL5_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL5_CON0,\n\t\t.hd_align_mshift = DL5_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL5_CON0,\n\t\t.pbuf_shift = DL5_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL5_CON0,\n\t\t.minlen_shift = DL5_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DL6] = {\n\t\t.name = \"DL6\",\n\t\t.id = MT8192_MEMIF_DL6,\n\t\t.reg_ofs_base = AFE_DL6_BASE,\n\t\t.reg_ofs_cur = AFE_DL6_CUR,\n\t\t.reg_ofs_end = AFE_DL6_END,\n\t\t.reg_ofs_base_msb = AFE_DL6_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL6_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL6_END_MSB,\n\t\t.fs_reg = AFE_DL6_CON0,\n\t\t.fs_shift = DL6_MODE_SFT,\n\t\t.fs_maskbit = DL6_MODE_MASK,\n\t\t.mono_reg = AFE_DL6_CON0,\n\t\t.mono_shift = DL6_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL6_ON_SFT,\n\t\t.hd_reg = AFE_DL6_CON0,\n\t\t.hd_shift = DL6_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL6_CON0,\n\t\t.hd_align_mshift = DL6_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL6_CON0,\n\t\t.pbuf_shift = DL6_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL6_CON0,\n\t\t.minlen_shift = DL6_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DL7] = {\n\t\t.name = \"DL7\",\n\t\t.id = MT8192_MEMIF_DL7,\n\t\t.reg_ofs_base = AFE_DL7_BASE,\n\t\t.reg_ofs_cur = AFE_DL7_CUR,\n\t\t.reg_ofs_end = AFE_DL7_END,\n\t\t.reg_ofs_base_msb = AFE_DL7_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL7_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL7_END_MSB,\n\t\t.fs_reg = AFE_DL7_CON0,\n\t\t.fs_shift = DL7_MODE_SFT,\n\t\t.fs_maskbit = DL7_MODE_MASK,\n\t\t.mono_reg = AFE_DL7_CON0,\n\t\t.mono_shift = DL7_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL7_ON_SFT,\n\t\t.hd_reg = AFE_DL7_CON0,\n\t\t.hd_shift = DL7_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL7_CON0,\n\t\t.hd_align_mshift = DL7_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL7_CON0,\n\t\t.pbuf_shift = DL7_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL7_CON0,\n\t\t.minlen_shift = DL7_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DL8] = {\n\t\t.name = \"DL8\",\n\t\t.id = MT8192_MEMIF_DL8,\n\t\t.reg_ofs_base = AFE_DL8_BASE,\n\t\t.reg_ofs_cur = AFE_DL8_CUR,\n\t\t.reg_ofs_end = AFE_DL8_END,\n\t\t.reg_ofs_base_msb = AFE_DL8_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL8_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL8_END_MSB,\n\t\t.fs_reg = AFE_DL8_CON0,\n\t\t.fs_shift = DL8_MODE_SFT,\n\t\t.fs_maskbit = DL8_MODE_MASK,\n\t\t.mono_reg = AFE_DL8_CON0,\n\t\t.mono_shift = DL8_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL8_ON_SFT,\n\t\t.hd_reg = AFE_DL8_CON0,\n\t\t.hd_shift = DL8_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL8_CON0,\n\t\t.hd_align_mshift = DL8_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL8_CON0,\n\t\t.pbuf_shift = DL8_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL8_CON0,\n\t\t.minlen_shift = DL8_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DL9] = {\n\t\t.name = \"DL9\",\n\t\t.id = MT8192_MEMIF_DL9,\n\t\t.reg_ofs_base = AFE_DL9_BASE,\n\t\t.reg_ofs_cur = AFE_DL9_CUR,\n\t\t.reg_ofs_end = AFE_DL9_END,\n\t\t.reg_ofs_base_msb = AFE_DL9_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL9_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL9_END_MSB,\n\t\t.fs_reg = AFE_DL9_CON0,\n\t\t.fs_shift = DL9_MODE_SFT,\n\t\t.fs_maskbit = DL9_MODE_MASK,\n\t\t.mono_reg = AFE_DL9_CON0,\n\t\t.mono_shift = DL9_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DL9_ON_SFT,\n\t\t.hd_reg = AFE_DL9_CON0,\n\t\t.hd_shift = DL9_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL9_CON0,\n\t\t.hd_align_mshift = DL9_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL9_CON0,\n\t\t.pbuf_shift = DL9_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL9_CON0,\n\t\t.minlen_shift = DL9_MINLEN_SFT,\n\t},\n\t[MT8192_MEMIF_DAI] = {\n\t\t.name = \"DAI\",\n\t\t.id = MT8192_MEMIF_DAI,\n\t\t.reg_ofs_base = AFE_DAI_BASE,\n\t\t.reg_ofs_cur = AFE_DAI_CUR,\n\t\t.reg_ofs_end = AFE_DAI_END,\n\t\t.reg_ofs_base_msb = AFE_DAI_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DAI_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DAI_END_MSB,\n\t\t.fs_reg = AFE_DAI_CON0,\n\t\t.fs_shift = DAI_MODE_SFT,\n\t\t.fs_maskbit = DAI_MODE_MASK,\n\t\t.mono_reg = AFE_DAI_CON0,\n\t\t.mono_shift = DAI_DUPLICATE_WR_SFT,\n\t\t.mono_invert = 1,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DAI_ON_SFT,\n\t\t.hd_reg = AFE_DAI_CON0,\n\t\t.hd_shift = DAI_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DAI_CON0,\n\t\t.hd_align_mshift = DAI_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_MOD_DAI] = {\n\t\t.name = \"MOD_DAI\",\n\t\t.id = MT8192_MEMIF_MOD_DAI,\n\t\t.reg_ofs_base = AFE_MOD_DAI_BASE,\n\t\t.reg_ofs_cur = AFE_MOD_DAI_CUR,\n\t\t.reg_ofs_end = AFE_MOD_DAI_END,\n\t\t.reg_ofs_base_msb = AFE_MOD_DAI_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_MOD_DAI_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_MOD_DAI_END_MSB,\n\t\t.fs_reg = AFE_MOD_DAI_CON0,\n\t\t.fs_shift = MOD_DAI_MODE_SFT,\n\t\t.fs_maskbit = MOD_DAI_MODE_MASK,\n\t\t.mono_reg = AFE_MOD_DAI_CON0,\n\t\t.mono_shift = MOD_DAI_DUPLICATE_WR_SFT,\n\t\t.mono_invert = 1,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = MOD_DAI_ON_SFT,\n\t\t.hd_reg = AFE_MOD_DAI_CON0,\n\t\t.hd_shift = MOD_DAI_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_MOD_DAI_CON0,\n\t\t.hd_align_mshift = MOD_DAI_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_DAI2] = {\n\t\t.name = \"DAI2\",\n\t\t.id = MT8192_MEMIF_DAI2,\n\t\t.reg_ofs_base = AFE_DAI2_BASE,\n\t\t.reg_ofs_cur = AFE_DAI2_CUR,\n\t\t.reg_ofs_end = AFE_DAI2_END,\n\t\t.reg_ofs_base_msb = AFE_DAI2_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DAI2_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DAI2_END_MSB,\n\t\t.fs_reg = AFE_DAI2_CON0,\n\t\t.fs_shift = DAI2_MODE_SFT,\n\t\t.fs_maskbit = DAI2_MODE_MASK,\n\t\t.mono_reg = AFE_DAI2_CON0,\n\t\t.mono_shift = DAI2_DUPLICATE_WR_SFT,\n\t\t.mono_invert = 1,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = DAI2_ON_SFT,\n\t\t.hd_reg = AFE_DAI2_CON0,\n\t\t.hd_shift = DAI2_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DAI2_CON0,\n\t\t.hd_align_mshift = DAI2_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_VUL12] = {\n\t\t.name = \"VUL12\",\n\t\t.id = MT8192_MEMIF_VUL12,\n\t\t.reg_ofs_base = AFE_VUL12_BASE,\n\t\t.reg_ofs_cur = AFE_VUL12_CUR,\n\t\t.reg_ofs_end = AFE_VUL12_END,\n\t\t.reg_ofs_base_msb = AFE_VUL12_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_VUL12_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_VUL12_END_MSB,\n\t\t.fs_reg = AFE_VUL12_CON0,\n\t\t.fs_shift = VUL12_MODE_SFT,\n\t\t.fs_maskbit = VUL12_MODE_MASK,\n\t\t.mono_reg = AFE_VUL12_CON0,\n\t\t.mono_shift = VUL12_MONO_SFT,\n\t\t.quad_ch_reg = AFE_VUL12_CON0,\n\t\t.quad_ch_shift = VUL12_4CH_EN_SFT,\n\t\t.quad_ch_mask = VUL12_4CH_EN_MASK,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = VUL12_ON_SFT,\n\t\t.hd_reg = AFE_VUL12_CON0,\n\t\t.hd_shift = VUL12_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_VUL12_CON0,\n\t\t.hd_align_mshift = VUL12_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_VUL2] = {\n\t\t.name = \"VUL2\",\n\t\t.id = MT8192_MEMIF_VUL2,\n\t\t.reg_ofs_base = AFE_VUL2_BASE,\n\t\t.reg_ofs_cur = AFE_VUL2_CUR,\n\t\t.reg_ofs_end = AFE_VUL2_END,\n\t\t.reg_ofs_base_msb = AFE_VUL2_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_VUL2_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_VUL2_END_MSB,\n\t\t.fs_reg = AFE_VUL2_CON0,\n\t\t.fs_shift = VUL2_MODE_SFT,\n\t\t.fs_maskbit = VUL2_MODE_MASK,\n\t\t.mono_reg = AFE_VUL2_CON0,\n\t\t.mono_shift = VUL2_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = VUL2_ON_SFT,\n\t\t.hd_reg = AFE_VUL2_CON0,\n\t\t.hd_shift = VUL2_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_VUL2_CON0,\n\t\t.hd_align_mshift = VUL2_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_AWB] = {\n\t\t.name = \"AWB\",\n\t\t.id = MT8192_MEMIF_AWB,\n\t\t.reg_ofs_base = AFE_AWB_BASE,\n\t\t.reg_ofs_cur = AFE_AWB_CUR,\n\t\t.reg_ofs_end = AFE_AWB_END,\n\t\t.reg_ofs_base_msb = AFE_AWB_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_AWB_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_AWB_END_MSB,\n\t\t.fs_reg = AFE_AWB_CON0,\n\t\t.fs_shift = AWB_MODE_SFT,\n\t\t.fs_maskbit = AWB_MODE_MASK,\n\t\t.mono_reg = AFE_AWB_CON0,\n\t\t.mono_shift = AWB_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = AWB_ON_SFT,\n\t\t.hd_reg = AFE_AWB_CON0,\n\t\t.hd_shift = AWB_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_AWB_CON0,\n\t\t.hd_align_mshift = AWB_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_AWB2] = {\n\t\t.name = \"AWB2\",\n\t\t.id = MT8192_MEMIF_AWB2,\n\t\t.reg_ofs_base = AFE_AWB2_BASE,\n\t\t.reg_ofs_cur = AFE_AWB2_CUR,\n\t\t.reg_ofs_end = AFE_AWB2_END,\n\t\t.reg_ofs_base_msb = AFE_AWB2_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_AWB2_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_AWB2_END_MSB,\n\t\t.fs_reg = AFE_AWB2_CON0,\n\t\t.fs_shift = AWB2_MODE_SFT,\n\t\t.fs_maskbit = AWB2_MODE_MASK,\n\t\t.mono_reg = AFE_AWB2_CON0,\n\t\t.mono_shift = AWB2_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = AWB2_ON_SFT,\n\t\t.hd_reg = AFE_AWB2_CON0,\n\t\t.hd_shift = AWB2_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_AWB2_CON0,\n\t\t.hd_align_mshift = AWB2_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_VUL3] = {\n\t\t.name = \"VUL3\",\n\t\t.id = MT8192_MEMIF_VUL3,\n\t\t.reg_ofs_base = AFE_VUL3_BASE,\n\t\t.reg_ofs_cur = AFE_VUL3_CUR,\n\t\t.reg_ofs_end = AFE_VUL3_END,\n\t\t.reg_ofs_base_msb = AFE_VUL3_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_VUL3_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_VUL3_END_MSB,\n\t\t.fs_reg = AFE_VUL3_CON0,\n\t\t.fs_shift = VUL3_MODE_SFT,\n\t\t.fs_maskbit = VUL3_MODE_MASK,\n\t\t.mono_reg = AFE_VUL3_CON0,\n\t\t.mono_shift = VUL3_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = VUL3_ON_SFT,\n\t\t.hd_reg = AFE_VUL3_CON0,\n\t\t.hd_shift = VUL3_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_VUL3_CON0,\n\t\t.hd_align_mshift = VUL3_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_VUL4] = {\n\t\t.name = \"VUL4\",\n\t\t.id = MT8192_MEMIF_VUL4,\n\t\t.reg_ofs_base = AFE_VUL4_BASE,\n\t\t.reg_ofs_cur = AFE_VUL4_CUR,\n\t\t.reg_ofs_end = AFE_VUL4_END,\n\t\t.reg_ofs_base_msb = AFE_VUL4_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_VUL4_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_VUL4_END_MSB,\n\t\t.fs_reg = AFE_VUL4_CON0,\n\t\t.fs_shift = VUL4_MODE_SFT,\n\t\t.fs_maskbit = VUL4_MODE_MASK,\n\t\t.mono_reg = AFE_VUL4_CON0,\n\t\t.mono_shift = VUL4_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = VUL4_ON_SFT,\n\t\t.hd_reg = AFE_VUL4_CON0,\n\t\t.hd_shift = VUL4_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_VUL4_CON0,\n\t\t.hd_align_mshift = VUL4_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_VUL5] = {\n\t\t.name = \"VUL5\",\n\t\t.id = MT8192_MEMIF_VUL5,\n\t\t.reg_ofs_base = AFE_VUL5_BASE,\n\t\t.reg_ofs_cur = AFE_VUL5_CUR,\n\t\t.reg_ofs_end = AFE_VUL5_END,\n\t\t.reg_ofs_base_msb = AFE_VUL5_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_VUL5_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_VUL5_END_MSB,\n\t\t.fs_reg = AFE_VUL5_CON0,\n\t\t.fs_shift = VUL5_MODE_SFT,\n\t\t.fs_maskbit = VUL5_MODE_MASK,\n\t\t.mono_reg = AFE_VUL5_CON0,\n\t\t.mono_shift = VUL5_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = VUL5_ON_SFT,\n\t\t.hd_reg = AFE_VUL5_CON0,\n\t\t.hd_shift = VUL5_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_VUL5_CON0,\n\t\t.hd_align_mshift = VUL5_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_VUL6] = {\n\t\t.name = \"VUL6\",\n\t\t.id = MT8192_MEMIF_VUL6,\n\t\t.reg_ofs_base = AFE_VUL6_BASE,\n\t\t.reg_ofs_cur = AFE_VUL6_CUR,\n\t\t.reg_ofs_end = AFE_VUL6_END,\n\t\t.reg_ofs_base_msb = AFE_VUL6_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_VUL6_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_VUL6_END_MSB,\n\t\t.fs_reg = AFE_VUL6_CON0,\n\t\t.fs_shift = VUL6_MODE_SFT,\n\t\t.fs_maskbit = VUL6_MODE_MASK,\n\t\t.mono_reg = AFE_VUL6_CON0,\n\t\t.mono_shift = VUL6_MONO_SFT,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = VUL6_ON_SFT,\n\t\t.hd_reg = AFE_VUL6_CON0,\n\t\t.hd_shift = VUL6_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_VUL6_CON0,\n\t\t.hd_align_mshift = VUL6_HALIGN_SFT,\n\t},\n\t[MT8192_MEMIF_HDMI] = {\n\t\t.name = \"HDMI\",\n\t\t.id = MT8192_MEMIF_HDMI,\n\t\t.reg_ofs_base = AFE_HDMI_OUT_BASE,\n\t\t.reg_ofs_cur = AFE_HDMI_OUT_CUR,\n\t\t.reg_ofs_end = AFE_HDMI_OUT_END,\n\t\t.reg_ofs_base_msb = AFE_HDMI_OUT_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_HDMI_OUT_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_HDMI_OUT_END_MSB,\n\t\t.fs_reg = -1,\n\t\t.fs_shift = -1,\n\t\t.fs_maskbit = -1,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = -1,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = HDMI_OUT_ON_SFT,\n\t\t.hd_reg = AFE_HDMI_OUT_CON0,\n\t\t.hd_shift = HDMI_OUT_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_HDMI_OUT_CON0,\n\t\t.hd_align_mshift = HDMI_OUT_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_HDMI_OUT_CON0,\n\t\t.minlen_reg = AFE_HDMI_OUT_CON0,\n\t\t.minlen_shift = HDMI_OUT_MINLEN_SFT,\n\t},\n};\n\nstatic const struct mtk_base_irq_data irq_data[MT8192_IRQ_NUM] = {\n\t[MT8192_IRQ_0] = {\n\t\t.id = MT8192_IRQ_0,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT0,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ0_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ0_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ0_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ0_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_1] = {\n\t\t.id = MT8192_IRQ_1,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT1,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ1_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ1_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ1_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ1_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_2] = {\n\t\t.id = MT8192_IRQ_2,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT2,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ2_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ2_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ2_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ2_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_3] = {\n\t\t.id = MT8192_IRQ_3,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT3,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ3_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ3_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ3_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ3_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_4] = {\n\t\t.id = MT8192_IRQ_4,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT4,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ4_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ4_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ4_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ4_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_5] = {\n\t\t.id = MT8192_IRQ_5,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT5,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ5_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ5_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ5_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ5_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_6] = {\n\t\t.id = MT8192_IRQ_6,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT6,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ6_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ6_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ6_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ6_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_7] = {\n\t\t.id = MT8192_IRQ_7,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT7,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON1,\n\t\t.irq_fs_shift = IRQ7_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ7_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ7_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ7_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_8] = {\n\t\t.id = MT8192_IRQ_8,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT8,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ8_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ8_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ8_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ8_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_9] = {\n\t\t.id = MT8192_IRQ_9,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT9,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ9_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ9_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ9_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ9_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_10] = {\n\t\t.id = MT8192_IRQ_10,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT10,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ10_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ10_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ10_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ10_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_11] = {\n\t\t.id = MT8192_IRQ_11,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT11,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ11_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ11_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ11_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ11_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_12] = {\n\t\t.id = MT8192_IRQ_12,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT12,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ12_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ12_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ12_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ12_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_13] = {\n\t\t.id = MT8192_IRQ_13,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT13,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ13_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ13_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ13_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ13_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_14] = {\n\t\t.id = MT8192_IRQ_14,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT14,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ14_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ14_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ14_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ14_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_15] = {\n\t\t.id = MT8192_IRQ_15,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT15,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON2,\n\t\t.irq_fs_shift = IRQ15_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ15_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ15_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ15_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_16] = {\n\t\t.id = MT8192_IRQ_16,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT16,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON3,\n\t\t.irq_fs_shift = IRQ16_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ16_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ16_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ16_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_17] = {\n\t\t.id = MT8192_IRQ_17,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT17,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON3,\n\t\t.irq_fs_shift = IRQ17_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ17_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ17_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ17_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_18] = {\n\t\t.id = MT8192_IRQ_18,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT18,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON3,\n\t\t.irq_fs_shift = IRQ18_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ18_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ18_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ18_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_19] = {\n\t\t.id = MT8192_IRQ_19,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT19,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON3,\n\t\t.irq_fs_shift = IRQ19_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ19_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ19_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ19_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_20] = {\n\t\t.id = MT8192_IRQ_20,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT20,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON3,\n\t\t.irq_fs_shift = IRQ20_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ20_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ20_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ20_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_21] = {\n\t\t.id = MT8192_IRQ_21,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT21,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON3,\n\t\t.irq_fs_shift = IRQ21_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ21_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ21_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ21_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_22] = {\n\t\t.id = MT8192_IRQ_22,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT22,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON3,\n\t\t.irq_fs_shift = IRQ22_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ22_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ22_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ22_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_23] = {\n\t\t.id = MT8192_IRQ_23,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT23,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON3,\n\t\t.irq_fs_shift = IRQ23_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ23_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ23_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ23_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_24] = {\n\t\t.id = MT8192_IRQ_24,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT24,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON4,\n\t\t.irq_fs_shift = IRQ24_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ24_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ24_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ24_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_25] = {\n\t\t.id = MT8192_IRQ_25,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT25,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON4,\n\t\t.irq_fs_shift = IRQ25_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ25_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ25_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ25_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_26] = {\n\t\t.id = MT8192_IRQ_26,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT26,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ_MCU_CON4,\n\t\t.irq_fs_shift = IRQ26_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ26_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ26_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ26_MCU_CLR_SFT,\n\t},\n\t[MT8192_IRQ_31] = {\n\t\t.id = MT8192_IRQ_31,\n\t\t.irq_cnt_reg = AFE_IRQ_MCU_CNT31,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = -1,\n\t\t.irq_fs_shift = -1,\n\t\t.irq_fs_maskbit = -1,\n\t\t.irq_en_reg = AFE_IRQ_MCU_CON0,\n\t\t.irq_en_shift = IRQ31_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ31_MCU_CLR_SFT,\n\t},\n};\n\nstatic const int memif_irq_usage[MT8192_MEMIF_NUM] = {\n\t[MT8192_MEMIF_DL1] = MT8192_IRQ_0,\n\t[MT8192_MEMIF_DL2] = MT8192_IRQ_1,\n\t[MT8192_MEMIF_DL3] = MT8192_IRQ_2,\n\t[MT8192_MEMIF_DL4] = MT8192_IRQ_3,\n\t[MT8192_MEMIF_DL5] = MT8192_IRQ_4,\n\t[MT8192_MEMIF_DL6] = MT8192_IRQ_5,\n\t[MT8192_MEMIF_DL7] = MT8192_IRQ_6,\n\t[MT8192_MEMIF_DL8] = MT8192_IRQ_7,\n\t[MT8192_MEMIF_DL9] = MT8192_IRQ_8,\n\t[MT8192_MEMIF_DL12] = MT8192_IRQ_9,\n\t[MT8192_MEMIF_DAI] = MT8192_IRQ_10,\n\t[MT8192_MEMIF_MOD_DAI] = MT8192_IRQ_11,\n\t[MT8192_MEMIF_DAI2] = MT8192_IRQ_12,\n\t[MT8192_MEMIF_VUL12] = MT8192_IRQ_13,\n\t[MT8192_MEMIF_VUL2] = MT8192_IRQ_14,\n\t[MT8192_MEMIF_AWB] = MT8192_IRQ_15,\n\t[MT8192_MEMIF_AWB2] = MT8192_IRQ_16,\n\t[MT8192_MEMIF_VUL3] = MT8192_IRQ_17,\n\t[MT8192_MEMIF_VUL4] = MT8192_IRQ_18,\n\t[MT8192_MEMIF_VUL5] = MT8192_IRQ_19,\n\t[MT8192_MEMIF_VUL6] = MT8192_IRQ_20,\n\t[MT8192_MEMIF_HDMI] = MT8192_IRQ_31,\n};\n\nstatic bool mt8192_is_volatile_reg(struct device *dev, unsigned int reg)\n{\n\t \n\t \n\tswitch (reg) {\n\tcase AUDIO_TOP_CON0:\t \n\tcase AUDIO_TOP_CON1:\t \n\tcase AUDIO_TOP_CON2:\n\tcase AUDIO_TOP_CON3:\n\tcase AFE_DL1_CUR_MSB:\n\tcase AFE_DL1_CUR:\n\tcase AFE_DL1_END:\n\tcase AFE_DL2_CUR_MSB:\n\tcase AFE_DL2_CUR:\n\tcase AFE_DL2_END:\n\tcase AFE_DL3_CUR_MSB:\n\tcase AFE_DL3_CUR:\n\tcase AFE_DL3_END:\n\tcase AFE_DL4_CUR_MSB:\n\tcase AFE_DL4_CUR:\n\tcase AFE_DL4_END:\n\tcase AFE_DL12_CUR_MSB:\n\tcase AFE_DL12_CUR:\n\tcase AFE_DL12_END:\n\tcase AFE_ADDA_SRC_DEBUG_MON0:\n\tcase AFE_ADDA_SRC_DEBUG_MON1:\n\tcase AFE_ADDA_UL_SRC_MON0:\n\tcase AFE_ADDA_UL_SRC_MON1:\n\tcase AFE_SECURE_CON0:\n\tcase AFE_SRAM_BOUND:\n\tcase AFE_SECURE_CON1:\n\tcase AFE_VUL_CUR_MSB:\n\tcase AFE_VUL_CUR:\n\tcase AFE_VUL_END:\n\tcase AFE_ADDA_3RD_DAC_DL_SDM_FIFO_MON:\n\tcase AFE_ADDA_3RD_DAC_DL_SRC_LCH_MON:\n\tcase AFE_ADDA_3RD_DAC_DL_SRC_RCH_MON:\n\tcase AFE_ADDA_3RD_DAC_DL_SDM_OUT_MON:\n\tcase AFE_SIDETONE_MON:\n\tcase AFE_SIDETONE_CON0:\n\tcase AFE_SIDETONE_COEFF:\n\tcase AFE_VUL2_CUR_MSB:\n\tcase AFE_VUL2_CUR:\n\tcase AFE_VUL2_END:\n\tcase AFE_VUL3_CUR_MSB:\n\tcase AFE_VUL3_CUR:\n\tcase AFE_VUL3_END:\n\tcase AFE_I2S_MON:\n\tcase AFE_DAC_MON:\n\tcase AFE_IRQ0_MCU_CNT_MON:\n\tcase AFE_IRQ6_MCU_CNT_MON:\n\tcase AFE_VUL4_CUR_MSB:\n\tcase AFE_VUL4_CUR:\n\tcase AFE_VUL4_END:\n\tcase AFE_VUL12_CUR_MSB:\n\tcase AFE_VUL12_CUR:\n\tcase AFE_VUL12_END:\n\tcase AFE_IRQ3_MCU_CNT_MON:\n\tcase AFE_IRQ4_MCU_CNT_MON:\n\tcase AFE_IRQ_MCU_STATUS:\n\tcase AFE_IRQ_MCU_CLR:\n\tcase AFE_IRQ_MCU_MON2:\n\tcase AFE_IRQ1_MCU_CNT_MON:\n\tcase AFE_IRQ2_MCU_CNT_MON:\n\tcase AFE_IRQ5_MCU_CNT_MON:\n\tcase AFE_IRQ7_MCU_CNT_MON:\n\tcase AFE_IRQ_MCU_MISS_CLR:\n\tcase AFE_GAIN1_CUR:\n\tcase AFE_GAIN2_CUR:\n\tcase AFE_SRAM_DELSEL_CON1:\n\tcase PCM_INTF_CON2:\n\tcase FPGA_CFG0:\n\tcase FPGA_CFG1:\n\tcase FPGA_CFG2:\n\tcase FPGA_CFG3:\n\tcase AUDIO_TOP_DBG_MON0:\n\tcase AUDIO_TOP_DBG_MON1:\n\tcase AFE_IRQ8_MCU_CNT_MON:\n\tcase AFE_IRQ11_MCU_CNT_MON:\n\tcase AFE_IRQ12_MCU_CNT_MON:\n\tcase AFE_IRQ9_MCU_CNT_MON:\n\tcase AFE_IRQ10_MCU_CNT_MON:\n\tcase AFE_IRQ13_MCU_CNT_MON:\n\tcase AFE_IRQ14_MCU_CNT_MON:\n\tcase AFE_IRQ15_MCU_CNT_MON:\n\tcase AFE_IRQ16_MCU_CNT_MON:\n\tcase AFE_IRQ17_MCU_CNT_MON:\n\tcase AFE_IRQ18_MCU_CNT_MON:\n\tcase AFE_IRQ19_MCU_CNT_MON:\n\tcase AFE_IRQ20_MCU_CNT_MON:\n\tcase AFE_IRQ21_MCU_CNT_MON:\n\tcase AFE_IRQ22_MCU_CNT_MON:\n\tcase AFE_IRQ23_MCU_CNT_MON:\n\tcase AFE_IRQ24_MCU_CNT_MON:\n\tcase AFE_IRQ25_MCU_CNT_MON:\n\tcase AFE_IRQ26_MCU_CNT_MON:\n\tcase AFE_IRQ31_MCU_CNT_MON:\n\tcase AFE_CBIP_MON0:\n\tcase AFE_CBIP_SLV_MUX_MON0:\n\tcase AFE_CBIP_SLV_DECODER_MON0:\n\tcase AFE_ADDA6_MTKAIF_MON0:\n\tcase AFE_ADDA6_MTKAIF_MON1:\n\tcase AFE_AWB_CUR_MSB:\n\tcase AFE_AWB_CUR:\n\tcase AFE_AWB_END:\n\tcase AFE_AWB2_CUR_MSB:\n\tcase AFE_AWB2_CUR:\n\tcase AFE_AWB2_END:\n\tcase AFE_DAI_CUR_MSB:\n\tcase AFE_DAI_CUR:\n\tcase AFE_DAI_END:\n\tcase AFE_DAI2_CUR_MSB:\n\tcase AFE_DAI2_CUR:\n\tcase AFE_DAI2_END:\n\tcase AFE_ADDA6_SRC_DEBUG_MON0:\n\tcase AFE_ADD6A_UL_SRC_MON0:\n\tcase AFE_ADDA6_UL_SRC_MON1:\n\tcase AFE_MOD_DAI_CUR_MSB:\n\tcase AFE_MOD_DAI_CUR:\n\tcase AFE_MOD_DAI_END:\n\tcase AFE_HDMI_OUT_CUR_MSB:\n\tcase AFE_HDMI_OUT_CUR:\n\tcase AFE_HDMI_OUT_END:\n\tcase AFE_AWB_RCH_MON:\n\tcase AFE_AWB_LCH_MON:\n\tcase AFE_VUL_RCH_MON:\n\tcase AFE_VUL_LCH_MON:\n\tcase AFE_VUL12_RCH_MON:\n\tcase AFE_VUL12_LCH_MON:\n\tcase AFE_VUL2_RCH_MON:\n\tcase AFE_VUL2_LCH_MON:\n\tcase AFE_DAI_DATA_MON:\n\tcase AFE_MOD_DAI_DATA_MON:\n\tcase AFE_DAI2_DATA_MON:\n\tcase AFE_AWB2_RCH_MON:\n\tcase AFE_AWB2_LCH_MON:\n\tcase AFE_VUL3_RCH_MON:\n\tcase AFE_VUL3_LCH_MON:\n\tcase AFE_VUL4_RCH_MON:\n\tcase AFE_VUL4_LCH_MON:\n\tcase AFE_VUL5_RCH_MON:\n\tcase AFE_VUL5_LCH_MON:\n\tcase AFE_VUL6_RCH_MON:\n\tcase AFE_VUL6_LCH_MON:\n\tcase AFE_DL1_RCH_MON:\n\tcase AFE_DL1_LCH_MON:\n\tcase AFE_DL2_RCH_MON:\n\tcase AFE_DL2_LCH_MON:\n\tcase AFE_DL12_RCH1_MON:\n\tcase AFE_DL12_LCH1_MON:\n\tcase AFE_DL12_RCH2_MON:\n\tcase AFE_DL12_LCH2_MON:\n\tcase AFE_DL3_RCH_MON:\n\tcase AFE_DL3_LCH_MON:\n\tcase AFE_DL4_RCH_MON:\n\tcase AFE_DL4_LCH_MON:\n\tcase AFE_DL5_RCH_MON:\n\tcase AFE_DL5_LCH_MON:\n\tcase AFE_DL6_RCH_MON:\n\tcase AFE_DL6_LCH_MON:\n\tcase AFE_DL7_RCH_MON:\n\tcase AFE_DL7_LCH_MON:\n\tcase AFE_DL8_RCH_MON:\n\tcase AFE_DL8_LCH_MON:\n\tcase AFE_VUL5_CUR_MSB:\n\tcase AFE_VUL5_CUR:\n\tcase AFE_VUL5_END:\n\tcase AFE_VUL6_CUR_MSB:\n\tcase AFE_VUL6_CUR:\n\tcase AFE_VUL6_END:\n\tcase AFE_ADDA_DL_SDM_FIFO_MON:\n\tcase AFE_ADDA_DL_SRC_LCH_MON:\n\tcase AFE_ADDA_DL_SRC_RCH_MON:\n\tcase AFE_ADDA_DL_SDM_OUT_MON:\n\tcase AFE_CONNSYS_I2S_MON:\n\tcase AFE_ASRC_2CH_CON0:\n\tcase AFE_ASRC_2CH_CON2:\n\tcase AFE_ASRC_2CH_CON3:\n\tcase AFE_ASRC_2CH_CON4:\n\tcase AFE_ASRC_2CH_CON5:\n\tcase AFE_ASRC_2CH_CON7:\n\tcase AFE_ASRC_2CH_CON8:\n\tcase AFE_ASRC_2CH_CON12:\n\tcase AFE_ASRC_2CH_CON13:\n\tcase AFE_DL9_CUR_MSB:\n\tcase AFE_DL9_CUR:\n\tcase AFE_DL9_END:\n\tcase AFE_ADDA_MTKAIF_MON0:\n\tcase AFE_ADDA_MTKAIF_MON1:\n\tcase AFE_DL_NLE_R_MON0:\n\tcase AFE_DL_NLE_R_MON1:\n\tcase AFE_DL_NLE_R_MON2:\n\tcase AFE_DL_NLE_L_MON0:\n\tcase AFE_DL_NLE_L_MON1:\n\tcase AFE_DL_NLE_L_MON2:\n\tcase AFE_GENERAL1_ASRC_2CH_CON0:\n\tcase AFE_GENERAL1_ASRC_2CH_CON2:\n\tcase AFE_GENERAL1_ASRC_2CH_CON3:\n\tcase AFE_GENERAL1_ASRC_2CH_CON4:\n\tcase AFE_GENERAL1_ASRC_2CH_CON5:\n\tcase AFE_GENERAL1_ASRC_2CH_CON7:\n\tcase AFE_GENERAL1_ASRC_2CH_CON8:\n\tcase AFE_GENERAL1_ASRC_2CH_CON12:\n\tcase AFE_GENERAL1_ASRC_2CH_CON13:\n\tcase AFE_GENERAL2_ASRC_2CH_CON0:\n\tcase AFE_GENERAL2_ASRC_2CH_CON2:\n\tcase AFE_GENERAL2_ASRC_2CH_CON3:\n\tcase AFE_GENERAL2_ASRC_2CH_CON4:\n\tcase AFE_GENERAL2_ASRC_2CH_CON5:\n\tcase AFE_GENERAL2_ASRC_2CH_CON7:\n\tcase AFE_GENERAL2_ASRC_2CH_CON8:\n\tcase AFE_GENERAL2_ASRC_2CH_CON12:\n\tcase AFE_GENERAL2_ASRC_2CH_CON13:\n\tcase AFE_DL9_RCH_MON:\n\tcase AFE_DL9_LCH_MON:\n\tcase AFE_DL5_CUR_MSB:\n\tcase AFE_DL5_CUR:\n\tcase AFE_DL5_END:\n\tcase AFE_DL6_CUR_MSB:\n\tcase AFE_DL6_CUR:\n\tcase AFE_DL6_END:\n\tcase AFE_DL7_CUR_MSB:\n\tcase AFE_DL7_CUR:\n\tcase AFE_DL7_END:\n\tcase AFE_DL8_CUR_MSB:\n\tcase AFE_DL8_CUR:\n\tcase AFE_DL8_END:\n\tcase AFE_PROT_SIDEBAND_MON:\n\tcase AFE_DOMAIN_SIDEBAND0_MON:\n\tcase AFE_DOMAIN_SIDEBAND1_MON:\n\tcase AFE_DOMAIN_SIDEBAND2_MON:\n\tcase AFE_DOMAIN_SIDEBAND3_MON:\n\tcase AFE_APLL1_TUNER_CFG:\t \n\tcase AFE_APLL2_TUNER_CFG:\t \n\tcase AFE_DAC_CON0:\n\tcase AFE_IRQ_MCU_CON0:\n\tcase AFE_IRQ_MCU_EN:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t};\n}\n\nstatic const struct regmap_config mt8192_afe_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.volatile_reg = mt8192_is_volatile_reg,\n\t.max_register = AFE_MAX_REGISTER,\n\t.num_reg_defaults_raw = AFE_MAX_REGISTER,\n\t.cache_type = REGCACHE_FLAT,\n};\n\nstatic irqreturn_t mt8192_afe_irq_handler(int irq_id, void *dev)\n{\n\tstruct mtk_base_afe *afe = dev;\n\tstruct mtk_base_afe_irq *irq;\n\tunsigned int status;\n\tunsigned int status_mcu;\n\tunsigned int mcu_en;\n\tint ret;\n\tint i;\n\n\t \n\tregmap_read(afe->regmap, AFE_IRQ_MCU_EN, &mcu_en);\n\n\tret = regmap_read(afe->regmap, AFE_IRQ_MCU_STATUS, &status);\n\t \n\tstatus_mcu = status & mcu_en & AFE_IRQ_STATUS_BITS;\n\n\tif (ret || status_mcu == 0) {\n\t\tdev_err(afe->dev, \"%s(), irq status err, ret %d, status 0x%x, mcu_en 0x%x\\n\",\n\t\t\t__func__, ret, status, mcu_en);\n\n\t\tgoto err_irq;\n\t}\n\n\tfor (i = 0; i < MT8192_MEMIF_NUM; i++) {\n\t\tstruct mtk_base_afe_memif *memif = &afe->memif[i];\n\n\t\tif (!memif->substream)\n\t\t\tcontinue;\n\n\t\tif (memif->irq_usage < 0)\n\t\t\tcontinue;\n\n\t\tirq = &afe->irqs[memif->irq_usage];\n\n\t\tif (status_mcu & (1 << irq->irq_data->irq_en_shift))\n\t\t\tsnd_pcm_period_elapsed(memif->substream);\n\t}\n\nerr_irq:\n\t \n\tregmap_write(afe->regmap,\n\t\t     AFE_IRQ_MCU_CLR,\n\t\t     status_mcu);\n\n\treturn IRQ_HANDLED;\n}\n\nstatic int mt8192_afe_runtime_suspend(struct device *dev)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dev);\n\tstruct mt8192_afe_private *afe_priv = afe->platform_priv;\n\tunsigned int value;\n\tint ret;\n\n\tif (!afe->regmap || afe_priv->pm_runtime_bypass_reg_ctl)\n\t\tgoto skip_regmap;\n\n\t \n\tregmap_update_bits(afe->regmap, AFE_DAC_CON0, AFE_ON_MASK_SFT, 0x0);\n\n\tret = regmap_read_poll_timeout(afe->regmap,\n\t\t\t\t       AFE_DAC_MON,\n\t\t\t\t       value,\n\t\t\t\t       (value & AFE_ON_RETM_MASK_SFT) == 0,\n\t\t\t\t       20,\n\t\t\t\t       1 * 1000 * 1000);\n\tif (ret)\n\t\tdev_warn(afe->dev, \"%s(), ret %d\\n\", __func__, ret);\n\n\t \n\tregmap_write(afe->regmap, AFE_IRQ_MCU_CLR, 0xffffffff);\n\tregmap_write(afe->regmap, AFE_IRQ_MCU_CLR, 0xffffffff);\n\n\t \n\tregmap_write(afe->regmap, AFE_SINEGEN_CON0, 0x0);\n\tregmap_update_bits(afe->regmap, AFE_SINEGEN_CON2,\n\t\t\t   INNER_LOOP_BACK_MODE_MASK_SFT,\n\t\t\t   0x3f << INNER_LOOP_BACK_MODE_SFT);\n\n\t \n\tregcache_cache_only(afe->regmap, true);\n\tregcache_mark_dirty(afe->regmap);\n\nskip_regmap:\n\tmt8192_afe_disable_clock(afe);\n\treturn 0;\n}\n\nstatic int mt8192_afe_runtime_resume(struct device *dev)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dev);\n\tstruct mt8192_afe_private *afe_priv = afe->platform_priv;\n\tint ret;\n\n\tret = mt8192_afe_enable_clock(afe);\n\tif (ret)\n\t\treturn ret;\n\n\tif (!afe->regmap || afe_priv->pm_runtime_bypass_reg_ctl)\n\t\tgoto skip_regmap;\n\n\tregcache_cache_only(afe->regmap, false);\n\tregcache_sync(afe->regmap);\n\n\t \n\tregmap_update_bits(afe_priv->infracfg,\n\t\t\t   PERI_BUS_DCM_CTRL, 0x1 << 29, 0x1 << 29);\n\tregmap_update_bits(afe->regmap, AUDIO_TOP_CON0, 0x1 << 29, 0x1 << 29);\n\n\t \n\tregmap_update_bits(afe->regmap, AFE_MEMIF_CON0,\n\t\t\t   CPU_HD_ALIGN_MASK_SFT, 0 << CPU_HD_ALIGN_SFT);\n\n\t \n\tregmap_write(afe->regmap, AFE_CONN_24BIT, 0xffffffff);\n\tregmap_write(afe->regmap, AFE_CONN_24BIT_1, 0xffffffff);\n\n\t \n\tregmap_update_bits(afe->regmap, AFE_DAC_CON0, AFE_ON_MASK_SFT, 0x1);\n\nskip_regmap:\n\treturn 0;\n}\n\nstatic int mt8192_afe_component_probe(struct snd_soc_component *component)\n{\n\treturn mtk_afe_add_sub_dai_control(component);\n}\n\nstatic const struct snd_soc_component_driver mt8192_afe_component = {\n\t.name = AFE_PCM_NAME,\n\t.probe = mt8192_afe_component_probe,\n\t.pointer = mtk_afe_pcm_pointer,\n\t.pcm_construct = mtk_afe_pcm_new,\n};\n\nstatic const struct snd_soc_component_driver mt8192_afe_pcm_component = {\n\t.name = \"mt8192-afe-pcm-dai\",\n};\n\nstatic int mt8192_dai_memif_register(struct mtk_base_afe *afe)\n{\n\tstruct mtk_base_afe_dai *dai;\n\n\tdai = devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL);\n\tif (!dai)\n\t\treturn -ENOMEM;\n\n\tlist_add(&dai->list, &afe->sub_dais);\n\n\tdai->dai_drivers = mt8192_memif_dai_driver;\n\tdai->num_dai_drivers = ARRAY_SIZE(mt8192_memif_dai_driver);\n\n\tdai->dapm_widgets = mt8192_memif_widgets;\n\tdai->num_dapm_widgets = ARRAY_SIZE(mt8192_memif_widgets);\n\tdai->dapm_routes = mt8192_memif_routes;\n\tdai->num_dapm_routes = ARRAY_SIZE(mt8192_memif_routes);\n\treturn 0;\n}\n\ntypedef int (*dai_register_cb)(struct mtk_base_afe *);\nstatic const dai_register_cb dai_register_cbs[] = {\n\tmt8192_dai_adda_register,\n\tmt8192_dai_i2s_register,\n\tmt8192_dai_pcm_register,\n\tmt8192_dai_tdm_register,\n\tmt8192_dai_memif_register,\n};\n\nstatic int mt8192_afe_pcm_dev_probe(struct platform_device *pdev)\n{\n\tstruct mtk_base_afe *afe;\n\tstruct mt8192_afe_private *afe_priv;\n\tstruct device *dev;\n\tstruct reset_control *rstc;\n\tint i, ret, irq_id;\n\n\tret = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(34));\n\tif (ret)\n\t\treturn ret;\n\n\tafe = devm_kzalloc(&pdev->dev, sizeof(*afe), GFP_KERNEL);\n\tif (!afe)\n\t\treturn -ENOMEM;\n\tplatform_set_drvdata(pdev, afe);\n\n\tafe->platform_priv = devm_kzalloc(&pdev->dev, sizeof(*afe_priv),\n\t\t\t\t\t  GFP_KERNEL);\n\tif (!afe->platform_priv)\n\t\treturn -ENOMEM;\n\tafe_priv = afe->platform_priv;\n\n\tafe->dev = &pdev->dev;\n\tdev = afe->dev;\n\n\t \n\tret = mt8192_init_clock(afe);\n\tif (ret) {\n\t\tdev_err(dev, \"init clock error\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\trstc = devm_reset_control_get_exclusive(dev, \"audiosys\");\n\tif (IS_ERR(rstc)) {\n\t\tret = PTR_ERR(rstc);\n\t\tdev_err(dev, \"could not get audiosys reset:%d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = reset_control_reset(rstc);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to trigger audio reset:%d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tpm_runtime_enable(&pdev->dev);\n\tif (!pm_runtime_enabled(&pdev->dev))\n\t\tgoto err_pm_disable;\n\n\t \n\tafe->regmap = syscon_node_to_regmap(dev->parent->of_node);\n\tif (IS_ERR(afe->regmap)) {\n\t\tdev_err(dev, \"could not get regmap from parent\\n\");\n\t\tret = PTR_ERR(afe->regmap);\n\t\tgoto err_pm_disable;\n\t}\n\tret = regmap_attach_dev(dev, afe->regmap, &mt8192_afe_regmap_config);\n\tif (ret) {\n\t\tdev_warn(dev, \"regmap_attach_dev fail, ret %d\\n\", ret);\n\t\tgoto err_pm_disable;\n\t}\n\n\t \n\tafe_priv->pm_runtime_bypass_reg_ctl = true;\n\tpm_runtime_get_sync(&pdev->dev);\n\n\tret = regmap_reinit_cache(afe->regmap, &mt8192_afe_regmap_config);\n\tif (ret) {\n\t\tdev_err(dev, \"regmap_reinit_cache fail, ret %d\\n\", ret);\n\t\tgoto err_pm_disable;\n\t}\n\n\tpm_runtime_put_sync(&pdev->dev);\n\tafe_priv->pm_runtime_bypass_reg_ctl = false;\n\n\tregcache_cache_only(afe->regmap, true);\n\tregcache_mark_dirty(afe->regmap);\n\n\t \n\tafe->memif_size = MT8192_MEMIF_NUM;\n\tafe->memif = devm_kcalloc(dev, afe->memif_size, sizeof(*afe->memif),\n\t\t\t\t  GFP_KERNEL);\n\tif (!afe->memif) {\n\t\tret = -ENOMEM;\n\t\tgoto err_pm_disable;\n\t}\n\n\tfor (i = 0; i < afe->memif_size; i++) {\n\t\tafe->memif[i].data = &memif_data[i];\n\t\tafe->memif[i].irq_usage = memif_irq_usage[i];\n\t\tafe->memif[i].const_irq = 1;\n\t}\n\n\tmutex_init(&afe->irq_alloc_lock);\t \n\n\t \n\tafe->irqs_size = MT8192_IRQ_NUM;\n\tafe->irqs = devm_kcalloc(dev, afe->irqs_size, sizeof(*afe->irqs),\n\t\t\t\t GFP_KERNEL);\n\tif (!afe->irqs) {\n\t\tret = -ENOMEM;\n\t\tgoto err_pm_disable;\n\t}\n\n\tfor (i = 0; i < afe->irqs_size; i++)\n\t\tafe->irqs[i].irq_data = &irq_data[i];\n\n\t \n\tirq_id = platform_get_irq(pdev, 0);\n\tif (irq_id < 0) {\n\t\tret = irq_id;\n\t\tgoto err_pm_disable;\n\t}\n\n\tret = devm_request_irq(dev, irq_id, mt8192_afe_irq_handler,\n\t\t\t       IRQF_TRIGGER_NONE, \"asys-isr\", (void *)afe);\n\tif (ret) {\n\t\tdev_err(dev, \"could not request_irq for Afe_ISR_Handle\\n\");\n\t\tgoto err_pm_disable;\n\t}\n\n\t \n\tINIT_LIST_HEAD(&afe->sub_dais);\n\n\tfor (i = 0; i < ARRAY_SIZE(dai_register_cbs); i++) {\n\t\tret = dai_register_cbs[i](afe);\n\t\tif (ret) {\n\t\t\tdev_warn(afe->dev, \"dai register i %d fail, ret %d\\n\",\n\t\t\t\t i, ret);\n\t\t\tgoto err_pm_disable;\n\t\t}\n\t}\n\n\t \n\tret = mtk_afe_combine_sub_dai(afe);\n\tif (ret) {\n\t\tdev_warn(afe->dev, \"mtk_afe_combine_sub_dai fail, ret %d\\n\",\n\t\t\t ret);\n\t\tgoto err_pm_disable;\n\t}\n\n\t \n\tafe->mtk_afe_hardware = &mt8192_afe_hardware;\n\tafe->memif_fs = mt8192_memif_fs;\n\tafe->irq_fs = mt8192_irq_fs;\n\tafe->get_dai_fs = mt8192_get_dai_fs;\n\tafe->get_memif_pbuf_size = mt8192_get_memif_pbuf_size;\n\tafe->memif_32bit_supported = 1;\n\n\tafe->runtime_resume = mt8192_afe_runtime_resume;\n\tafe->runtime_suspend = mt8192_afe_runtime_suspend;\n\n\t \n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t\t\t      &mt8192_afe_component, NULL, 0);\n\tif (ret) {\n\t\tdev_warn(dev, \"err_platform\\n\");\n\t\tgoto err_pm_disable;\n\t}\n\n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t\t\t      &mt8192_afe_pcm_component,\n\t\t\t\t\t      afe->dai_drivers,\n\t\t\t\t\t      afe->num_dai_drivers);\n\tif (ret) {\n\t\tdev_warn(dev, \"err_dai_component\\n\");\n\t\tgoto err_pm_disable;\n\t}\n\n\treturn 0;\n\nerr_pm_disable:\n\tpm_runtime_disable(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic void mt8192_afe_pcm_dev_remove(struct platform_device *pdev)\n{\n\tstruct mtk_base_afe *afe = platform_get_drvdata(pdev);\n\n\tpm_runtime_disable(&pdev->dev);\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\tmt8192_afe_runtime_suspend(&pdev->dev);\n\n\t \n\tmt8192_afe_disable_clock(afe);\n}\n\nstatic const struct of_device_id mt8192_afe_pcm_dt_match[] = {\n\t{ .compatible = \"mediatek,mt8192-audio\", },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, mt8192_afe_pcm_dt_match);\n\nstatic const struct dev_pm_ops mt8192_afe_pm_ops = {\n\tSET_RUNTIME_PM_OPS(mt8192_afe_runtime_suspend,\n\t\t\t   mt8192_afe_runtime_resume, NULL)\n};\n\nstatic struct platform_driver mt8192_afe_pcm_driver = {\n\t.driver = {\n\t\t   .name = \"mt8192-audio\",\n\t\t   .of_match_table = mt8192_afe_pcm_dt_match,\n\t\t   .pm = &mt8192_afe_pm_ops,\n\t},\n\t.probe = mt8192_afe_pcm_dev_probe,\n\t.remove_new = mt8192_afe_pcm_dev_remove,\n};\n\nmodule_platform_driver(mt8192_afe_pcm_driver);\n\nMODULE_DESCRIPTION(\"Mediatek ALSA SoC AFE platform driver for 8192\");\nMODULE_AUTHOR(\"Shane Chien <shane.chien@mediatek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}