.include "macros.inc"


.section .text, "ax"  # 0x800055E0 - 0x802C0EE0

.global evt_ext_reset
evt_ext_reset:
/* 800D3134 000D0134  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800D3138 000D0138  7C 08 02 A6 */	mflr r0
/* 800D313C 000D013C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800D3140 000D0140  4B FF F8 01 */	bl extReset
/* 800D3144 000D0144  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800D3148 000D0148  38 60 00 02 */	li r3, 2
/* 800D314C 000D014C  7C 08 03 A6 */	mtlr r0
/* 800D3150 000D0150  38 21 00 10 */	addi r1, r1, 0x10
/* 800D3154 000D0154  4E 80 00 20 */	blr 

.global evt_ext_entry
evt_ext_entry:
/* 800D3158 000D0158  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800D315C 000D015C  7C 08 02 A6 */	mflr r0
/* 800D3160 000D0160  90 01 00 24 */	stw r0, 0x24(r1)
/* 800D3164 000D0164  BF 61 00 0C */	stmw r27, 0xc(r1)
/* 800D3168 000D0168  7C 7B 1B 78 */	mr r27, r3
/* 800D316C 000D016C  83 E3 00 18 */	lwz r31, 0x18(r3)
/* 800D3170 000D0170  80 9F 00 00 */	lwz r4, 0(r31)
/* 800D3174 000D0174  4B F5 DA 59 */	bl evtGetValue
/* 800D3178 000D0178  80 9F 00 04 */	lwz r4, 4(r31)
/* 800D317C 000D017C  7C 7E 1B 78 */	mr r30, r3
/* 800D3180 000D0180  7F 63 DB 78 */	mr r3, r27
/* 800D3184 000D0184  4B F5 DA 49 */	bl evtGetValue
/* 800D3188 000D0188  80 9F 00 08 */	lwz r4, 8(r31)
/* 800D318C 000D018C  7C 7D 1B 78 */	mr r29, r3
/* 800D3190 000D0190  7F 63 DB 78 */	mr r3, r27
/* 800D3194 000D0194  4B F5 DA 39 */	bl evtGetValue
/* 800D3198 000D0198  80 9F 00 0C */	lwz r4, 0xc(r31)
/* 800D319C 000D019C  7C 7C 1B 78 */	mr r28, r3
/* 800D31A0 000D01A0  7F 63 DB 78 */	mr r3, r27
/* 800D31A4 000D01A4  4B F5 DA 29 */	bl evtGetValue
/* 800D31A8 000D01A8  80 9F 00 10 */	lwz r4, 0x10(r31)
/* 800D31AC 000D01AC  7C 7F 1B 78 */	mr r31, r3
/* 800D31B0 000D01B0  7F 63 DB 78 */	mr r3, r27
/* 800D31B4 000D01B4  4B F5 DA 19 */	bl evtGetValue
/* 800D31B8 000D01B8  7C 60 1B 78 */	mr r0, r3
/* 800D31BC 000D01BC  7F C3 F3 78 */	mr r3, r30
/* 800D31C0 000D01C0  7C 07 03 78 */	mr r7, r0
/* 800D31C4 000D01C4  7F A4 EB 78 */	mr r4, r29
/* 800D31C8 000D01C8  7F 85 E3 78 */	mr r5, r28
/* 800D31CC 000D01CC  7F E6 FB 78 */	mr r6, r31
/* 800D31D0 000D01D0  4B FF FB DD */	bl extEntry
/* 800D31D4 000D01D4  BB 61 00 0C */	lmw r27, 0xc(r1)
/* 800D31D8 000D01D8  38 60 00 02 */	li r3, 2
/* 800D31DC 000D01DC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800D31E0 000D01E0  7C 08 03 A6 */	mtlr r0
/* 800D31E4 000D01E4  38 21 00 20 */	addi r1, r1, 0x20
/* 800D31E8 000D01E8  4E 80 00 20 */	blr 
