0.7
2020.2
Nov 18 2020
09:47:47
D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.srcs/sim_1/new/tb.v,1655854055,verilog,,,,tb,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.srcs/sources_1/new/top.v,1655853941,verilog,,D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.srcs/sim_1/new/tb.v,,top,,,,,,,,
