$date
	Thu Oct 20 08:44:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gray2bin_testbench $end
$var wire 4 ! bin_out [3:0] $end
$var reg 4 " gray_in [3:0] $end
$scope module uut $end
$var wire 1 # aux_b21 $end
$var wire 1 $ aux_b22 $end
$var wire 1 % aux_b31 $end
$var wire 1 & aux_b32 $end
$var wire 1 ' aux_b33 $end
$var wire 1 ( aux_b34 $end
$var wire 1 ) aux_b41 $end
$var wire 1 * aux_b42 $end
$var wire 1 + aux_b43 $end
$var wire 1 , aux_b44 $end
$var wire 1 - aux_b45 $end
$var wire 1 . aux_b46 $end
$var wire 1 / aux_b47 $end
$var wire 1 0 aux_b48 $end
$var wire 4 1 gray [3:0] $end
$var wire 1 2 not_gray0 $end
$var wire 1 3 not_gray1 $end
$var wire 1 4 not_gray2 $end
$var wire 1 5 not_gray3 $end
$var wire 4 6 bin [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 6
15
14
13
12
b0 1
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
b0 "
b0 !
$end
#1
b1 !
b1 6
02
1)
b1 "
b1 1
#2
0)
b10 !
b10 6
03
1%
b11 "
b11 1
#3
b11 !
b11 6
1*
12
b10 "
b10 1
#4
0%
0*
b100 !
b100 6
04
1$
b110 "
b110 1
#5
02
b111 "
b111 1
#6
b110 !
b110 6
1&
13
b101 "
b101 1
#7
b111 !
b111 6
1+
12
b100 "
b100 1
#8
0$
0&
0+
05
b1000 !
b1000 6
b1100 "
b1100 1
#9
02
b1101 "
b1101 1
#10
b1010 !
b1010 6
03
1'
b1111 "
b1111 1
#11
b1011 !
b1011 6
1,
1.
12
b1110 "
b1110 1
#12
1#
b1100 !
b1100 6
14
0'
0,
0.
b1010 "
b1010 1
#13
b1101 !
b1101 6
02
1-
10
b1011 "
b1011 1
#14
b1110 !
b1110 6
1(
13
0-
00
b1001 "
b1001 1
#15
b1111 !
b1111 6
1/
12
b1000 "
b1000 1
#16
