{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601222698880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601222698881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 23:04:58 2020 " "Processing started: Sun Sep 27 23:04:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601222698881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601222698881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftParallel -c ShiftParallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftParallel -c ShiftParallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601222698881 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1601222699277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRwPLtest " "Found entity 1: SRwPLtest" {  } { { "testbench.v" "" { Text "D:/HDL/Shift/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601222699319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601222699319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21_1BIT " "Found entity 1: Mux21_1BIT" {  } { { "Mux21_1BIT.v" "" { Text "D:/HDL/Shift/Mux21_1BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601222699321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601222699321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 2 2 " "Found 2 design units, including 2 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "D_FlipFlop.v" "" { Text "D:/HDL/Shift/D_FlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601222699323 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_Latch " "Found entity 2: D_Latch" {  } { { "D_FlipFlop.v" "" { Text "D:/HDL/Shift/D_FlipFlop.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601222699323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601222699323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux41_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux41_1BIT " "Found entity 1: Mux41_1BIT" {  } { { "Mux41_1BIT.v" "" { Text "D:/HDL/Shift/Mux41_1BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601222699325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601222699325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftparallel_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftparallel_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftParallel_1BIT " "Found entity 1: ShiftParallel_1BIT" {  } { { "ShiftParallel_1BIT.v" "" { Text "D:/HDL/Shift/ShiftParallel_1BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601222699327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601222699327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftparallel_nbit.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftparallel_nbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftParallel_NBIT " "Found entity 1: ShiftParallel_NBIT" {  } { { "ShiftParallel_NBIT.v" "" { Text "D:/HDL/Shift/ShiftParallel_NBIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601222699328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601222699328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_DFF " "Found entity 1: tb_DFF" {  } { { "tb_DFF.v" "" { Text "D:/HDL/Shift/tb_DFF.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601222699330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601222699330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShiftParallel_NBIT " "Elaborating entity \"ShiftParallel_NBIT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601222699362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftParallel_1BIT ShiftParallel_1BIT:sh\[0\] " "Elaborating entity \"ShiftParallel_1BIT\" for hierarchy \"ShiftParallel_1BIT:sh\[0\]\"" {  } { { "ShiftParallel_NBIT.v" "sh\[0\]" { Text "D:/HDL/Shift/ShiftParallel_NBIT.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601222699365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux41_1BIT ShiftParallel_1BIT:sh\[0\]\|Mux41_1BIT:mux " "Elaborating entity \"Mux41_1BIT\" for hierarchy \"ShiftParallel_1BIT:sh\[0\]\|Mux41_1BIT:mux\"" {  } { { "ShiftParallel_1BIT.v" "mux" { Text "D:/HDL/Shift/ShiftParallel_1BIT.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601222699366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21_1BIT ShiftParallel_1BIT:sh\[0\]\|Mux41_1BIT:mux\|Mux21_1BIT:mux_1 " "Elaborating entity \"Mux21_1BIT\" for hierarchy \"ShiftParallel_1BIT:sh\[0\]\|Mux41_1BIT:mux\|Mux21_1BIT:mux_1\"" {  } { { "Mux41_1BIT.v" "mux_1" { Text "D:/HDL/Shift/Mux41_1BIT.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601222699368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FlipFlop ShiftParallel_1BIT:sh\[0\]\|D_FlipFlop:dff " "Elaborating entity \"D_FlipFlop\" for hierarchy \"ShiftParallel_1BIT:sh\[0\]\|D_FlipFlop:dff\"" {  } { { "ShiftParallel_1BIT.v" "dff" { Text "D:/HDL/Shift/ShiftParallel_1BIT.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601222699372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Latch ShiftParallel_1BIT:sh\[0\]\|D_FlipFlop:dff\|D_Latch:ff0 " "Elaborating entity \"D_Latch\" for hierarchy \"ShiftParallel_1BIT:sh\[0\]\|D_FlipFlop:dff\|D_Latch:ff0\"" {  } { { "D_FlipFlop.v" "ff0" { Text "D:/HDL/Shift/D_FlipFlop.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601222699376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601222700102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601222700102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601222700175 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601222700175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601222700175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601222700175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601222700219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 23:05:00 2020 " "Processing ended: Sun Sep 27 23:05:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601222700219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601222700219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601222700219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601222700219 ""}
