digraph "CFG for '_Z12vectorReducePKfPfi' function" {
	label="CFG for '_Z12vectorReducePKfPfi' function";

	Node0x4f34750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5d8d170",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = getelementptr inbounds float, float addrspace(1)* %0, i64 %13\l  %15 = load float, float addrspace(1)* %14, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %16 = getelementptr inbounds [10 x float], [10 x float] addrspace(3)*\l... @_ZZ12vectorReducePKfPfiE5sdata, i32 0, i32 %4\l  store float %15, float addrspace(3)* %16, align 4, !tbaa !7\l  %17 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ12vectorReducePKfPfiE7sindice, i32 0, i32 %4\l  store i32 %4, i32 addrspace(3)* %17, align 4, !tbaa !11\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %18 = icmp ult i16 %9, 2\l  br i1 %18, label %19, label %20\l|{<s0>T|<s1>F}}"];
	Node0x4f34750:s0 -> Node0x4f37d40;
	Node0x4f34750:s1 -> Node0x4f37dd0;
	Node0x4f37d40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5d8d170",label="{%19:\l19:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  switch i32 %4, label %42 [\l    i32 0, label %36\l    i32 1, label %38\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4f37d40:s0 -> Node0x4f380f0;
	Node0x4f37d40:s1 -> Node0x4f38140;
	Node0x4f37d40:s2 -> Node0x4f381d0;
	Node0x4f37dd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%20:\l20:                                               \l  %21 = phi i32 [ %22, %34 ], [ %10, %3 ]\l  %22 = lshr i32 %21, 1\l  %23 = icmp ult i32 %4, %22\l  br i1 %23, label %24, label %34\l|{<s0>T|<s1>F}}"];
	Node0x4f37dd0:s0 -> Node0x4f385e0;
	Node0x4f37dd0:s1 -> Node0x4f38380;
	Node0x4f385e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%24:\l24:                                               \l  %25 = load float, float addrspace(3)* %16, align 4, !tbaa !7\l  %26 = add nuw nsw i32 %22, %4\l  %27 = getelementptr inbounds [10 x float], [10 x float] addrspace(3)*\l... @_ZZ12vectorReducePKfPfiE5sdata, i32 0, i32 %26\l  %28 = load float, float addrspace(3)* %27, align 4, !tbaa !7\l  %29 = fcmp contract ogt float %25, %28\l  br i1 %29, label %30, label %33\l|{<s0>T|<s1>F}}"];
	Node0x4f385e0:s0 -> Node0x4f389f0;
	Node0x4f385e0:s1 -> Node0x4f38a40;
	Node0x4f389f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%30:\l30:                                               \l  store float %28, float addrspace(3)* %16, align 4, !tbaa !7\l  %31 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ12vectorReducePKfPfiE7sindice, i32 0, i32 %26\l  %32 = load i32, i32 addrspace(3)* %31, align 4, !tbaa !11\l  store i32 %32, i32 addrspace(3)* %17, align 4, !tbaa !11\l  br label %33\l}"];
	Node0x4f389f0 -> Node0x4f38a40;
	Node0x4f38a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%33:\l33:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %34\l}"];
	Node0x4f38a40 -> Node0x4f38380;
	Node0x4f38380 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%34:\l34:                                               \l  %35 = icmp ult i32 %21, 4\l  br i1 %35, label %19, label %20, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4f38380:s0 -> Node0x4f37d40;
	Node0x4f38380:s1 -> Node0x4f37dd0;
	Node0x4f38140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%36:\l36:                                               \l  %37 = load float, float addrspace(3)* getelementptr inbounds ([10 x float],\l... [10 x float] addrspace(3)* @_ZZ12vectorReducePKfPfiE5sdata, i32 0, i32 0),\l... align 16, !tbaa !7\l  store float %37, float addrspace(1)* %1, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x4f38140 -> Node0x4f380f0;
	Node0x4f381d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%38:\l38:                                               \l  %39 = load i32, i32 addrspace(3)* getelementptr inbounds ([10 x i32], [10 x\l... i32] addrspace(3)* @_ZZ12vectorReducePKfPfiE7sindice, i32 0, i32 0), align\l... 16, !tbaa !11\l  %40 = sitofp i32 %39 to float\l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 1\l  store float %40, float addrspace(1)* %41, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x4f381d0 -> Node0x4f380f0;
	Node0x4f380f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5d8d170",label="{%42:\l42:                                               \l  ret void\l}"];
}
