
swenproject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08001234  08001234  00011234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800127c  0800127c  00020050  2**0
                  CONTENTS
  4 .ARM          00000000  0800127c  0800127c  00020050  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800127c  0800127c  00020050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800127c  0800127c  0001127c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001280  08001280  00011280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  08001284  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  20000050  080012d4  00020050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  080012d4  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001783  00000000  00000000  000200c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000075c  00000000  00000000  00021846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000178  00000000  00000000  00021fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000f3  00000000  00000000  00022120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000c5d  00000000  00000000  00022213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002c59  00000000  00000000  00022e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f3b42  00000000  00000000  00025ac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000844  00000000  00000000  0011960c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  00119e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000050 	.word	0x20000050
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800121c 	.word	0x0800121c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000054 	.word	0x20000054
 80001cc:	0800121c 	.word	0x0800121c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <LED_Init>:
//******************************************************************************************
// User LED = LD2 Green LED = PA.5
//******************************************************************************************
#define LED_PIN 5

void LED_Init(void){
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	
	// Enable the peripheral clock of GPIO Port	
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;	
 8000274:	4b1d      	ldr	r3, [pc, #116]	; (80002ec <LED_Init+0x7c>)
 8000276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000278:	4a1c      	ldr	r2, [pc, #112]	; (80002ec <LED_Init+0x7c>)
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	64d3      	str	r3, [r2, #76]	; 0x4c

	// GPIO Mode: Input(00), Output(01), AlterFunc(10), Analog(11, reset)
	GPIOA->MODER &= ~(3U<<(2*LED_PIN));  
 8000280:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800028a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800028e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 1U<<(2*LED_PIN);      //  Output(01)
 8000290:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800029a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800029e:	6013      	str	r3, [r2, #0]
	
	// GPIO Speed: Low speed (00), Medium speed (01), Fast speed (10), High speed (11)
	GPIOA->OSPEEDR &= ~(3U<<(2*LED_PIN));
 80002a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002a4:	689b      	ldr	r3, [r3, #8]
 80002a6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002aa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80002ae:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |=   3U<<(2*LED_PIN);  // High speed
 80002b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002b4:	689b      	ldr	r3, [r3, #8]
 80002b6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002ba:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80002be:	6093      	str	r3, [r2, #8]
	
	// GPIO Output Type: Output push-pull (0, reset), Output open drain (1) 
	GPIOA->OTYPER &= ~(1U<<LED_PIN);       // Push-pull
 80002c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002c4:	685b      	ldr	r3, [r3, #4]
 80002c6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002ca:	f023 0320 	bic.w	r3, r3, #32
 80002ce:	6053      	str	r3, [r2, #4]
	
	// GPIO Push-Pull: No pull-up, pull-down (00), Pull-up (01), Pull-down (10), Reserved (11)
	GPIOA->PUPDR   &= ~(3U<<(2*LED_PIN));  // No pull-up, no pull-down
 80002d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002d4:	68db      	ldr	r3, [r3, #12]
 80002d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002da:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80002de:	60d3      	str	r3, [r2, #12]
	
}
 80002e0:	bf00      	nop
 80002e2:	46bd      	mov	sp, r7
 80002e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e8:	4770      	bx	lr
 80002ea:	bf00      	nop
 80002ec:	40021000 	.word	0x40021000

080002f0 <UART2_Init>:
// PA.3 = USART2_RX (AF7)

#define TX_PIN 2
#define RX_PIN 3

void UART2_Init(void) {
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
	// Enable the clock of USART 1 & 2
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;  // Enable USART 2 clock		
 80002f4:	4b0e      	ldr	r3, [pc, #56]	; (8000330 <UART2_Init+0x40>)
 80002f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002f8:	4a0d      	ldr	r2, [pc, #52]	; (8000330 <UART2_Init+0x40>)
 80002fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002fe:	6593      	str	r3, [r2, #88]	; 0x58
	// Select the USART1 clock source
	// 00: PCLK selected as USART2 clock
	// 01: System clock (SYSCLK) selected as USART2 clock
	// 10: HSI16 clock selected as USART2 clock
	// 11: LSE clock selected as USART2 clock
	RCC->CCIPR &= ~RCC_CCIPR_USART2SEL;
 8000300:	4b0b      	ldr	r3, [pc, #44]	; (8000330 <UART2_Init+0x40>)
 8000302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000306:	4a0a      	ldr	r2, [pc, #40]	; (8000330 <UART2_Init+0x40>)
 8000308:	f023 030c 	bic.w	r3, r3, #12
 800030c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	RCC->CCIPR |=  RCC_CCIPR_USART2SEL_0;
 8000310:	4b07      	ldr	r3, [pc, #28]	; (8000330 <UART2_Init+0x40>)
 8000312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000316:	4a06      	ldr	r2, [pc, #24]	; (8000330 <UART2_Init+0x40>)
 8000318:	f043 0304 	orr.w	r3, r3, #4
 800031c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	
	UART2_GPIO_Init();
 8000320:	f000 f80a 	bl	8000338 <UART2_GPIO_Init>
	USART_Init(USART2);
 8000324:	4803      	ldr	r0, [pc, #12]	; (8000334 <UART2_Init+0x44>)
 8000326:	f000 f84f 	bl	80003c8 <USART_Init>
	
	//NVIC_SetPriority(USART2_IRQn, 0);			// Set Priority to 1
	//NVIC_EnableIRQ(USART2_IRQn);					// Enable interrupt of USART1 peripheral
}
 800032a:	bf00      	nop
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	40021000 	.word	0x40021000
 8000334:	40004400 	.word	0x40004400

08000338 <UART2_GPIO_Init>:

void UART2_GPIO_Init(void) {
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
	
	// Enable the peripheral clock of GPIO Port
	RCC->AHB2ENR |=   RCC_AHB2ENR_GPIOAEN;
 800033c:	4b21      	ldr	r3, [pc, #132]	; (80003c4 <UART2_GPIO_Init+0x8c>)
 800033e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000340:	4a20      	ldr	r2, [pc, #128]	; (80003c4 <UART2_GPIO_Init+0x8c>)
 8000342:	f043 0301 	orr.w	r3, r3, #1
 8000346:	64d3      	str	r3, [r2, #76]	; 0x4c
	// PA2 = USART2_TX (AF7)
	// PA3 = USART2_RX (AF7)
	// Alternate function, High Speed, Push pull, Pull up
	// **********************************************************
	// Input(00), Output(01), AlterFunc(10), Analog(11)
	GPIOA->MODER   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));	// Clear bits
 8000348:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000352:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000356:	6013      	str	r3, [r2, #0]
	GPIOA->MODER   |=   2<<(2*TX_PIN) | 2<<(2*RX_PIN); 
 8000358:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000362:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000366:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0]  &= ~(0xF<<(4*TX_PIN) | 0xF<<(4*RX_PIN));	
 8000368:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800036c:	6a1b      	ldr	r3, [r3, #32]
 800036e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000372:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000376:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |=   7<<(4*TX_PIN) | 7<<(4*RX_PIN);       	
 8000378:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800037c:	6a1b      	ldr	r3, [r3, #32]
 800037e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000382:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8000386:	6213      	str	r3, [r2, #32]
	// GPIO Speed: Low speed (00), Medium speed (01), Fast speed (10), High speed (11)
	GPIOA->OSPEEDR |=   3<<(2*TX_PIN) | 3<<(2*RX_PIN); 					 	
 8000388:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800038c:	689b      	ldr	r3, [r3, #8]
 800038e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000392:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000396:	6093      	str	r3, [r2, #8]
	// GPIO Push-Pull: No pull-up, pull-down (00), Pull-up (01), Pull-down (10), Reserved (11)
	GPIOA->PUPDR   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));
 8000398:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800039c:	68db      	ldr	r3, [r3, #12]
 800039e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80003a6:	60d3      	str	r3, [r2, #12]
	// GPIO Output Type: Output push-pull (0, reset), Output open drain (1) 
	GPIOA->OTYPER  &=  ~(1<<TX_PIN | 1<<RX_PIN);       	
 80003a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003ac:	685b      	ldr	r3, [r3, #4]
 80003ae:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003b2:	f023 030c 	bic.w	r3, r3, #12
 80003b6:	6053      	str	r3, [r2, #4]
}
 80003b8:	bf00      	nop
 80003ba:	46bd      	mov	sp, r7
 80003bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c0:	4770      	bx	lr
 80003c2:	bf00      	nop
 80003c4:	40021000 	.word	0x40021000

080003c8 <USART_Init>:


void USART_Init (USART_TypeDef * USARTx) {
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
	// Default setting: 
	//     No hardware flow control, 8 data bits, no parity, 1 start bit and 1 stop bit		
	USARTx->CR1 &= ~USART_CR1_UE;  // Disable USART
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f023 0201 	bic.w	r2, r3, #1
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	601a      	str	r2, [r3, #0]
	
	// Configure word length to 8 bit
	USARTx->CR1 &= ~USART_CR1_M;   // M: 00 = 8 data bits, 01 = 9 data bits, 10 = 7 data bits
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f023 2210 	bic.w	r2, r3, #268439552	; 0x10001000
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	601a      	str	r2, [r3, #0]
	
	// Configure oversampling mode: Oversampling by 16 
	USARTx->CR1 &= ~USART_CR1_OVER8;  // 0 = oversampling by 16, 1 = oversampling by 8
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	601a      	str	r2, [r3, #0]
	
	// Configure stop bits to 1 stop bit
	//   00: 1 Stop bit;      01: 0.5 Stop bit
	//   10: 2 Stop bits;     11: 1.5 Stop bit
	USARTx->CR2 &= ~USART_CR2_STOP;   
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	685b      	ldr	r3, [r3, #4]
 80003f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	605a      	str	r2, [r3, #4]
	// CSet Baudrate to 9600 using APB frequency (80,000,000 Hz)
	// If oversampling by 16, Tx/Rx baud = f_CK / USARTDIV,  
	// If oversampling by 8,  Tx/Rx baud = 2*f_CK / USARTDIV
  // When OVER8 = 0, BRR = USARTDIV
	// USARTDIV = 80MHz/9600 = 8333 = 0x208D
	USARTx->BRR  = 0x208D; // Limited to 16 bits
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	f242 028d 	movw	r2, #8333	; 0x208d
 8000406:	60da      	str	r2, [r3, #12]

	USARTx->CR1  |= (USART_CR1_RE | USART_CR1_TE);  	// Transmitter and Receiver enable
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	f043 020c 	orr.w	r2, r3, #12
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	601a      	str	r2, [r3, #0]
	
  if (USARTx == UART4){	
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	4a2c      	ldr	r2, [pc, #176]	; (80004c8 <USART_Init+0x100>)
 8000418:	4293      	cmp	r3, r2
 800041a:	d129      	bne.n	8000470 <USART_Init+0xa8>
		USARTx->CR1 |= USART_CR1_RXNEIE;  			// Received Data Ready to be Read Interrupt  
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	f043 0220 	orr.w	r2, r3, #32
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_TCIE;    			// Transmission Complete Interrupt 
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_IDLEIE;  			// Idle Line Detected Interrupt 
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f023 0210 	bic.w	r2, r3, #16
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_TXEIE;   			// Transmit Data Register Empty Interrupt 
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_PEIE;    			// Parity Error Interrupt 
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR2_LBDIE;				// LIN Break Detection Interrupt Enable
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR3_EIE;					// Error Interrupt Enable (Frame error, noise error, overrun error) 
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	f023 0201 	bic.w	r2, r3, #1
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	601a      	str	r2, [r3, #0]
		//USARTx->CR3 &= ~USART_CR3_CTSIE;				// CTS Interrupt
	}

	if (USARTx == USART2){
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	4a16      	ldr	r2, [pc, #88]	; (80004cc <USART_Init+0x104>)
 8000474:	4293      	cmp	r3, r2
 8000476:	d10b      	bne.n	8000490 <USART_Init+0xc8>
		USARTx->ICR |= USART_ICR_TCCF;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	6a1b      	ldr	r3, [r3, #32]
 800047c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	621a      	str	r2, [r3, #32]
		USART1->CR3 |= USART_CR3_DMAT | USART_CR3_DMAR;
 8000484:	4b12      	ldr	r3, [pc, #72]	; (80004d0 <USART_Init+0x108>)
 8000486:	689b      	ldr	r3, [r3, #8]
 8000488:	4a11      	ldr	r2, [pc, #68]	; (80004d0 <USART_Init+0x108>)
 800048a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800048e:	6093      	str	r3, [r2, #8]
	}
	
	USARTx->CR1  |= USART_CR1_UE; // USART enable                 
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	f043 0201 	orr.w	r2, r3, #1
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	601a      	str	r2, [r3, #0]
	
	while ( (USARTx->ISR & USART_ISR_TEACK) == 0); // Verify that the USART is ready for reception
 800049c:	bf00      	nop
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	69db      	ldr	r3, [r3, #28]
 80004a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d0f9      	beq.n	800049e <USART_Init+0xd6>
	while ( (USARTx->ISR & USART_ISR_REACK) == 0); // Verify that the USART is ready for transmission
 80004aa:	bf00      	nop
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	69db      	ldr	r3, [r3, #28]
 80004b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d0f9      	beq.n	80004ac <USART_Init+0xe4>
}
 80004b8:	bf00      	nop
 80004ba:	bf00      	nop
 80004bc:	370c      	adds	r7, #12
 80004be:	46bd      	mov	sp, r7
 80004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	40004c00 	.word	0x40004c00
 80004cc:	40004400 	.word	0x40004400
 80004d0:	40013800 	.word	0x40013800

080004d4 <USART_Write>:
	// USART resets the RXNE flag automatically after reading DR
	return ((uint8_t)(USARTx->RDR & 0xFF));
	// Reading USART_DR automatically clears the RXNE flag 
}

void USART_Write(USART_TypeDef * USARTx, uint8_t *buffer, uint32_t nBytes) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af00      	add	r7, sp, #0
 80004da:	60f8      	str	r0, [r7, #12]
 80004dc:	60b9      	str	r1, [r7, #8]
 80004de:	607a      	str	r2, [r7, #4]
	int i;
	// TXE is cleared by a write to the USART_DR register.
	// TXE is set by hardware when the content of the TDR 
	// register has been transferred into the shift register.
	for (i = 0; i < nBytes; i++) {
 80004e0:	2300      	movs	r3, #0
 80004e2:	617b      	str	r3, [r7, #20]
 80004e4:	e014      	b.n	8000510 <USART_Write+0x3c>
		while (!(USARTx->ISR & USART_ISR_TXE));   	// wait until TXE (TX empty) bit is set
 80004e6:	bf00      	nop
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	69db      	ldr	r3, [r3, #28]
 80004ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d0f9      	beq.n	80004e8 <USART_Write+0x14>
		// Writing USART_DR automatically clears the TXE flag 	
		USARTx->TDR = buffer[i] & 0xFF;
 80004f4:	697b      	ldr	r3, [r7, #20]
 80004f6:	68ba      	ldr	r2, [r7, #8]
 80004f8:	4413      	add	r3, r2
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	b29a      	uxth	r2, r3
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	851a      	strh	r2, [r3, #40]	; 0x28
		USART_Delay(300);
 8000502:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000506:	f000 f819 	bl	800053c <USART_Delay>
	for (i = 0; i < nBytes; i++) {
 800050a:	697b      	ldr	r3, [r7, #20]
 800050c:	3301      	adds	r3, #1
 800050e:	617b      	str	r3, [r7, #20]
 8000510:	697b      	ldr	r3, [r7, #20]
 8000512:	687a      	ldr	r2, [r7, #4]
 8000514:	429a      	cmp	r2, r3
 8000516:	d8e6      	bhi.n	80004e6 <USART_Write+0x12>
	}
	while (!(USARTx->ISR & USART_ISR_TC));   		  // wait until TC bit is set
 8000518:	bf00      	nop
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	69db      	ldr	r3, [r3, #28]
 800051e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0f9      	beq.n	800051a <USART_Write+0x46>
	USARTx->ISR &= ~USART_ISR_TC;
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	69db      	ldr	r3, [r3, #28]
 800052a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	61da      	str	r2, [r3, #28]
}   
 8000532:	bf00      	nop
 8000534:	3718      	adds	r7, #24
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
	...

0800053c <USART_Delay>:
 

void USART_Delay(uint32_t us) {
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
	uint32_t time = 100*us/7;    
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2264      	movs	r2, #100	; 0x64
 8000548:	fb03 f202 	mul.w	r2, r3, r2
 800054c:	4b0a      	ldr	r3, [pc, #40]	; (8000578 <USART_Delay+0x3c>)
 800054e:	fba3 1302 	umull	r1, r3, r3, r2
 8000552:	1ad2      	subs	r2, r2, r3
 8000554:	0852      	lsrs	r2, r2, #1
 8000556:	4413      	add	r3, r2
 8000558:	089b      	lsrs	r3, r3, #2
 800055a:	60fb      	str	r3, [r7, #12]
	while(--time);   
 800055c:	bf00      	nop
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	3b01      	subs	r3, #1
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	2b00      	cmp	r3, #0
 8000568:	d1f9      	bne.n	800055e <USART_Delay+0x22>
}
 800056a:	bf00      	nop
 800056c:	bf00      	nop
 800056e:	3714      	adds	r7, #20
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr
 8000578:	24924925 	.word	0x24924925

0800057c <do_printf>:
#include <stdio.h>
#include <stdarg.h>

char buffer[256]; //buffer to store

int do_printf(const char* format, ...){
 800057c:	b40f      	push	{r0, r1, r2, r3}
 800057e:	b580      	push	{r7, lr}
 8000580:	b082      	sub	sp, #8
 8000582:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	va_start (aptr, format);
 8000584:	f107 0314 	add.w	r3, r7, #20
 8000588:	603b      	str	r3, [r7, #0]
	ret = vsprintf(buffer, format, aptr);
 800058a:	683a      	ldr	r2, [r7, #0]
 800058c:	6939      	ldr	r1, [r7, #16]
 800058e:	4809      	ldr	r0, [pc, #36]	; (80005b4 <do_printf+0x38>)
 8000590:	f000 f9be 	bl	8000910 <vsiprintf>
 8000594:	6078      	str	r0, [r7, #4]
	va_end (aptr);
	USART_Write(USART2, (unsigned char*)buffer, ret);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	461a      	mov	r2, r3
 800059a:	4906      	ldr	r1, [pc, #24]	; (80005b4 <do_printf+0x38>)
 800059c:	4806      	ldr	r0, [pc, #24]	; (80005b8 <do_printf+0x3c>)
 800059e:	f7ff ff99 	bl	80004d4 <USART_Write>
	return (ret);
 80005a2:	687b      	ldr	r3, [r7, #4]
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005ae:	b004      	add	sp, #16
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	2000006c 	.word	0x2000006c
 80005b8:	40004400 	.word	0x40004400

080005bc <run_project>:
 */

#include "project.h"
#include "printf.h"

void run_project(){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
//	puts("hello world");
	char* str = "Hello, World!";
 80005c2:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <run_project+0x1c>)
 80005c4:	607b      	str	r3, [r7, #4]
	do_printf("%s", str);
 80005c6:	6879      	ldr	r1, [r7, #4]
 80005c8:	4804      	ldr	r0, [pc, #16]	; (80005dc <run_project+0x20>)
 80005ca:	f7ff ffd7 	bl	800057c <do_printf>
//	do_printf("%s,\n", char* hello_world);
}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	08001234 	.word	0x08001234
 80005dc:	08001244 	.word	0x08001244

080005e0 <System_Clock_Init>:
#include "SysClock.h"

//******************************************************************************************
// Switch the PLL source from MSI to HSI, and select the PLL as SYSCLK source.
//******************************************************************************************
void System_Clock_Init(void){
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
	uint32_t HSITrim;

	// To correctly read data from FLASH memory, the number of wait states (LATENCY)
  // must be correctly programmed according to the frequency of the CPU clock
  // (HCLK) and the supply voltage of the device.		
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80005e6:	4b6b      	ldr	r3, [pc, #428]	; (8000794 <System_Clock_Init+0x1b4>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4a6a      	ldr	r2, [pc, #424]	; (8000794 <System_Clock_Init+0x1b4>)
 80005ec:	f023 0307 	bic.w	r3, r3, #7
 80005f0:	6013      	str	r3, [r2, #0]
	FLASH->ACR |=  FLASH_ACR_LATENCY_2WS;
 80005f2:	4b68      	ldr	r3, [pc, #416]	; (8000794 <System_Clock_Init+0x1b4>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a67      	ldr	r2, [pc, #412]	; (8000794 <System_Clock_Init+0x1b4>)
 80005f8:	f043 0302 	orr.w	r3, r3, #2
 80005fc:	6013      	str	r3, [r2, #0]
		
	// Enable the Internal High Speed oscillator (HSI
	RCC->CR |= RCC_CR_HSION;
 80005fe:	4b66      	ldr	r3, [pc, #408]	; (8000798 <System_Clock_Init+0x1b8>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a65      	ldr	r2, [pc, #404]	; (8000798 <System_Clock_Init+0x1b8>)
 8000604:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000608:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_HSIRDY) == 0);
 800060a:	bf00      	nop
 800060c:	4b62      	ldr	r3, [pc, #392]	; (8000798 <System_Clock_Init+0x1b8>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000614:	2b00      	cmp	r3, #0
 8000616:	d0f9      	beq.n	800060c <System_Clock_Init+0x2c>
	// Adjusts the Internal High Speed oscillator (HSI) calibration value
	// RC oscillator frequencies are factory calibrated by ST for 1 % accuracy at 25oC
	// After reset, the factory calibration value is loaded in HSICAL[7:0] of RCC_ICSCR	
	HSITrim = 16; // user-programmable trimming value that is added to HSICAL[7:0] in ICSCR.
 8000618:	2310      	movs	r3, #16
 800061a:	607b      	str	r3, [r7, #4]
	RCC->ICSCR &= ~RCC_ICSCR_HSITRIM;
 800061c:	4b5e      	ldr	r3, [pc, #376]	; (8000798 <System_Clock_Init+0x1b8>)
 800061e:	685b      	ldr	r3, [r3, #4]
 8000620:	4a5d      	ldr	r2, [pc, #372]	; (8000798 <System_Clock_Init+0x1b8>)
 8000622:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8000626:	6053      	str	r3, [r2, #4]
	RCC->ICSCR |= HSITrim << 24;
 8000628:	4b5b      	ldr	r3, [pc, #364]	; (8000798 <System_Clock_Init+0x1b8>)
 800062a:	685a      	ldr	r2, [r3, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	061b      	lsls	r3, r3, #24
 8000630:	4959      	ldr	r1, [pc, #356]	; (8000798 <System_Clock_Init+0x1b8>)
 8000632:	4313      	orrs	r3, r2
 8000634:	604b      	str	r3, [r1, #4]
	
	RCC->CR    &= ~RCC_CR_PLLON; 
 8000636:	4b58      	ldr	r3, [pc, #352]	; (8000798 <System_Clock_Init+0x1b8>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a57      	ldr	r2, [pc, #348]	; (8000798 <System_Clock_Init+0x1b8>)
 800063c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000640:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == RCC_CR_PLLRDY);
 8000642:	bf00      	nop
 8000644:	4b54      	ldr	r3, [pc, #336]	; (8000798 <System_Clock_Init+0x1b8>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800064c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000650:	d0f8      	beq.n	8000644 <System_Clock_Init+0x64>
	
	// Select clock source to PLL
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLSRC;
 8000652:	4b51      	ldr	r3, [pc, #324]	; (8000798 <System_Clock_Init+0x1b8>)
 8000654:	68db      	ldr	r3, [r3, #12]
 8000656:	4a50      	ldr	r2, [pc, #320]	; (8000798 <System_Clock_Init+0x1b8>)
 8000658:	f023 0303 	bic.w	r3, r3, #3
 800065c:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI; // 00 = No clock, 01 = MSI, 10 = HSI, 11 = HSE
 800065e:	4b4e      	ldr	r3, [pc, #312]	; (8000798 <System_Clock_Init+0x1b8>)
 8000660:	68db      	ldr	r3, [r3, #12]
 8000662:	4a4d      	ldr	r2, [pc, #308]	; (8000798 <System_Clock_Init+0x1b8>)
 8000664:	f043 0302 	orr.w	r3, r3, #2
 8000668:	60d3      	str	r3, [r2, #12]
	
	// Make PLL as 80 MHz
	// f(VCO clock) = f(PLL clock input) * (PLLN / PLLM) = 16MHz * 20/2 = 160 MHz
	// f(PLL_R) = f(VCO clock) / PLLR = 160MHz/2 = 80MHz
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLN) | 20U << 8;
 800066a:	4b4b      	ldr	r3, [pc, #300]	; (8000798 <System_Clock_Init+0x1b8>)
 800066c:	68db      	ldr	r3, [r3, #12]
 800066e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8000672:	4a49      	ldr	r2, [pc, #292]	; (8000798 <System_Clock_Init+0x1b8>)
 8000674:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000678:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLM) | 1U << 4; // 000: PLLM = 1, 001: PLLM = 2, 010: PLLM = 3, 011: PLLM = 4, 100: PLLM = 5, 101: PLLM = 6, 110: PLLM = 7, 111: PLLM = 8
 800067a:	4b47      	ldr	r3, [pc, #284]	; (8000798 <System_Clock_Init+0x1b8>)
 800067c:	68db      	ldr	r3, [r3, #12]
 800067e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000682:	4a45      	ldr	r2, [pc, #276]	; (8000798 <System_Clock_Init+0x1b8>)
 8000684:	f043 0310 	orr.w	r3, r3, #16
 8000688:	60d3      	str	r3, [r2, #12]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLR;  // 00: PLLR = 2, 01: PLLR = 4, 10: PLLR = 6, 11: PLLR = 8	
 800068a:	4b43      	ldr	r3, [pc, #268]	; (8000798 <System_Clock_Init+0x1b8>)
 800068c:	68db      	ldr	r3, [r3, #12]
 800068e:	4a42      	ldr	r2, [pc, #264]	; (8000798 <System_Clock_Init+0x1b8>)
 8000690:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8000694:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLREN; // Enable Main PLL PLLCLK output 
 8000696:	4b40      	ldr	r3, [pc, #256]	; (8000798 <System_Clock_Init+0x1b8>)
 8000698:	68db      	ldr	r3, [r3, #12]
 800069a:	4a3f      	ldr	r2, [pc, #252]	; (8000798 <System_Clock_Init+0x1b8>)
 800069c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006a0:	60d3      	str	r3, [r2, #12]

	RCC->CR   |= RCC_CR_PLLON; 
 80006a2:	4b3d      	ldr	r3, [pc, #244]	; (8000798 <System_Clock_Init+0x1b8>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4a3c      	ldr	r2, [pc, #240]	; (8000798 <System_Clock_Init+0x1b8>)
 80006a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006ac:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == 0);
 80006ae:	bf00      	nop
 80006b0:	4b39      	ldr	r3, [pc, #228]	; (8000798 <System_Clock_Init+0x1b8>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d0f9      	beq.n	80006b0 <System_Clock_Init+0xd0>
	
	// Select PLL selected as system clock
	RCC->CFGR &= ~RCC_CFGR_SW;
 80006bc:	4b36      	ldr	r3, [pc, #216]	; (8000798 <System_Clock_Init+0x1b8>)
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	4a35      	ldr	r2, [pc, #212]	; (8000798 <System_Clock_Init+0x1b8>)
 80006c2:	f023 0303 	bic.w	r3, r3, #3
 80006c6:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL; // 00: MSI, 01:HSI, 10: HSE, 11: PLL
 80006c8:	4b33      	ldr	r3, [pc, #204]	; (8000798 <System_Clock_Init+0x1b8>)
 80006ca:	689b      	ldr	r3, [r3, #8]
 80006cc:	4a32      	ldr	r2, [pc, #200]	; (8000798 <System_Clock_Init+0x1b8>)
 80006ce:	f043 0303 	orr.w	r3, r3, #3
 80006d2:	6093      	str	r3, [r2, #8]
	
	// Wait until System Clock has been selected
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 80006d4:	bf00      	nop
 80006d6:	4b30      	ldr	r3, [pc, #192]	; (8000798 <System_Clock_Init+0x1b8>)
 80006d8:	689b      	ldr	r3, [r3, #8]
 80006da:	f003 030c 	and.w	r3, r3, #12
 80006de:	2b0c      	cmp	r3, #12
 80006e0:	d1f9      	bne.n	80006d6 <System_Clock_Init+0xf6>
	
	// The maximum frequency of the AHB, the APB1 and the APB2 domains is 80 MHz.
	RCC->CFGR &= ~RCC_CFGR_HPRE;  // AHB prescaler = 1; SYSCLK not divided
 80006e2:	4b2d      	ldr	r3, [pc, #180]	; (8000798 <System_Clock_Init+0x1b8>)
 80006e4:	689b      	ldr	r3, [r3, #8]
 80006e6:	4a2c      	ldr	r2, [pc, #176]	; (8000798 <System_Clock_Init+0x1b8>)
 80006e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80006ec:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE1; // APB high-speed prescaler (APB1) = 1, HCLK not divided
 80006ee:	4b2a      	ldr	r3, [pc, #168]	; (8000798 <System_Clock_Init+0x1b8>)
 80006f0:	689b      	ldr	r3, [r3, #8]
 80006f2:	4a29      	ldr	r2, [pc, #164]	; (8000798 <System_Clock_Init+0x1b8>)
 80006f4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80006f8:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE2; // APB high-speed prescaler (APB2) = 1, HCLK not divided
 80006fa:	4b27      	ldr	r3, [pc, #156]	; (8000798 <System_Clock_Init+0x1b8>)
 80006fc:	689b      	ldr	r3, [r3, #8]
 80006fe:	4a26      	ldr	r2, [pc, #152]	; (8000798 <System_Clock_Init+0x1b8>)
 8000700:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000704:	6093      	str	r3, [r2, #8]
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP; 
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLQ;	
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLPEN; // Enable Main PLL PLLSAI3CLK output enable
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLQEN; // Enable Main PLL PLL48M1CLK output enable
	
	RCC->CR &= ~RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 8000706:	4b24      	ldr	r3, [pc, #144]	; (8000798 <System_Clock_Init+0x1b8>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a23      	ldr	r2, [pc, #140]	; (8000798 <System_Clock_Init+0x1b8>)
 800070c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000710:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == RCC_CR_PLLSAI1ON );
 8000712:	bf00      	nop
 8000714:	4b20      	ldr	r3, [pc, #128]	; (8000798 <System_Clock_Init+0x1b8>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800071c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8000720:	d0f8      	beq.n	8000714 <System_Clock_Init+0x134>
	// 8 MHz * 24 / 17 = 11.294MHz
	// f(VCOSAI1 clock) = f(PLL clock input) *  (PLLSAI1N / PLLM)
	// PLLSAI1CLK: f(PLLSAI1_P) = f(VCOSAI1 clock) / PLLSAI1P
	// PLLUSB2CLK: f(PLLSAI1_Q) = f(VCOSAI1 clock) / PLLSAI1Q
	// PLLADC1CLK: f(PLLSAI1_R) = f(VCOSAI1 clock) / PLLSAI1R
	RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1N;
 8000722:	4b1d      	ldr	r3, [pc, #116]	; (8000798 <System_Clock_Init+0x1b8>)
 8000724:	691b      	ldr	r3, [r3, #16]
 8000726:	4a1c      	ldr	r2, [pc, #112]	; (8000798 <System_Clock_Init+0x1b8>)
 8000728:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800072c:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= 24U<<8;
 800072e:	4b1a      	ldr	r3, [pc, #104]	; (8000798 <System_Clock_Init+0x1b8>)
 8000730:	691b      	ldr	r3, [r3, #16]
 8000732:	4a19      	ldr	r2, [pc, #100]	; (8000798 <System_Clock_Init+0x1b8>)
 8000734:	f443 53c0 	orr.w	r3, r3, #6144	; 0x1800
 8000738:	6113      	str	r3, [r2, #16]
	
	// SAI1PLL division factor for PLLSAI1CLK
	// 0: PLLSAI1P = 7, 1: PLLSAI1P = 17
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1P;
 800073a:	4b17      	ldr	r3, [pc, #92]	; (8000798 <System_Clock_Init+0x1b8>)
 800073c:	691b      	ldr	r3, [r3, #16]
 800073e:	4a16      	ldr	r2, [pc, #88]	; (8000798 <System_Clock_Init+0x1b8>)
 8000740:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000744:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1PEN;
 8000746:	4b14      	ldr	r3, [pc, #80]	; (8000798 <System_Clock_Init+0x1b8>)
 8000748:	691b      	ldr	r3, [r3, #16]
 800074a:	4a13      	ldr	r2, [pc, #76]	; (8000798 <System_Clock_Init+0x1b8>)
 800074c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000750:	6113      	str	r3, [r2, #16]
	// 00: PLLSAI1R = 2, 01: PLLSAI1R = 4, 10: PLLSAI1R = 6, 11: PLLSAI1R = 8
	// RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1R; 
	// RCC->PLLSAI1CFGR |= U<<25;
	// RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1REN;
	
	RCC->CR |= RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 8000752:	4b11      	ldr	r3, [pc, #68]	; (8000798 <System_Clock_Init+0x1b8>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a10      	ldr	r2, [pc, #64]	; (8000798 <System_Clock_Init+0x1b8>)
 8000758:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800075c:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == 0);
 800075e:	bf00      	nop
 8000760:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <System_Clock_Init+0x1b8>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000768:	2b00      	cmp	r3, #0
 800076a:	d0f9      	beq.n	8000760 <System_Clock_Init+0x180>
	// SAI1 clock source selection
	// 00: PLLSAI1 "P" clock (PLLSAI1CLK) selected as SAI1 clock
	// 01: PLLSAI2 "P" clock (PLLSAI2CLK) selected as SAI1 clock
	// 10: PLL "P" clock (PLLSAI3CLK) selected as SAI1 clock
	// 11: External input SAI1_EXTCLK selected as SAI1 clock	
	RCC->CCIPR &= ~RCC_CCIPR_SAI1SEL;
 800076c:	4b0a      	ldr	r3, [pc, #40]	; (8000798 <System_Clock_Init+0x1b8>)
 800076e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000772:	4a09      	ldr	r2, [pc, #36]	; (8000798 <System_Clock_Init+0x1b8>)
 8000774:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000778:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	RCC->APB2ENR |= RCC_APB2ENR_SAI1EN;
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <System_Clock_Init+0x1b8>)
 800077e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000780:	4a05      	ldr	r2, [pc, #20]	; (8000798 <System_Clock_Init+0x1b8>)
 8000782:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000786:	6613      	str	r3, [r2, #96]	; 0x60
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	40022000 	.word	0x40022000
 8000798:	40021000 	.word	0x40021000

0800079c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b086      	sub	sp, #24
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007a4:	4a14      	ldr	r2, [pc, #80]	; (80007f8 <_sbrk+0x5c>)
 80007a6:	4b15      	ldr	r3, [pc, #84]	; (80007fc <_sbrk+0x60>)
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007b0:	4b13      	ldr	r3, [pc, #76]	; (8000800 <_sbrk+0x64>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d102      	bne.n	80007be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007b8:	4b11      	ldr	r3, [pc, #68]	; (8000800 <_sbrk+0x64>)
 80007ba:	4a12      	ldr	r2, [pc, #72]	; (8000804 <_sbrk+0x68>)
 80007bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007be:	4b10      	ldr	r3, [pc, #64]	; (8000800 <_sbrk+0x64>)
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	693a      	ldr	r2, [r7, #16]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d207      	bcs.n	80007dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007cc:	f000 f8aa 	bl	8000924 <__errno>
 80007d0:	4603      	mov	r3, r0
 80007d2:	220c      	movs	r2, #12
 80007d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007da:	e009      	b.n	80007f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007dc:	4b08      	ldr	r3, [pc, #32]	; (8000800 <_sbrk+0x64>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007e2:	4b07      	ldr	r3, [pc, #28]	; (8000800 <_sbrk+0x64>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4413      	add	r3, r2
 80007ea:	4a05      	ldr	r2, [pc, #20]	; (8000800 <_sbrk+0x64>)
 80007ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007ee:	68fb      	ldr	r3, [r7, #12]
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3718      	adds	r7, #24
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20018000 	.word	0x20018000
 80007fc:	00000400 	.word	0x00000400
 8000800:	2000016c 	.word	0x2000016c
 8000804:	200002b8 	.word	0x200002b8

08000808 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800080c:	4b17      	ldr	r3, [pc, #92]	; (800086c <SystemInit+0x64>)
 800080e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000812:	4a16      	ldr	r2, [pc, #88]	; (800086c <SystemInit+0x64>)
 8000814:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000818:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800081c:	4b14      	ldr	r3, [pc, #80]	; (8000870 <SystemInit+0x68>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a13      	ldr	r2, [pc, #76]	; (8000870 <SystemInit+0x68>)
 8000822:	f043 0301 	orr.w	r3, r3, #1
 8000826:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000828:	4b11      	ldr	r3, [pc, #68]	; (8000870 <SystemInit+0x68>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800082e:	4b10      	ldr	r3, [pc, #64]	; (8000870 <SystemInit+0x68>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4a0f      	ldr	r2, [pc, #60]	; (8000870 <SystemInit+0x68>)
 8000834:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000838:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800083c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800083e:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <SystemInit+0x68>)
 8000840:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000844:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000846:	4b0a      	ldr	r3, [pc, #40]	; (8000870 <SystemInit+0x68>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4a09      	ldr	r2, [pc, #36]	; (8000870 <SystemInit+0x68>)
 800084c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000850:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000852:	4b07      	ldr	r3, [pc, #28]	; (8000870 <SystemInit+0x68>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000858:	4b04      	ldr	r3, [pc, #16]	; (800086c <SystemInit+0x64>)
 800085a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800085e:	609a      	str	r2, [r3, #8]
#endif
}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	e000ed00 	.word	0xe000ed00
 8000870:	40021000 	.word	0x40021000

08000874 <main>:
#include <stdio.h>

	


int main(void){
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0

//	// initialization code
	System_Clock_Init(); // set System Clock = 80 MHz
 8000878:	f7ff feb2 	bl	80005e0 <System_Clock_Init>
	LED_Init();
 800087c:	f7ff fcf8 	bl	8000270 <LED_Init>
	UART2_Init();
 8000880:	f7ff fd36 	bl	80002f0 <UART2_Init>
	run_project();
 8000884:	f7ff fe9a 	bl	80005bc <run_project>
 8000888:	2300      	movs	r3, #0


//	// application run function
//	run_demo() ;
	
}
 800088a:	4618      	mov	r0, r3
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000890:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008c8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000894:	f7ff ffb8 	bl	8000808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000898:	480c      	ldr	r0, [pc, #48]	; (80008cc <LoopForever+0x6>)
  ldr r1, =_edata
 800089a:	490d      	ldr	r1, [pc, #52]	; (80008d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800089c:	4a0d      	ldr	r2, [pc, #52]	; (80008d4 <LoopForever+0xe>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008a0:	e002      	b.n	80008a8 <LoopCopyDataInit>

080008a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008a6:	3304      	adds	r3, #4

080008a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008ac:	d3f9      	bcc.n	80008a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ae:	4a0a      	ldr	r2, [pc, #40]	; (80008d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008b0:	4c0a      	ldr	r4, [pc, #40]	; (80008dc <LoopForever+0x16>)
  movs r3, #0
 80008b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008b4:	e001      	b.n	80008ba <LoopFillZerobss>

080008b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008b8:	3204      	adds	r2, #4

080008ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008bc:	d3fb      	bcc.n	80008b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008be:	f000 f837 	bl	8000930 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008c2:	f7ff ffd7 	bl	8000874 <main>

080008c6 <LoopForever>:

LoopForever:
    b LoopForever
 80008c6:	e7fe      	b.n	80008c6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80008c8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80008cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d0:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 80008d4:	08001284 	.word	0x08001284
  ldr r2, =_sbss
 80008d8:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 80008dc:	200002b8 	.word	0x200002b8

080008e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008e0:	e7fe      	b.n	80008e0 <ADC1_2_IRQHandler>
	...

080008e4 <_vsiprintf_r>:
 80008e4:	b500      	push	{lr}
 80008e6:	b09b      	sub	sp, #108	; 0x6c
 80008e8:	9100      	str	r1, [sp, #0]
 80008ea:	9104      	str	r1, [sp, #16]
 80008ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80008f0:	9105      	str	r1, [sp, #20]
 80008f2:	9102      	str	r1, [sp, #8]
 80008f4:	4905      	ldr	r1, [pc, #20]	; (800090c <_vsiprintf_r+0x28>)
 80008f6:	9103      	str	r1, [sp, #12]
 80008f8:	4669      	mov	r1, sp
 80008fa:	f000 f899 	bl	8000a30 <_svfiprintf_r>
 80008fe:	9b00      	ldr	r3, [sp, #0]
 8000900:	2200      	movs	r2, #0
 8000902:	701a      	strb	r2, [r3, #0]
 8000904:	b01b      	add	sp, #108	; 0x6c
 8000906:	f85d fb04 	ldr.w	pc, [sp], #4
 800090a:	bf00      	nop
 800090c:	ffff0208 	.word	0xffff0208

08000910 <vsiprintf>:
 8000910:	4613      	mov	r3, r2
 8000912:	460a      	mov	r2, r1
 8000914:	4601      	mov	r1, r0
 8000916:	4802      	ldr	r0, [pc, #8]	; (8000920 <vsiprintf+0x10>)
 8000918:	6800      	ldr	r0, [r0, #0]
 800091a:	f7ff bfe3 	b.w	80008e4 <_vsiprintf_r>
 800091e:	bf00      	nop
 8000920:	2000004c 	.word	0x2000004c

08000924 <__errno>:
 8000924:	4b01      	ldr	r3, [pc, #4]	; (800092c <__errno+0x8>)
 8000926:	6818      	ldr	r0, [r3, #0]
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	2000004c 	.word	0x2000004c

08000930 <__libc_init_array>:
 8000930:	b570      	push	{r4, r5, r6, lr}
 8000932:	4d0d      	ldr	r5, [pc, #52]	; (8000968 <__libc_init_array+0x38>)
 8000934:	4c0d      	ldr	r4, [pc, #52]	; (800096c <__libc_init_array+0x3c>)
 8000936:	1b64      	subs	r4, r4, r5
 8000938:	10a4      	asrs	r4, r4, #2
 800093a:	2600      	movs	r6, #0
 800093c:	42a6      	cmp	r6, r4
 800093e:	d109      	bne.n	8000954 <__libc_init_array+0x24>
 8000940:	4d0b      	ldr	r5, [pc, #44]	; (8000970 <__libc_init_array+0x40>)
 8000942:	4c0c      	ldr	r4, [pc, #48]	; (8000974 <__libc_init_array+0x44>)
 8000944:	f000 fc6a 	bl	800121c <_init>
 8000948:	1b64      	subs	r4, r4, r5
 800094a:	10a4      	asrs	r4, r4, #2
 800094c:	2600      	movs	r6, #0
 800094e:	42a6      	cmp	r6, r4
 8000950:	d105      	bne.n	800095e <__libc_init_array+0x2e>
 8000952:	bd70      	pop	{r4, r5, r6, pc}
 8000954:	f855 3b04 	ldr.w	r3, [r5], #4
 8000958:	4798      	blx	r3
 800095a:	3601      	adds	r6, #1
 800095c:	e7ee      	b.n	800093c <__libc_init_array+0xc>
 800095e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000962:	4798      	blx	r3
 8000964:	3601      	adds	r6, #1
 8000966:	e7f2      	b.n	800094e <__libc_init_array+0x1e>
 8000968:	0800127c 	.word	0x0800127c
 800096c:	0800127c 	.word	0x0800127c
 8000970:	0800127c 	.word	0x0800127c
 8000974:	08001280 	.word	0x08001280

08000978 <__retarget_lock_acquire_recursive>:
 8000978:	4770      	bx	lr

0800097a <__retarget_lock_release_recursive>:
 800097a:	4770      	bx	lr

0800097c <__ssputs_r>:
 800097c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000980:	688e      	ldr	r6, [r1, #8]
 8000982:	461f      	mov	r7, r3
 8000984:	42be      	cmp	r6, r7
 8000986:	680b      	ldr	r3, [r1, #0]
 8000988:	4682      	mov	sl, r0
 800098a:	460c      	mov	r4, r1
 800098c:	4690      	mov	r8, r2
 800098e:	d82c      	bhi.n	80009ea <__ssputs_r+0x6e>
 8000990:	898a      	ldrh	r2, [r1, #12]
 8000992:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8000996:	d026      	beq.n	80009e6 <__ssputs_r+0x6a>
 8000998:	6965      	ldr	r5, [r4, #20]
 800099a:	6909      	ldr	r1, [r1, #16]
 800099c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80009a0:	eba3 0901 	sub.w	r9, r3, r1
 80009a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80009a8:	1c7b      	adds	r3, r7, #1
 80009aa:	444b      	add	r3, r9
 80009ac:	106d      	asrs	r5, r5, #1
 80009ae:	429d      	cmp	r5, r3
 80009b0:	bf38      	it	cc
 80009b2:	461d      	movcc	r5, r3
 80009b4:	0553      	lsls	r3, r2, #21
 80009b6:	d527      	bpl.n	8000a08 <__ssputs_r+0x8c>
 80009b8:	4629      	mov	r1, r5
 80009ba:	f000 f957 	bl	8000c6c <_malloc_r>
 80009be:	4606      	mov	r6, r0
 80009c0:	b360      	cbz	r0, 8000a1c <__ssputs_r+0xa0>
 80009c2:	6921      	ldr	r1, [r4, #16]
 80009c4:	464a      	mov	r2, r9
 80009c6:	f000 fbc7 	bl	8001158 <memcpy>
 80009ca:	89a3      	ldrh	r3, [r4, #12]
 80009cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80009d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009d4:	81a3      	strh	r3, [r4, #12]
 80009d6:	6126      	str	r6, [r4, #16]
 80009d8:	6165      	str	r5, [r4, #20]
 80009da:	444e      	add	r6, r9
 80009dc:	eba5 0509 	sub.w	r5, r5, r9
 80009e0:	6026      	str	r6, [r4, #0]
 80009e2:	60a5      	str	r5, [r4, #8]
 80009e4:	463e      	mov	r6, r7
 80009e6:	42be      	cmp	r6, r7
 80009e8:	d900      	bls.n	80009ec <__ssputs_r+0x70>
 80009ea:	463e      	mov	r6, r7
 80009ec:	6820      	ldr	r0, [r4, #0]
 80009ee:	4632      	mov	r2, r6
 80009f0:	4641      	mov	r1, r8
 80009f2:	f000 fb86 	bl	8001102 <memmove>
 80009f6:	68a3      	ldr	r3, [r4, #8]
 80009f8:	1b9b      	subs	r3, r3, r6
 80009fa:	60a3      	str	r3, [r4, #8]
 80009fc:	6823      	ldr	r3, [r4, #0]
 80009fe:	4433      	add	r3, r6
 8000a00:	6023      	str	r3, [r4, #0]
 8000a02:	2000      	movs	r0, #0
 8000a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a08:	462a      	mov	r2, r5
 8000a0a:	f000 fb4b 	bl	80010a4 <_realloc_r>
 8000a0e:	4606      	mov	r6, r0
 8000a10:	2800      	cmp	r0, #0
 8000a12:	d1e0      	bne.n	80009d6 <__ssputs_r+0x5a>
 8000a14:	6921      	ldr	r1, [r4, #16]
 8000a16:	4650      	mov	r0, sl
 8000a18:	f000 fbac 	bl	8001174 <_free_r>
 8000a1c:	230c      	movs	r3, #12
 8000a1e:	f8ca 3000 	str.w	r3, [sl]
 8000a22:	89a3      	ldrh	r3, [r4, #12]
 8000a24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a28:	81a3      	strh	r3, [r4, #12]
 8000a2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a2e:	e7e9      	b.n	8000a04 <__ssputs_r+0x88>

08000a30 <_svfiprintf_r>:
 8000a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a34:	4698      	mov	r8, r3
 8000a36:	898b      	ldrh	r3, [r1, #12]
 8000a38:	061b      	lsls	r3, r3, #24
 8000a3a:	b09d      	sub	sp, #116	; 0x74
 8000a3c:	4607      	mov	r7, r0
 8000a3e:	460d      	mov	r5, r1
 8000a40:	4614      	mov	r4, r2
 8000a42:	d50e      	bpl.n	8000a62 <_svfiprintf_r+0x32>
 8000a44:	690b      	ldr	r3, [r1, #16]
 8000a46:	b963      	cbnz	r3, 8000a62 <_svfiprintf_r+0x32>
 8000a48:	2140      	movs	r1, #64	; 0x40
 8000a4a:	f000 f90f 	bl	8000c6c <_malloc_r>
 8000a4e:	6028      	str	r0, [r5, #0]
 8000a50:	6128      	str	r0, [r5, #16]
 8000a52:	b920      	cbnz	r0, 8000a5e <_svfiprintf_r+0x2e>
 8000a54:	230c      	movs	r3, #12
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a5c:	e0d0      	b.n	8000c00 <_svfiprintf_r+0x1d0>
 8000a5e:	2340      	movs	r3, #64	; 0x40
 8000a60:	616b      	str	r3, [r5, #20]
 8000a62:	2300      	movs	r3, #0
 8000a64:	9309      	str	r3, [sp, #36]	; 0x24
 8000a66:	2320      	movs	r3, #32
 8000a68:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8000a6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8000a70:	2330      	movs	r3, #48	; 0x30
 8000a72:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8000c18 <_svfiprintf_r+0x1e8>
 8000a76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8000a7a:	f04f 0901 	mov.w	r9, #1
 8000a7e:	4623      	mov	r3, r4
 8000a80:	469a      	mov	sl, r3
 8000a82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000a86:	b10a      	cbz	r2, 8000a8c <_svfiprintf_r+0x5c>
 8000a88:	2a25      	cmp	r2, #37	; 0x25
 8000a8a:	d1f9      	bne.n	8000a80 <_svfiprintf_r+0x50>
 8000a8c:	ebba 0b04 	subs.w	fp, sl, r4
 8000a90:	d00b      	beq.n	8000aaa <_svfiprintf_r+0x7a>
 8000a92:	465b      	mov	r3, fp
 8000a94:	4622      	mov	r2, r4
 8000a96:	4629      	mov	r1, r5
 8000a98:	4638      	mov	r0, r7
 8000a9a:	f7ff ff6f 	bl	800097c <__ssputs_r>
 8000a9e:	3001      	adds	r0, #1
 8000aa0:	f000 80a9 	beq.w	8000bf6 <_svfiprintf_r+0x1c6>
 8000aa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8000aa6:	445a      	add	r2, fp
 8000aa8:	9209      	str	r2, [sp, #36]	; 0x24
 8000aaa:	f89a 3000 	ldrb.w	r3, [sl]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f000 80a1 	beq.w	8000bf6 <_svfiprintf_r+0x1c6>
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000aba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000abe:	f10a 0a01 	add.w	sl, sl, #1
 8000ac2:	9304      	str	r3, [sp, #16]
 8000ac4:	9307      	str	r3, [sp, #28]
 8000ac6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8000aca:	931a      	str	r3, [sp, #104]	; 0x68
 8000acc:	4654      	mov	r4, sl
 8000ace:	2205      	movs	r2, #5
 8000ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000ad4:	4850      	ldr	r0, [pc, #320]	; (8000c18 <_svfiprintf_r+0x1e8>)
 8000ad6:	f7ff fb7b 	bl	80001d0 <memchr>
 8000ada:	9a04      	ldr	r2, [sp, #16]
 8000adc:	b9d8      	cbnz	r0, 8000b16 <_svfiprintf_r+0xe6>
 8000ade:	06d0      	lsls	r0, r2, #27
 8000ae0:	bf44      	itt	mi
 8000ae2:	2320      	movmi	r3, #32
 8000ae4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8000ae8:	0711      	lsls	r1, r2, #28
 8000aea:	bf44      	itt	mi
 8000aec:	232b      	movmi	r3, #43	; 0x2b
 8000aee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8000af2:	f89a 3000 	ldrb.w	r3, [sl]
 8000af6:	2b2a      	cmp	r3, #42	; 0x2a
 8000af8:	d015      	beq.n	8000b26 <_svfiprintf_r+0xf6>
 8000afa:	9a07      	ldr	r2, [sp, #28]
 8000afc:	4654      	mov	r4, sl
 8000afe:	2000      	movs	r0, #0
 8000b00:	f04f 0c0a 	mov.w	ip, #10
 8000b04:	4621      	mov	r1, r4
 8000b06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000b0a:	3b30      	subs	r3, #48	; 0x30
 8000b0c:	2b09      	cmp	r3, #9
 8000b0e:	d94d      	bls.n	8000bac <_svfiprintf_r+0x17c>
 8000b10:	b1b0      	cbz	r0, 8000b40 <_svfiprintf_r+0x110>
 8000b12:	9207      	str	r2, [sp, #28]
 8000b14:	e014      	b.n	8000b40 <_svfiprintf_r+0x110>
 8000b16:	eba0 0308 	sub.w	r3, r0, r8
 8000b1a:	fa09 f303 	lsl.w	r3, r9, r3
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	9304      	str	r3, [sp, #16]
 8000b22:	46a2      	mov	sl, r4
 8000b24:	e7d2      	b.n	8000acc <_svfiprintf_r+0x9c>
 8000b26:	9b03      	ldr	r3, [sp, #12]
 8000b28:	1d19      	adds	r1, r3, #4
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	9103      	str	r1, [sp, #12]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	bfbb      	ittet	lt
 8000b32:	425b      	neglt	r3, r3
 8000b34:	f042 0202 	orrlt.w	r2, r2, #2
 8000b38:	9307      	strge	r3, [sp, #28]
 8000b3a:	9307      	strlt	r3, [sp, #28]
 8000b3c:	bfb8      	it	lt
 8000b3e:	9204      	strlt	r2, [sp, #16]
 8000b40:	7823      	ldrb	r3, [r4, #0]
 8000b42:	2b2e      	cmp	r3, #46	; 0x2e
 8000b44:	d10c      	bne.n	8000b60 <_svfiprintf_r+0x130>
 8000b46:	7863      	ldrb	r3, [r4, #1]
 8000b48:	2b2a      	cmp	r3, #42	; 0x2a
 8000b4a:	d134      	bne.n	8000bb6 <_svfiprintf_r+0x186>
 8000b4c:	9b03      	ldr	r3, [sp, #12]
 8000b4e:	1d1a      	adds	r2, r3, #4
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	9203      	str	r2, [sp, #12]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	bfb8      	it	lt
 8000b58:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8000b5c:	3402      	adds	r4, #2
 8000b5e:	9305      	str	r3, [sp, #20]
 8000b60:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8000c28 <_svfiprintf_r+0x1f8>
 8000b64:	7821      	ldrb	r1, [r4, #0]
 8000b66:	2203      	movs	r2, #3
 8000b68:	4650      	mov	r0, sl
 8000b6a:	f7ff fb31 	bl	80001d0 <memchr>
 8000b6e:	b138      	cbz	r0, 8000b80 <_svfiprintf_r+0x150>
 8000b70:	9b04      	ldr	r3, [sp, #16]
 8000b72:	eba0 000a 	sub.w	r0, r0, sl
 8000b76:	2240      	movs	r2, #64	; 0x40
 8000b78:	4082      	lsls	r2, r0
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	3401      	adds	r4, #1
 8000b7e:	9304      	str	r3, [sp, #16]
 8000b80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000b84:	4825      	ldr	r0, [pc, #148]	; (8000c1c <_svfiprintf_r+0x1ec>)
 8000b86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8000b8a:	2206      	movs	r2, #6
 8000b8c:	f7ff fb20 	bl	80001d0 <memchr>
 8000b90:	2800      	cmp	r0, #0
 8000b92:	d038      	beq.n	8000c06 <_svfiprintf_r+0x1d6>
 8000b94:	4b22      	ldr	r3, [pc, #136]	; (8000c20 <_svfiprintf_r+0x1f0>)
 8000b96:	bb1b      	cbnz	r3, 8000be0 <_svfiprintf_r+0x1b0>
 8000b98:	9b03      	ldr	r3, [sp, #12]
 8000b9a:	3307      	adds	r3, #7
 8000b9c:	f023 0307 	bic.w	r3, r3, #7
 8000ba0:	3308      	adds	r3, #8
 8000ba2:	9303      	str	r3, [sp, #12]
 8000ba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000ba6:	4433      	add	r3, r6
 8000ba8:	9309      	str	r3, [sp, #36]	; 0x24
 8000baa:	e768      	b.n	8000a7e <_svfiprintf_r+0x4e>
 8000bac:	fb0c 3202 	mla	r2, ip, r2, r3
 8000bb0:	460c      	mov	r4, r1
 8000bb2:	2001      	movs	r0, #1
 8000bb4:	e7a6      	b.n	8000b04 <_svfiprintf_r+0xd4>
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	3401      	adds	r4, #1
 8000bba:	9305      	str	r3, [sp, #20]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f04f 0c0a 	mov.w	ip, #10
 8000bc2:	4620      	mov	r0, r4
 8000bc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000bc8:	3a30      	subs	r2, #48	; 0x30
 8000bca:	2a09      	cmp	r2, #9
 8000bcc:	d903      	bls.n	8000bd6 <_svfiprintf_r+0x1a6>
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d0c6      	beq.n	8000b60 <_svfiprintf_r+0x130>
 8000bd2:	9105      	str	r1, [sp, #20]
 8000bd4:	e7c4      	b.n	8000b60 <_svfiprintf_r+0x130>
 8000bd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8000bda:	4604      	mov	r4, r0
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e7f0      	b.n	8000bc2 <_svfiprintf_r+0x192>
 8000be0:	ab03      	add	r3, sp, #12
 8000be2:	9300      	str	r3, [sp, #0]
 8000be4:	462a      	mov	r2, r5
 8000be6:	4b0f      	ldr	r3, [pc, #60]	; (8000c24 <_svfiprintf_r+0x1f4>)
 8000be8:	a904      	add	r1, sp, #16
 8000bea:	4638      	mov	r0, r7
 8000bec:	f3af 8000 	nop.w
 8000bf0:	1c42      	adds	r2, r0, #1
 8000bf2:	4606      	mov	r6, r0
 8000bf4:	d1d6      	bne.n	8000ba4 <_svfiprintf_r+0x174>
 8000bf6:	89ab      	ldrh	r3, [r5, #12]
 8000bf8:	065b      	lsls	r3, r3, #25
 8000bfa:	f53f af2d 	bmi.w	8000a58 <_svfiprintf_r+0x28>
 8000bfe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000c00:	b01d      	add	sp, #116	; 0x74
 8000c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c06:	ab03      	add	r3, sp, #12
 8000c08:	9300      	str	r3, [sp, #0]
 8000c0a:	462a      	mov	r2, r5
 8000c0c:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <_svfiprintf_r+0x1f4>)
 8000c0e:	a904      	add	r1, sp, #16
 8000c10:	4638      	mov	r0, r7
 8000c12:	f000 f919 	bl	8000e48 <_printf_i>
 8000c16:	e7eb      	b.n	8000bf0 <_svfiprintf_r+0x1c0>
 8000c18:	08001247 	.word	0x08001247
 8000c1c:	08001251 	.word	0x08001251
 8000c20:	00000000 	.word	0x00000000
 8000c24:	0800097d 	.word	0x0800097d
 8000c28:	0800124d 	.word	0x0800124d

08000c2c <sbrk_aligned>:
 8000c2c:	b570      	push	{r4, r5, r6, lr}
 8000c2e:	4e0e      	ldr	r6, [pc, #56]	; (8000c68 <sbrk_aligned+0x3c>)
 8000c30:	460c      	mov	r4, r1
 8000c32:	6831      	ldr	r1, [r6, #0]
 8000c34:	4605      	mov	r5, r0
 8000c36:	b911      	cbnz	r1, 8000c3e <sbrk_aligned+0x12>
 8000c38:	f000 fa7e 	bl	8001138 <_sbrk_r>
 8000c3c:	6030      	str	r0, [r6, #0]
 8000c3e:	4621      	mov	r1, r4
 8000c40:	4628      	mov	r0, r5
 8000c42:	f000 fa79 	bl	8001138 <_sbrk_r>
 8000c46:	1c43      	adds	r3, r0, #1
 8000c48:	d00a      	beq.n	8000c60 <sbrk_aligned+0x34>
 8000c4a:	1cc4      	adds	r4, r0, #3
 8000c4c:	f024 0403 	bic.w	r4, r4, #3
 8000c50:	42a0      	cmp	r0, r4
 8000c52:	d007      	beq.n	8000c64 <sbrk_aligned+0x38>
 8000c54:	1a21      	subs	r1, r4, r0
 8000c56:	4628      	mov	r0, r5
 8000c58:	f000 fa6e 	bl	8001138 <_sbrk_r>
 8000c5c:	3001      	adds	r0, #1
 8000c5e:	d101      	bne.n	8000c64 <sbrk_aligned+0x38>
 8000c60:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000c64:	4620      	mov	r0, r4
 8000c66:	bd70      	pop	{r4, r5, r6, pc}
 8000c68:	200002b0 	.word	0x200002b0

08000c6c <_malloc_r>:
 8000c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000c70:	1ccd      	adds	r5, r1, #3
 8000c72:	f025 0503 	bic.w	r5, r5, #3
 8000c76:	3508      	adds	r5, #8
 8000c78:	2d0c      	cmp	r5, #12
 8000c7a:	bf38      	it	cc
 8000c7c:	250c      	movcc	r5, #12
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	4607      	mov	r7, r0
 8000c82:	db01      	blt.n	8000c88 <_malloc_r+0x1c>
 8000c84:	42a9      	cmp	r1, r5
 8000c86:	d905      	bls.n	8000c94 <_malloc_r+0x28>
 8000c88:	230c      	movs	r3, #12
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	4630      	mov	r0, r6
 8000c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000c94:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8000d68 <_malloc_r+0xfc>
 8000c98:	f000 f9f8 	bl	800108c <__malloc_lock>
 8000c9c:	f8d8 3000 	ldr.w	r3, [r8]
 8000ca0:	461c      	mov	r4, r3
 8000ca2:	bb5c      	cbnz	r4, 8000cfc <_malloc_r+0x90>
 8000ca4:	4629      	mov	r1, r5
 8000ca6:	4638      	mov	r0, r7
 8000ca8:	f7ff ffc0 	bl	8000c2c <sbrk_aligned>
 8000cac:	1c43      	adds	r3, r0, #1
 8000cae:	4604      	mov	r4, r0
 8000cb0:	d155      	bne.n	8000d5e <_malloc_r+0xf2>
 8000cb2:	f8d8 4000 	ldr.w	r4, [r8]
 8000cb6:	4626      	mov	r6, r4
 8000cb8:	2e00      	cmp	r6, #0
 8000cba:	d145      	bne.n	8000d48 <_malloc_r+0xdc>
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	d048      	beq.n	8000d52 <_malloc_r+0xe6>
 8000cc0:	6823      	ldr	r3, [r4, #0]
 8000cc2:	4631      	mov	r1, r6
 8000cc4:	4638      	mov	r0, r7
 8000cc6:	eb04 0903 	add.w	r9, r4, r3
 8000cca:	f000 fa35 	bl	8001138 <_sbrk_r>
 8000cce:	4581      	cmp	r9, r0
 8000cd0:	d13f      	bne.n	8000d52 <_malloc_r+0xe6>
 8000cd2:	6821      	ldr	r1, [r4, #0]
 8000cd4:	1a6d      	subs	r5, r5, r1
 8000cd6:	4629      	mov	r1, r5
 8000cd8:	4638      	mov	r0, r7
 8000cda:	f7ff ffa7 	bl	8000c2c <sbrk_aligned>
 8000cde:	3001      	adds	r0, #1
 8000ce0:	d037      	beq.n	8000d52 <_malloc_r+0xe6>
 8000ce2:	6823      	ldr	r3, [r4, #0]
 8000ce4:	442b      	add	r3, r5
 8000ce6:	6023      	str	r3, [r4, #0]
 8000ce8:	f8d8 3000 	ldr.w	r3, [r8]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d038      	beq.n	8000d62 <_malloc_r+0xf6>
 8000cf0:	685a      	ldr	r2, [r3, #4]
 8000cf2:	42a2      	cmp	r2, r4
 8000cf4:	d12b      	bne.n	8000d4e <_malloc_r+0xe2>
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	e00f      	b.n	8000d1c <_malloc_r+0xb0>
 8000cfc:	6822      	ldr	r2, [r4, #0]
 8000cfe:	1b52      	subs	r2, r2, r5
 8000d00:	d41f      	bmi.n	8000d42 <_malloc_r+0xd6>
 8000d02:	2a0b      	cmp	r2, #11
 8000d04:	d917      	bls.n	8000d36 <_malloc_r+0xca>
 8000d06:	1961      	adds	r1, r4, r5
 8000d08:	42a3      	cmp	r3, r4
 8000d0a:	6025      	str	r5, [r4, #0]
 8000d0c:	bf18      	it	ne
 8000d0e:	6059      	strne	r1, [r3, #4]
 8000d10:	6863      	ldr	r3, [r4, #4]
 8000d12:	bf08      	it	eq
 8000d14:	f8c8 1000 	streq.w	r1, [r8]
 8000d18:	5162      	str	r2, [r4, r5]
 8000d1a:	604b      	str	r3, [r1, #4]
 8000d1c:	4638      	mov	r0, r7
 8000d1e:	f104 060b 	add.w	r6, r4, #11
 8000d22:	f000 f9b9 	bl	8001098 <__malloc_unlock>
 8000d26:	f026 0607 	bic.w	r6, r6, #7
 8000d2a:	1d23      	adds	r3, r4, #4
 8000d2c:	1af2      	subs	r2, r6, r3
 8000d2e:	d0ae      	beq.n	8000c8e <_malloc_r+0x22>
 8000d30:	1b9b      	subs	r3, r3, r6
 8000d32:	50a3      	str	r3, [r4, r2]
 8000d34:	e7ab      	b.n	8000c8e <_malloc_r+0x22>
 8000d36:	42a3      	cmp	r3, r4
 8000d38:	6862      	ldr	r2, [r4, #4]
 8000d3a:	d1dd      	bne.n	8000cf8 <_malloc_r+0x8c>
 8000d3c:	f8c8 2000 	str.w	r2, [r8]
 8000d40:	e7ec      	b.n	8000d1c <_malloc_r+0xb0>
 8000d42:	4623      	mov	r3, r4
 8000d44:	6864      	ldr	r4, [r4, #4]
 8000d46:	e7ac      	b.n	8000ca2 <_malloc_r+0x36>
 8000d48:	4634      	mov	r4, r6
 8000d4a:	6876      	ldr	r6, [r6, #4]
 8000d4c:	e7b4      	b.n	8000cb8 <_malloc_r+0x4c>
 8000d4e:	4613      	mov	r3, r2
 8000d50:	e7cc      	b.n	8000cec <_malloc_r+0x80>
 8000d52:	230c      	movs	r3, #12
 8000d54:	603b      	str	r3, [r7, #0]
 8000d56:	4638      	mov	r0, r7
 8000d58:	f000 f99e 	bl	8001098 <__malloc_unlock>
 8000d5c:	e797      	b.n	8000c8e <_malloc_r+0x22>
 8000d5e:	6025      	str	r5, [r4, #0]
 8000d60:	e7dc      	b.n	8000d1c <_malloc_r+0xb0>
 8000d62:	605b      	str	r3, [r3, #4]
 8000d64:	deff      	udf	#255	; 0xff
 8000d66:	bf00      	nop
 8000d68:	200002ac 	.word	0x200002ac

08000d6c <_printf_common>:
 8000d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d70:	4616      	mov	r6, r2
 8000d72:	4699      	mov	r9, r3
 8000d74:	688a      	ldr	r2, [r1, #8]
 8000d76:	690b      	ldr	r3, [r1, #16]
 8000d78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	bfb8      	it	lt
 8000d80:	4613      	movlt	r3, r2
 8000d82:	6033      	str	r3, [r6, #0]
 8000d84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8000d88:	4607      	mov	r7, r0
 8000d8a:	460c      	mov	r4, r1
 8000d8c:	b10a      	cbz	r2, 8000d92 <_printf_common+0x26>
 8000d8e:	3301      	adds	r3, #1
 8000d90:	6033      	str	r3, [r6, #0]
 8000d92:	6823      	ldr	r3, [r4, #0]
 8000d94:	0699      	lsls	r1, r3, #26
 8000d96:	bf42      	ittt	mi
 8000d98:	6833      	ldrmi	r3, [r6, #0]
 8000d9a:	3302      	addmi	r3, #2
 8000d9c:	6033      	strmi	r3, [r6, #0]
 8000d9e:	6825      	ldr	r5, [r4, #0]
 8000da0:	f015 0506 	ands.w	r5, r5, #6
 8000da4:	d106      	bne.n	8000db4 <_printf_common+0x48>
 8000da6:	f104 0a19 	add.w	sl, r4, #25
 8000daa:	68e3      	ldr	r3, [r4, #12]
 8000dac:	6832      	ldr	r2, [r6, #0]
 8000dae:	1a9b      	subs	r3, r3, r2
 8000db0:	42ab      	cmp	r3, r5
 8000db2:	dc26      	bgt.n	8000e02 <_printf_common+0x96>
 8000db4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8000db8:	1e13      	subs	r3, r2, #0
 8000dba:	6822      	ldr	r2, [r4, #0]
 8000dbc:	bf18      	it	ne
 8000dbe:	2301      	movne	r3, #1
 8000dc0:	0692      	lsls	r2, r2, #26
 8000dc2:	d42b      	bmi.n	8000e1c <_printf_common+0xb0>
 8000dc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8000dc8:	4649      	mov	r1, r9
 8000dca:	4638      	mov	r0, r7
 8000dcc:	47c0      	blx	r8
 8000dce:	3001      	adds	r0, #1
 8000dd0:	d01e      	beq.n	8000e10 <_printf_common+0xa4>
 8000dd2:	6823      	ldr	r3, [r4, #0]
 8000dd4:	6922      	ldr	r2, [r4, #16]
 8000dd6:	f003 0306 	and.w	r3, r3, #6
 8000dda:	2b04      	cmp	r3, #4
 8000ddc:	bf02      	ittt	eq
 8000dde:	68e5      	ldreq	r5, [r4, #12]
 8000de0:	6833      	ldreq	r3, [r6, #0]
 8000de2:	1aed      	subeq	r5, r5, r3
 8000de4:	68a3      	ldr	r3, [r4, #8]
 8000de6:	bf0c      	ite	eq
 8000de8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000dec:	2500      	movne	r5, #0
 8000dee:	4293      	cmp	r3, r2
 8000df0:	bfc4      	itt	gt
 8000df2:	1a9b      	subgt	r3, r3, r2
 8000df4:	18ed      	addgt	r5, r5, r3
 8000df6:	2600      	movs	r6, #0
 8000df8:	341a      	adds	r4, #26
 8000dfa:	42b5      	cmp	r5, r6
 8000dfc:	d11a      	bne.n	8000e34 <_printf_common+0xc8>
 8000dfe:	2000      	movs	r0, #0
 8000e00:	e008      	b.n	8000e14 <_printf_common+0xa8>
 8000e02:	2301      	movs	r3, #1
 8000e04:	4652      	mov	r2, sl
 8000e06:	4649      	mov	r1, r9
 8000e08:	4638      	mov	r0, r7
 8000e0a:	47c0      	blx	r8
 8000e0c:	3001      	adds	r0, #1
 8000e0e:	d103      	bne.n	8000e18 <_printf_common+0xac>
 8000e10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e18:	3501      	adds	r5, #1
 8000e1a:	e7c6      	b.n	8000daa <_printf_common+0x3e>
 8000e1c:	18e1      	adds	r1, r4, r3
 8000e1e:	1c5a      	adds	r2, r3, #1
 8000e20:	2030      	movs	r0, #48	; 0x30
 8000e22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8000e26:	4422      	add	r2, r4
 8000e28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8000e2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8000e30:	3302      	adds	r3, #2
 8000e32:	e7c7      	b.n	8000dc4 <_printf_common+0x58>
 8000e34:	2301      	movs	r3, #1
 8000e36:	4622      	mov	r2, r4
 8000e38:	4649      	mov	r1, r9
 8000e3a:	4638      	mov	r0, r7
 8000e3c:	47c0      	blx	r8
 8000e3e:	3001      	adds	r0, #1
 8000e40:	d0e6      	beq.n	8000e10 <_printf_common+0xa4>
 8000e42:	3601      	adds	r6, #1
 8000e44:	e7d9      	b.n	8000dfa <_printf_common+0x8e>
	...

08000e48 <_printf_i>:
 8000e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000e4c:	7e0f      	ldrb	r7, [r1, #24]
 8000e4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8000e50:	2f78      	cmp	r7, #120	; 0x78
 8000e52:	4691      	mov	r9, r2
 8000e54:	4680      	mov	r8, r0
 8000e56:	460c      	mov	r4, r1
 8000e58:	469a      	mov	sl, r3
 8000e5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8000e5e:	d807      	bhi.n	8000e70 <_printf_i+0x28>
 8000e60:	2f62      	cmp	r7, #98	; 0x62
 8000e62:	d80a      	bhi.n	8000e7a <_printf_i+0x32>
 8000e64:	2f00      	cmp	r7, #0
 8000e66:	f000 80d4 	beq.w	8001012 <_printf_i+0x1ca>
 8000e6a:	2f58      	cmp	r7, #88	; 0x58
 8000e6c:	f000 80c0 	beq.w	8000ff0 <_printf_i+0x1a8>
 8000e70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8000e74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8000e78:	e03a      	b.n	8000ef0 <_printf_i+0xa8>
 8000e7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8000e7e:	2b15      	cmp	r3, #21
 8000e80:	d8f6      	bhi.n	8000e70 <_printf_i+0x28>
 8000e82:	a101      	add	r1, pc, #4	; (adr r1, 8000e88 <_printf_i+0x40>)
 8000e84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000e88:	08000ee1 	.word	0x08000ee1
 8000e8c:	08000ef5 	.word	0x08000ef5
 8000e90:	08000e71 	.word	0x08000e71
 8000e94:	08000e71 	.word	0x08000e71
 8000e98:	08000e71 	.word	0x08000e71
 8000e9c:	08000e71 	.word	0x08000e71
 8000ea0:	08000ef5 	.word	0x08000ef5
 8000ea4:	08000e71 	.word	0x08000e71
 8000ea8:	08000e71 	.word	0x08000e71
 8000eac:	08000e71 	.word	0x08000e71
 8000eb0:	08000e71 	.word	0x08000e71
 8000eb4:	08000ff9 	.word	0x08000ff9
 8000eb8:	08000f21 	.word	0x08000f21
 8000ebc:	08000fb3 	.word	0x08000fb3
 8000ec0:	08000e71 	.word	0x08000e71
 8000ec4:	08000e71 	.word	0x08000e71
 8000ec8:	0800101b 	.word	0x0800101b
 8000ecc:	08000e71 	.word	0x08000e71
 8000ed0:	08000f21 	.word	0x08000f21
 8000ed4:	08000e71 	.word	0x08000e71
 8000ed8:	08000e71 	.word	0x08000e71
 8000edc:	08000fbb 	.word	0x08000fbb
 8000ee0:	682b      	ldr	r3, [r5, #0]
 8000ee2:	1d1a      	adds	r2, r3, #4
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	602a      	str	r2, [r5, #0]
 8000ee8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8000eec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e09f      	b.n	8001034 <_printf_i+0x1ec>
 8000ef4:	6820      	ldr	r0, [r4, #0]
 8000ef6:	682b      	ldr	r3, [r5, #0]
 8000ef8:	0607      	lsls	r7, r0, #24
 8000efa:	f103 0104 	add.w	r1, r3, #4
 8000efe:	6029      	str	r1, [r5, #0]
 8000f00:	d501      	bpl.n	8000f06 <_printf_i+0xbe>
 8000f02:	681e      	ldr	r6, [r3, #0]
 8000f04:	e003      	b.n	8000f0e <_printf_i+0xc6>
 8000f06:	0646      	lsls	r6, r0, #25
 8000f08:	d5fb      	bpl.n	8000f02 <_printf_i+0xba>
 8000f0a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8000f0e:	2e00      	cmp	r6, #0
 8000f10:	da03      	bge.n	8000f1a <_printf_i+0xd2>
 8000f12:	232d      	movs	r3, #45	; 0x2d
 8000f14:	4276      	negs	r6, r6
 8000f16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8000f1a:	485a      	ldr	r0, [pc, #360]	; (8001084 <_printf_i+0x23c>)
 8000f1c:	230a      	movs	r3, #10
 8000f1e:	e012      	b.n	8000f46 <_printf_i+0xfe>
 8000f20:	682b      	ldr	r3, [r5, #0]
 8000f22:	6820      	ldr	r0, [r4, #0]
 8000f24:	1d19      	adds	r1, r3, #4
 8000f26:	6029      	str	r1, [r5, #0]
 8000f28:	0605      	lsls	r5, r0, #24
 8000f2a:	d501      	bpl.n	8000f30 <_printf_i+0xe8>
 8000f2c:	681e      	ldr	r6, [r3, #0]
 8000f2e:	e002      	b.n	8000f36 <_printf_i+0xee>
 8000f30:	0641      	lsls	r1, r0, #25
 8000f32:	d5fb      	bpl.n	8000f2c <_printf_i+0xe4>
 8000f34:	881e      	ldrh	r6, [r3, #0]
 8000f36:	4853      	ldr	r0, [pc, #332]	; (8001084 <_printf_i+0x23c>)
 8000f38:	2f6f      	cmp	r7, #111	; 0x6f
 8000f3a:	bf0c      	ite	eq
 8000f3c:	2308      	moveq	r3, #8
 8000f3e:	230a      	movne	r3, #10
 8000f40:	2100      	movs	r1, #0
 8000f42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8000f46:	6865      	ldr	r5, [r4, #4]
 8000f48:	60a5      	str	r5, [r4, #8]
 8000f4a:	2d00      	cmp	r5, #0
 8000f4c:	bfa2      	ittt	ge
 8000f4e:	6821      	ldrge	r1, [r4, #0]
 8000f50:	f021 0104 	bicge.w	r1, r1, #4
 8000f54:	6021      	strge	r1, [r4, #0]
 8000f56:	b90e      	cbnz	r6, 8000f5c <_printf_i+0x114>
 8000f58:	2d00      	cmp	r5, #0
 8000f5a:	d04b      	beq.n	8000ff4 <_printf_i+0x1ac>
 8000f5c:	4615      	mov	r5, r2
 8000f5e:	fbb6 f1f3 	udiv	r1, r6, r3
 8000f62:	fb03 6711 	mls	r7, r3, r1, r6
 8000f66:	5dc7      	ldrb	r7, [r0, r7]
 8000f68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8000f6c:	4637      	mov	r7, r6
 8000f6e:	42bb      	cmp	r3, r7
 8000f70:	460e      	mov	r6, r1
 8000f72:	d9f4      	bls.n	8000f5e <_printf_i+0x116>
 8000f74:	2b08      	cmp	r3, #8
 8000f76:	d10b      	bne.n	8000f90 <_printf_i+0x148>
 8000f78:	6823      	ldr	r3, [r4, #0]
 8000f7a:	07de      	lsls	r6, r3, #31
 8000f7c:	d508      	bpl.n	8000f90 <_printf_i+0x148>
 8000f7e:	6923      	ldr	r3, [r4, #16]
 8000f80:	6861      	ldr	r1, [r4, #4]
 8000f82:	4299      	cmp	r1, r3
 8000f84:	bfde      	ittt	le
 8000f86:	2330      	movle	r3, #48	; 0x30
 8000f88:	f805 3c01 	strble.w	r3, [r5, #-1]
 8000f8c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8000f90:	1b52      	subs	r2, r2, r5
 8000f92:	6122      	str	r2, [r4, #16]
 8000f94:	f8cd a000 	str.w	sl, [sp]
 8000f98:	464b      	mov	r3, r9
 8000f9a:	aa03      	add	r2, sp, #12
 8000f9c:	4621      	mov	r1, r4
 8000f9e:	4640      	mov	r0, r8
 8000fa0:	f7ff fee4 	bl	8000d6c <_printf_common>
 8000fa4:	3001      	adds	r0, #1
 8000fa6:	d14a      	bne.n	800103e <_printf_i+0x1f6>
 8000fa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fac:	b004      	add	sp, #16
 8000fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb2:	6823      	ldr	r3, [r4, #0]
 8000fb4:	f043 0320 	orr.w	r3, r3, #32
 8000fb8:	6023      	str	r3, [r4, #0]
 8000fba:	4833      	ldr	r0, [pc, #204]	; (8001088 <_printf_i+0x240>)
 8000fbc:	2778      	movs	r7, #120	; 0x78
 8000fbe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8000fc2:	6823      	ldr	r3, [r4, #0]
 8000fc4:	6829      	ldr	r1, [r5, #0]
 8000fc6:	061f      	lsls	r7, r3, #24
 8000fc8:	f851 6b04 	ldr.w	r6, [r1], #4
 8000fcc:	d402      	bmi.n	8000fd4 <_printf_i+0x18c>
 8000fce:	065f      	lsls	r7, r3, #25
 8000fd0:	bf48      	it	mi
 8000fd2:	b2b6      	uxthmi	r6, r6
 8000fd4:	07df      	lsls	r7, r3, #31
 8000fd6:	bf48      	it	mi
 8000fd8:	f043 0320 	orrmi.w	r3, r3, #32
 8000fdc:	6029      	str	r1, [r5, #0]
 8000fde:	bf48      	it	mi
 8000fe0:	6023      	strmi	r3, [r4, #0]
 8000fe2:	b91e      	cbnz	r6, 8000fec <_printf_i+0x1a4>
 8000fe4:	6823      	ldr	r3, [r4, #0]
 8000fe6:	f023 0320 	bic.w	r3, r3, #32
 8000fea:	6023      	str	r3, [r4, #0]
 8000fec:	2310      	movs	r3, #16
 8000fee:	e7a7      	b.n	8000f40 <_printf_i+0xf8>
 8000ff0:	4824      	ldr	r0, [pc, #144]	; (8001084 <_printf_i+0x23c>)
 8000ff2:	e7e4      	b.n	8000fbe <_printf_i+0x176>
 8000ff4:	4615      	mov	r5, r2
 8000ff6:	e7bd      	b.n	8000f74 <_printf_i+0x12c>
 8000ff8:	682b      	ldr	r3, [r5, #0]
 8000ffa:	6826      	ldr	r6, [r4, #0]
 8000ffc:	6961      	ldr	r1, [r4, #20]
 8000ffe:	1d18      	adds	r0, r3, #4
 8001000:	6028      	str	r0, [r5, #0]
 8001002:	0635      	lsls	r5, r6, #24
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	d501      	bpl.n	800100c <_printf_i+0x1c4>
 8001008:	6019      	str	r1, [r3, #0]
 800100a:	e002      	b.n	8001012 <_printf_i+0x1ca>
 800100c:	0670      	lsls	r0, r6, #25
 800100e:	d5fb      	bpl.n	8001008 <_printf_i+0x1c0>
 8001010:	8019      	strh	r1, [r3, #0]
 8001012:	2300      	movs	r3, #0
 8001014:	6123      	str	r3, [r4, #16]
 8001016:	4615      	mov	r5, r2
 8001018:	e7bc      	b.n	8000f94 <_printf_i+0x14c>
 800101a:	682b      	ldr	r3, [r5, #0]
 800101c:	1d1a      	adds	r2, r3, #4
 800101e:	602a      	str	r2, [r5, #0]
 8001020:	681d      	ldr	r5, [r3, #0]
 8001022:	6862      	ldr	r2, [r4, #4]
 8001024:	2100      	movs	r1, #0
 8001026:	4628      	mov	r0, r5
 8001028:	f7ff f8d2 	bl	80001d0 <memchr>
 800102c:	b108      	cbz	r0, 8001032 <_printf_i+0x1ea>
 800102e:	1b40      	subs	r0, r0, r5
 8001030:	6060      	str	r0, [r4, #4]
 8001032:	6863      	ldr	r3, [r4, #4]
 8001034:	6123      	str	r3, [r4, #16]
 8001036:	2300      	movs	r3, #0
 8001038:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800103c:	e7aa      	b.n	8000f94 <_printf_i+0x14c>
 800103e:	6923      	ldr	r3, [r4, #16]
 8001040:	462a      	mov	r2, r5
 8001042:	4649      	mov	r1, r9
 8001044:	4640      	mov	r0, r8
 8001046:	47d0      	blx	sl
 8001048:	3001      	adds	r0, #1
 800104a:	d0ad      	beq.n	8000fa8 <_printf_i+0x160>
 800104c:	6823      	ldr	r3, [r4, #0]
 800104e:	079b      	lsls	r3, r3, #30
 8001050:	d413      	bmi.n	800107a <_printf_i+0x232>
 8001052:	68e0      	ldr	r0, [r4, #12]
 8001054:	9b03      	ldr	r3, [sp, #12]
 8001056:	4298      	cmp	r0, r3
 8001058:	bfb8      	it	lt
 800105a:	4618      	movlt	r0, r3
 800105c:	e7a6      	b.n	8000fac <_printf_i+0x164>
 800105e:	2301      	movs	r3, #1
 8001060:	4632      	mov	r2, r6
 8001062:	4649      	mov	r1, r9
 8001064:	4640      	mov	r0, r8
 8001066:	47d0      	blx	sl
 8001068:	3001      	adds	r0, #1
 800106a:	d09d      	beq.n	8000fa8 <_printf_i+0x160>
 800106c:	3501      	adds	r5, #1
 800106e:	68e3      	ldr	r3, [r4, #12]
 8001070:	9903      	ldr	r1, [sp, #12]
 8001072:	1a5b      	subs	r3, r3, r1
 8001074:	42ab      	cmp	r3, r5
 8001076:	dcf2      	bgt.n	800105e <_printf_i+0x216>
 8001078:	e7eb      	b.n	8001052 <_printf_i+0x20a>
 800107a:	2500      	movs	r5, #0
 800107c:	f104 0619 	add.w	r6, r4, #25
 8001080:	e7f5      	b.n	800106e <_printf_i+0x226>
 8001082:	bf00      	nop
 8001084:	08001258 	.word	0x08001258
 8001088:	08001269 	.word	0x08001269

0800108c <__malloc_lock>:
 800108c:	4801      	ldr	r0, [pc, #4]	; (8001094 <__malloc_lock+0x8>)
 800108e:	f7ff bc73 	b.w	8000978 <__retarget_lock_acquire_recursive>
 8001092:	bf00      	nop
 8001094:	200002a8 	.word	0x200002a8

08001098 <__malloc_unlock>:
 8001098:	4801      	ldr	r0, [pc, #4]	; (80010a0 <__malloc_unlock+0x8>)
 800109a:	f7ff bc6e 	b.w	800097a <__retarget_lock_release_recursive>
 800109e:	bf00      	nop
 80010a0:	200002a8 	.word	0x200002a8

080010a4 <_realloc_r>:
 80010a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010a8:	4680      	mov	r8, r0
 80010aa:	4614      	mov	r4, r2
 80010ac:	460e      	mov	r6, r1
 80010ae:	b921      	cbnz	r1, 80010ba <_realloc_r+0x16>
 80010b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80010b4:	4611      	mov	r1, r2
 80010b6:	f7ff bdd9 	b.w	8000c6c <_malloc_r>
 80010ba:	b92a      	cbnz	r2, 80010c8 <_realloc_r+0x24>
 80010bc:	f000 f85a 	bl	8001174 <_free_r>
 80010c0:	4625      	mov	r5, r4
 80010c2:	4628      	mov	r0, r5
 80010c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010c8:	f000 f8a0 	bl	800120c <_malloc_usable_size_r>
 80010cc:	4284      	cmp	r4, r0
 80010ce:	4607      	mov	r7, r0
 80010d0:	d802      	bhi.n	80010d8 <_realloc_r+0x34>
 80010d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80010d6:	d812      	bhi.n	80010fe <_realloc_r+0x5a>
 80010d8:	4621      	mov	r1, r4
 80010da:	4640      	mov	r0, r8
 80010dc:	f7ff fdc6 	bl	8000c6c <_malloc_r>
 80010e0:	4605      	mov	r5, r0
 80010e2:	2800      	cmp	r0, #0
 80010e4:	d0ed      	beq.n	80010c2 <_realloc_r+0x1e>
 80010e6:	42bc      	cmp	r4, r7
 80010e8:	4622      	mov	r2, r4
 80010ea:	4631      	mov	r1, r6
 80010ec:	bf28      	it	cs
 80010ee:	463a      	movcs	r2, r7
 80010f0:	f000 f832 	bl	8001158 <memcpy>
 80010f4:	4631      	mov	r1, r6
 80010f6:	4640      	mov	r0, r8
 80010f8:	f000 f83c 	bl	8001174 <_free_r>
 80010fc:	e7e1      	b.n	80010c2 <_realloc_r+0x1e>
 80010fe:	4635      	mov	r5, r6
 8001100:	e7df      	b.n	80010c2 <_realloc_r+0x1e>

08001102 <memmove>:
 8001102:	4288      	cmp	r0, r1
 8001104:	b510      	push	{r4, lr}
 8001106:	eb01 0402 	add.w	r4, r1, r2
 800110a:	d902      	bls.n	8001112 <memmove+0x10>
 800110c:	4284      	cmp	r4, r0
 800110e:	4623      	mov	r3, r4
 8001110:	d807      	bhi.n	8001122 <memmove+0x20>
 8001112:	1e43      	subs	r3, r0, #1
 8001114:	42a1      	cmp	r1, r4
 8001116:	d008      	beq.n	800112a <memmove+0x28>
 8001118:	f811 2b01 	ldrb.w	r2, [r1], #1
 800111c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001120:	e7f8      	b.n	8001114 <memmove+0x12>
 8001122:	4402      	add	r2, r0
 8001124:	4601      	mov	r1, r0
 8001126:	428a      	cmp	r2, r1
 8001128:	d100      	bne.n	800112c <memmove+0x2a>
 800112a:	bd10      	pop	{r4, pc}
 800112c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001130:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001134:	e7f7      	b.n	8001126 <memmove+0x24>
	...

08001138 <_sbrk_r>:
 8001138:	b538      	push	{r3, r4, r5, lr}
 800113a:	4d06      	ldr	r5, [pc, #24]	; (8001154 <_sbrk_r+0x1c>)
 800113c:	2300      	movs	r3, #0
 800113e:	4604      	mov	r4, r0
 8001140:	4608      	mov	r0, r1
 8001142:	602b      	str	r3, [r5, #0]
 8001144:	f7ff fb2a 	bl	800079c <_sbrk>
 8001148:	1c43      	adds	r3, r0, #1
 800114a:	d102      	bne.n	8001152 <_sbrk_r+0x1a>
 800114c:	682b      	ldr	r3, [r5, #0]
 800114e:	b103      	cbz	r3, 8001152 <_sbrk_r+0x1a>
 8001150:	6023      	str	r3, [r4, #0]
 8001152:	bd38      	pop	{r3, r4, r5, pc}
 8001154:	200002b4 	.word	0x200002b4

08001158 <memcpy>:
 8001158:	440a      	add	r2, r1
 800115a:	4291      	cmp	r1, r2
 800115c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001160:	d100      	bne.n	8001164 <memcpy+0xc>
 8001162:	4770      	bx	lr
 8001164:	b510      	push	{r4, lr}
 8001166:	f811 4b01 	ldrb.w	r4, [r1], #1
 800116a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800116e:	4291      	cmp	r1, r2
 8001170:	d1f9      	bne.n	8001166 <memcpy+0xe>
 8001172:	bd10      	pop	{r4, pc}

08001174 <_free_r>:
 8001174:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001176:	2900      	cmp	r1, #0
 8001178:	d044      	beq.n	8001204 <_free_r+0x90>
 800117a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800117e:	9001      	str	r0, [sp, #4]
 8001180:	2b00      	cmp	r3, #0
 8001182:	f1a1 0404 	sub.w	r4, r1, #4
 8001186:	bfb8      	it	lt
 8001188:	18e4      	addlt	r4, r4, r3
 800118a:	f7ff ff7f 	bl	800108c <__malloc_lock>
 800118e:	4a1e      	ldr	r2, [pc, #120]	; (8001208 <_free_r+0x94>)
 8001190:	9801      	ldr	r0, [sp, #4]
 8001192:	6813      	ldr	r3, [r2, #0]
 8001194:	b933      	cbnz	r3, 80011a4 <_free_r+0x30>
 8001196:	6063      	str	r3, [r4, #4]
 8001198:	6014      	str	r4, [r2, #0]
 800119a:	b003      	add	sp, #12
 800119c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80011a0:	f7ff bf7a 	b.w	8001098 <__malloc_unlock>
 80011a4:	42a3      	cmp	r3, r4
 80011a6:	d908      	bls.n	80011ba <_free_r+0x46>
 80011a8:	6825      	ldr	r5, [r4, #0]
 80011aa:	1961      	adds	r1, r4, r5
 80011ac:	428b      	cmp	r3, r1
 80011ae:	bf01      	itttt	eq
 80011b0:	6819      	ldreq	r1, [r3, #0]
 80011b2:	685b      	ldreq	r3, [r3, #4]
 80011b4:	1949      	addeq	r1, r1, r5
 80011b6:	6021      	streq	r1, [r4, #0]
 80011b8:	e7ed      	b.n	8001196 <_free_r+0x22>
 80011ba:	461a      	mov	r2, r3
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	b10b      	cbz	r3, 80011c4 <_free_r+0x50>
 80011c0:	42a3      	cmp	r3, r4
 80011c2:	d9fa      	bls.n	80011ba <_free_r+0x46>
 80011c4:	6811      	ldr	r1, [r2, #0]
 80011c6:	1855      	adds	r5, r2, r1
 80011c8:	42a5      	cmp	r5, r4
 80011ca:	d10b      	bne.n	80011e4 <_free_r+0x70>
 80011cc:	6824      	ldr	r4, [r4, #0]
 80011ce:	4421      	add	r1, r4
 80011d0:	1854      	adds	r4, r2, r1
 80011d2:	42a3      	cmp	r3, r4
 80011d4:	6011      	str	r1, [r2, #0]
 80011d6:	d1e0      	bne.n	800119a <_free_r+0x26>
 80011d8:	681c      	ldr	r4, [r3, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	6053      	str	r3, [r2, #4]
 80011de:	440c      	add	r4, r1
 80011e0:	6014      	str	r4, [r2, #0]
 80011e2:	e7da      	b.n	800119a <_free_r+0x26>
 80011e4:	d902      	bls.n	80011ec <_free_r+0x78>
 80011e6:	230c      	movs	r3, #12
 80011e8:	6003      	str	r3, [r0, #0]
 80011ea:	e7d6      	b.n	800119a <_free_r+0x26>
 80011ec:	6825      	ldr	r5, [r4, #0]
 80011ee:	1961      	adds	r1, r4, r5
 80011f0:	428b      	cmp	r3, r1
 80011f2:	bf04      	itt	eq
 80011f4:	6819      	ldreq	r1, [r3, #0]
 80011f6:	685b      	ldreq	r3, [r3, #4]
 80011f8:	6063      	str	r3, [r4, #4]
 80011fa:	bf04      	itt	eq
 80011fc:	1949      	addeq	r1, r1, r5
 80011fe:	6021      	streq	r1, [r4, #0]
 8001200:	6054      	str	r4, [r2, #4]
 8001202:	e7ca      	b.n	800119a <_free_r+0x26>
 8001204:	b003      	add	sp, #12
 8001206:	bd30      	pop	{r4, r5, pc}
 8001208:	200002ac 	.word	0x200002ac

0800120c <_malloc_usable_size_r>:
 800120c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001210:	1f18      	subs	r0, r3, #4
 8001212:	2b00      	cmp	r3, #0
 8001214:	bfbc      	itt	lt
 8001216:	580b      	ldrlt	r3, [r1, r0]
 8001218:	18c0      	addlt	r0, r0, r3
 800121a:	4770      	bx	lr

0800121c <_init>:
 800121c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800121e:	bf00      	nop
 8001220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001222:	bc08      	pop	{r3}
 8001224:	469e      	mov	lr, r3
 8001226:	4770      	bx	lr

08001228 <_fini>:
 8001228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800122a:	bf00      	nop
 800122c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800122e:	bc08      	pop	{r3}
 8001230:	469e      	mov	lr, r3
 8001232:	4770      	bx	lr
