#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d3c295be40 .scope module, "mac_testbench" "mac_testbench" 2 11;
 .timescale -9 -12;
v000001d3c2a55b20_0 .var "clk", 0 0;
v000001d3c2a54900_0 .var "data_in1", 3 0;
v000001d3c2a565c0_0 .var "data_in2", 3 0;
v000001d3c2a56160_0 .net "done", 0 0, v000001d3c29f0df0_0;  1 drivers
v000001d3c2a54b80_0 .var "go", 0 0;
v000001d3c2a54e00_0 .var/i "i", 31 0;
v000001d3c2a55260_0 .net "out", 11 0, v000001d3c2a54750_0;  1 drivers
v000001d3c2a54f40_0 .var "rst", 0 0;
S_000001d3c29dedf0 .scope module, "mac_topmodule_inst1" "mac_topmodule" 2 23, 3 12 0, S_000001d3c295be40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "go";
    .port_info 5 /OUTPUT 12 "out";
    .port_info 6 /OUTPUT 1 "done";
v000001d3c2a53d50_0 .net "A", 3 0, v000001d3c2a54900_0;  1 drivers
v000001d3c2a53df0_0 .net "B", 3 0, v000001d3c2a565c0_0;  1 drivers
v000001d3c2a53e90_0 .net "clk", 0 0, v000001d3c2a55b20_0;  1 drivers
v000001d3c2a53fd0_0 .net "cmp", 0 0, v000001d3c2a53b70_0;  1 drivers
v000001d3c2a54070_0 .net "count_enable", 0 0, v000001d3c29f0d50_0;  1 drivers
v000001d3c2a541b0_0 .net "done", 0 0, v000001d3c29f0df0_0;  alias, 1 drivers
v000001d3c2a54250_0 .net "go", 0 0, v000001d3c2a54b80_0;  1 drivers
v000001d3c2a542f0_0 .net "load_a", 0 0, v000001d3c29f0f30_0;  1 drivers
v000001d3c2a54d60_0 .net "load_acc", 0 0, v000001d3c29f0fd0_0;  1 drivers
v000001d3c2a567a0_0 .net "load_b", 0 0, v000001d3c29f1070_0;  1 drivers
v000001d3c2a56200_0 .net "load_m", 0 0, v000001d3c29f1110_0;  1 drivers
v000001d3c2a56660_0 .net "load_out", 0 0, v000001d3c2956ad0_0;  1 drivers
v000001d3c2a553a0_0 .net "out", 11 0, v000001d3c2a54750_0;  alias, 1 drivers
v000001d3c2a55a80_0 .net "rst", 0 0, v000001d3c2a54f40_0;  1 drivers
S_000001d3c29f9d80 .scope module, "controlpath_inst1" "mac_controlpath" 3 47, 4 10 0, S_000001d3c29dedf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "go";
    .port_info 3 /INPUT 1 "cmp";
    .port_info 4 /OUTPUT 1 "load_a";
    .port_info 5 /OUTPUT 1 "load_b";
    .port_info 6 /OUTPUT 1 "load_m";
    .port_info 7 /OUTPUT 1 "load_acc";
    .port_info 8 /OUTPUT 1 "load_out";
    .port_info 9 /OUTPUT 1 "count_enable";
    .port_info 10 /OUTPUT 1 "done";
P_000001d3c29f9f10 .param/l "S0" 0 4 25, C4<000>;
P_000001d3c29f9f48 .param/l "S1" 0 4 26, C4<001>;
P_000001d3c29f9f80 .param/l "S2" 0 4 27, C4<010>;
P_000001d3c29f9fb8 .param/l "S3" 0 4 28, C4<011>;
P_000001d3c29f9ff0 .param/l "S4" 0 4 29, C4<100>;
P_000001d3c29fa028 .param/l "S5" 0 4 30, C4<101>;
P_000001d3c29fa060 .param/l "S6" 0 4 31, C4<110>;
P_000001d3c29fa098 .param/l "S7" 0 4 32, C4<111>;
v000001d3c2957370_0 .net "clk", 0 0, v000001d3c2a55b20_0;  alias, 1 drivers
v000001d3c29def80_0 .net "cmp", 0 0, v000001d3c2a53b70_0;  alias, 1 drivers
v000001d3c29f0d50_0 .var "count_enable", 0 0;
v000001d3c29f0df0_0 .var "done", 0 0;
v000001d3c29f0e90_0 .net "go", 0 0, v000001d3c2a54b80_0;  alias, 1 drivers
v000001d3c29f0f30_0 .var "load_a", 0 0;
v000001d3c29f0fd0_0 .var "load_acc", 0 0;
v000001d3c29f1070_0 .var "load_b", 0 0;
v000001d3c29f1110_0 .var "load_m", 0 0;
v000001d3c2956ad0_0 .var "load_out", 0 0;
v000001d3c2956b70_0 .var "next_state", 2 0;
v000001d3c2956c10_0 .var "present_state", 2 0;
v000001d3c2a54110_0 .net "rst", 0 0, v000001d3c2a54f40_0;  alias, 1 drivers
E_000001d3c29d7c80 .event anyedge, v000001d3c2956c10_0, v000001d3c29f0e90_0;
E_000001d3c29d8100 .event posedge, v000001d3c2957370_0, v000001d3c2a54110_0;
S_000001d3c2956cb0 .scope module, "datapath_inst1" "mac_datapath" 3 32, 5 11 0, S_000001d3c29dedf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "load_a";
    .port_info 5 /INPUT 1 "load_b";
    .port_info 6 /INPUT 1 "load_m";
    .port_info 7 /INPUT 1 "load_acc";
    .port_info 8 /INPUT 1 "load_out";
    .port_info 9 /INPUT 1 "count_enable";
    .port_info 10 /OUTPUT 12 "out";
    .port_info 11 /OUTPUT 1 "cmp";
v000001d3c2a54570_0 .net "A", 3 0, v000001d3c2a54900_0;  alias, 1 drivers
v000001d3c2a54430_0 .net "B", 3 0, v000001d3c2a565c0_0;  alias, 1 drivers
v000001d3c2a53c10_0 .var "Racc", 11 0;
v000001d3c2a53cb0_0 .net "clk", 0 0, v000001d3c2a55b20_0;  alias, 1 drivers
v000001d3c2a53b70_0 .var "cmp", 0 0;
v000001d3c2a54390_0 .net "count_enable", 0 0, v000001d3c29f0d50_0;  alias, 1 drivers
v000001d3c2a53990_0 .var "count_out", 3 0;
v000001d3c2a54610_0 .net "load_a", 0 0, v000001d3c29f0f30_0;  alias, 1 drivers
v000001d3c2a544d0_0 .net "load_acc", 0 0, v000001d3c29f0fd0_0;  alias, 1 drivers
v000001d3c2a546b0_0 .net "load_b", 0 0, v000001d3c29f1070_0;  alias, 1 drivers
v000001d3c2a53a30_0 .net "load_m", 0 0, v000001d3c29f1110_0;  alias, 1 drivers
v000001d3c2a53f30_0 .net "load_out", 0 0, v000001d3c2956ad0_0;  alias, 1 drivers
v000001d3c2a54750_0 .var "out", 11 0;
v000001d3c2a53ad0_0 .net "rst", 0 0, v000001d3c2a54f40_0;  alias, 1 drivers
v000001d3c2a547f0_0 .var "temp_min", 11 0;
v000001d3c2a538f0_0 .var "temp_mout", 11 0;
E_000001d3c29d7f40 .event posedge, v000001d3c2957370_0;
    .scope S_000001d3c2956cb0;
T_0 ;
    %wait E_000001d3c29d8100;
    %load/vec4 v000001d3c2a53ad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001d3c2a53c10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001d3c2a54750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3c2a53990_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d3c2a53f30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001d3c2a53c10_0;
    %assign/vec4 v000001d3c2a54750_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d3c2a54610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3c2a546b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001d3c2a54570_0;
    %pad/u 12;
    %load/vec4 v000001d3c2a54430_0;
    %pad/u 12;
    %mul;
    %assign/vec4 v000001d3c2a547f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001d3c2a53a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v000001d3c2a547f0_0;
    %assign/vec4 v000001d3c2a538f0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001d3c2a544d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000001d3c2a53c10_0;
    %load/vec4 v000001d3c2a538f0_0;
    %add;
    %assign/vec4 v000001d3c2a53c10_0, 0;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d3c2956cb0;
T_1 ;
    %wait E_000001d3c29d7f40;
    %load/vec4 v000001d3c2a54390_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3c2a53990_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001d3c2a53990_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d3c2a53990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3c2a53b70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d3c2a53990_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3c2a53b70_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d3c29f9d80;
T_2 ;
    %wait E_000001d3c29d8100;
    %load/vec4 v000001d3c2a54110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d3c2956c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0df0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d3c2956b70_0;
    %store/vec4 v000001d3c2956c10_0, 0, 3;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d3c29f9d80;
T_3 ;
    %wait E_000001d3c29d7c80;
    %load/vec4 v000001d3c29f0e90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3c2956c10_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2956ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0d50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d3c2956b70_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d3c2956c10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d3c2956b70_0, 0, 3;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3c29f0f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3c29f1070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2956ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3c29f0d50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d3c2956b70_0, 0, 3;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2956ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0d50_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d3c2956b70_0, 0, 3;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3c29f1110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2956ad0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d3c2956b70_0, 0, 3;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2956ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0d50_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d3c2956b70_0, 0, 3;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3c29f0fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2956ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0d50_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d3c2956b70_0, 0, 3;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f1110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2956ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c29f0d50_0, 0, 1;
    %load/vec4 v000001d3c29def80_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v000001d3c2956b70_0, 0, 3;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3c2956ad0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d3c2956b70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3c29f0df0_0, 0, 1;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d3c295be40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2a55b20_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d3c2a55b20_0;
    %inv;
    %store/vec4 v000001d3c2a55b20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001d3c295be40;
T_5 ;
    %vpi_call 2 46 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001d3c2a54900_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d3c2a565c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2a54b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3c2a54f40_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2a54f40_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3c2a54b80_0, 0, 1;
    %delay 35000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3c2a54b80_0, 0, 1;
    %vpi_call 2 60 "$display", "Applying Test Values:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3c2a54e00_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d3c2a54e00_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d3c2a54e00_0;
    %pad/s 4;
    %store/vec4 v000001d3c2a54900_0, 0, 4;
    %load/vec4 v000001d3c2a54e00_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 4;
    %store/vec4 v000001d3c2a565c0_0, 0, 4;
    %delay 76000, 0;
    %load/vec4 v000001d3c2a54e00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3c2a54e00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 1000000, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "mac_testbench_class.v";
    "./mac_topmodule.v";
    "./mac_controlpath.v";
    "./mac_datapath.v";
