

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Oct 19 15:45:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.167 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       37|  10.000 ns|  0.370 us|    2|   38|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_46_1_fu_101  |cordiccart2pol_Pipeline_VITIS_LOOP_46_1  |       35|       35|  0.350 us|  0.350 us|   34|   34|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    108|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|     132|    260|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     52|    -|
|Register         |        -|    -|      54|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     186|    420|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_46_1_fu_101  |cordiccart2pol_Pipeline_VITIS_LOOP_46_1  |        0|   2|  132|  254|    0|
    |mul_12s_11ns_22_1_1_U10                             |mul_12s_11ns_22_1_1                      |        0|   1|    0|    6|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   3|  132|  260|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln65_fu_212_p2      |         +|   0|  0|  12|          12|          12|
    |current_x_fu_133_p2     |         -|   0|  0|  12|           1|          12|
    |current_y_fu_139_p2     |         -|   0|  0|  12|           1|          12|
    |icmp_ln25_fu_119_p2     |      icmp|   0|  0|  12|          12|           1|
    |or_ln25_fu_113_p2       |        or|   0|  0|  12|          12|          12|
    |base_angle_1_fu_178_p3  |    select|   0|  0|  12|           1|          12|
    |base_angle_fu_170_p3    |    select|   0|  0|  12|           1|          12|
    |current_x_1_fu_154_p3   |    select|   0|  0|  12|           1|          12|
    |current_y_1_fu_145_p3   |    select|   0|  0|  12|           1|          12|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 108|          42|          97|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  20|          4|    1|          4|
    |ap_phi_mux_storemerge1_phi_fu_93_p4  |   9|          2|   12|         24|
    |r                                    |  14|          3|   12|         36|
    |storemerge1_reg_89                   |   9|          2|   12|         24|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  52|         11|   37|         88|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   3|   0|    3|          0|
    |current_x_1_reg_250                                              |  12|   0|   12|          0|
    |current_y_1_reg_245                                              |  12|   0|   12|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_46_1_fu_101_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln25_reg_236                                                |   1|   0|    1|          0|
    |storemerge1_reg_89                                               |  12|   0|   12|          0|
    |tmp_reg_240                                                      |   1|   0|    1|          0|
    |y_read_reg_219                                                   |  12|   0|   12|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  54|   0|   54|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   12|     ap_none|               x|        scalar|
|y             |   in|   12|     ap_none|               y|        scalar|
|r             |  out|   12|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   12|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

