/*
 * Copyright (c) Huawei Technologies CO., Ltd. 2019-2020. All rights reserved.
 * Description: bbox_diaginfo_id_def.h
 * Author: Hisilicon
 * Create: 2019-10-29
 */
#ifndef __BBOX_DIAGINFO_ID_DEF_H__
#define __BBOX_DIAGINFO_ID_DEF_H__

/*hisi diaginfo ID :  925200000 -- 925299999 */
enum bbox_diaginfo_errid {
	SoC_DIAGINFO_START=925200000, /* start ID */
	L3_ECC_CE = SoC_DIAGINFO_START,  /* cache is 1bit error, ID:925200000  */
	CPU_UP_FAIL,				/* CPU UP fail, ID:925200001  */
	CPU_PANIC_INFO,
	NOC_FAULT_INFO,
	QIC_FAULT_INFO,
	SERROR_FAULT_INFO = 925200006,
	AP_WDT_INFO = 925200007,
	LPM3_EXC_INFO = 925200008,
	IOMCU_EXC_INFO = 925200009, /* 925200009, IOMCU EXCEPTION INFO */
    DMD_NPU_PA_SENSOR = 925200401,
	L3_ECC_UE = 925201200,  /* cache is 2bit error, ID:925201200  */
	CPU0_L1_ECC_CE,  /* 925201201 */
	CPU1_L1_ECC_CE,  /* 925201202 */
	CPU2_L1_ECC_CE,  /* 925201203 */
	CPU3_L1_ECC_CE,  /* 925201204 */
	CPU4_L1_ECC_CE,  /* 925201205 */
	CPU5_L1_ECC_CE,  /* 925201206 */
	CPU6_L1_ECC_CE,  /* 925201207 */
	CPU7_L1_ECC_CE,  /* 925201208 */
	CPU0_L2_ECC_CE,  /* 925201209 */
	CPU1_L2_ECC_CE,  /* 925201210 */
	CPU2_L2_ECC_CE,  /* 925201211 */
	CPU3_L2_ECC_CE,  /* 925201212 */
	CPU4_L2_ECC_CE,  /* 925201213 */
	CPU5_L2_ECC_CE,  /* 925201214 */
	CPU6_L2_ECC_CE,  /* 925201215 */
	CPU7_L2_ECC_CE,  /* 925201216 */
	CPU0_L1_ECC_UE,  /* 925201217 */
	CPU1_L1_ECC_UE,  /* 925201218 */
	CPU2_L1_ECC_UE,  /* 925201219 */
	CPU3_L1_ECC_UE,  /* 925201220 */
	CPU4_L1_ECC_UE,  /* 925201221 */
	CPU5_L1_ECC_UE,  /* 925201222 */
	CPU6_L1_ECC_UE,  /* 925201223 */
	CPU7_L1_ECC_UE,  /* 925201224 */
	CPU0_L2_ECC_UE,  /* 925201225 */
	CPU1_L2_ECC_UE,  /* 925201226 */
	CPU2_L2_ECC_UE,  /* 925201227 */
	CPU3_L2_ECC_UE,  /* 925201228 */
	CPU4_L2_ECC_UE,  /* 925201229 */
	CPU5_L2_ECC_UE,  /* 925201230 */
	CPU6_L2_ECC_UE,  /* 925201231 */
	CPU7_L2_ECC_UE,  /* 925201232 */
	ECC_CE,  /* 925201233 */
	ECC_DE,  /* 925201234 */
	ECC_UE,  /* 925201235 */

	ACPU_LIT_AVS_VAL = 925201300,
	ACPU_MID_AVS_VAL = 925201301,
	ACPU_BIG_AVS_VAL = 925201302,
	ACPU_CL0_SH_PV   = 925201310,
	ACPU_CL1_SH_PV   = 925201311,
	ACPU_CL2_SH_PV   = 925201312,
	ACPU_CL0_SH_CNT  = 925201313,
	ACPU_CL1_SH_CNT  = 925201314,
	ACPU_CL2_SH_CNT  = 925201315,
	ACPU_L3_SH_PV    = 925201316,
	ACPU_L3_SH_CNT   = 925201317,
	ACPU_CL3_SH_CNT  = 925201318,
	ACPU_CL4_SH_CNT  = 925201319,
	ACPU_CL5_SH_CNT  = 925201320,

	/* There are only three clusters. */
	/* The extra configuration is to be compatible with other platforms. */

	ACPU_CL0_DFV_SH_CNT  = 925201330,
	ACPU_CL1_DFV_SH_CNT  = 925201331,
	ACPU_CL2_DFV_SH_CNT  = 925201332,
	ACPU_CL3_DFV_SH_CNT  = 925201333,
	ACPU_CL4_DFV_SH_CNT  = 925201334,
	ACPU_CL5_DFV_SH_CNT  = 925201335,

	DMD_SOC_ACPU_LU_SH_CNT  = 925201350,

	/* sensorhub module start: 925201600*/
	IOMCU_DIAG_INFO_HW_START = 925201600,
	IGS_DMD_FDUL_PW_ON = IOMCU_DIAG_INFO_HW_START,   /* 925201600 */
	IGS_DMD_FDUL_PW_OFF = 925201601,            /* 925201601 */
	IGS_DMD_HWTS_PW_ON = 925201602,             /* 925201602 */
	IGS_DMD_HWTS_PW_OFF = 925201603,            /* 925201603 */
	IGS_DMD_AIC_PW_ON = 925201604,              /* 925201604 */
	IGS_DMD_AIC_PW_OFF = 925201605,             /* 925201605 */

	IGS_DMD_CAM_PW_ON = 925201608,              /* 925201608 */
	IGS_DMD_CAM_PW_OFF = 925201609,             /* 925201609 */
	IGS_DMD_CAM_IR_PW = 925201610,              /* 925201610 */
	IGS_DMD_CAM_TIMEOUT = 925201611,            /* 925201611 */
	IOMCU_DIAG_INFO_HW_END = 925201699,

	IOMCU_DIAG_INFO_SW_START = 925201700,
	IGS_DMD_SLEEP_FUSION = 925201714,    /* 925201714 */
	IOMCU_DIAG_INFO_SW_END = 925201899,

	IOMCU_DIAG_INFO_MONITER_START = 925201900,
	IOMCU_DIAG_INFO_MONITER_END = 925201959,

	IOMCU_DIAG_INFO_RESERVED_START = 925201960,
	IOMCU_DIAG_INFO_RESERVED_END = 925201999,
	/* sensorhub module end: 925201999 */

	/* DDR module   */
	DDR_DIAGINFO_START=925202000,
	LPM3_DDR_FAIl = DDR_DIAGINFO_START,
	LPM3_DDR_PA_SENSOR = 925202001,
	LPM3_DDR_TRAINING = 925202002,
	LPM3_DDR_AVS_VAL = 925202003,

	/* MSPC module */
	MSPC_SECFLASH_ERR_INFO = 925202800,
	MSPC_SECFLASH_WARN_INFO = 925202801,
	MSPC_DIAG_INFO = 925202802,
	MSPC_PIN_ERROR = 925202803,

	FBE_DIAG_FAIL_ID = 925204500, /* file based encrypt */

	/* SC module*/
	DMD_SC_ECC_SINGLE_BIT = 925205200,
	DMD_SC_ECC_MULTI_BIT = 925205201,

	/* BLOCK module   */
	BLOCK_DMD_CP_IO = 925205500,
	BLOCK_DMD_NORMAL_IO = 925205501,

    /* PLL lock*/
    CLOCK_PLL_AP = 925206300,
    CLOCK_PLL_LPMCU = 925206301,
	LOWPOWER_GPU_AVS_VAL = 925206304,
	LOWPOWER_GPU_PA_SENSOR = 925200400,
	LOWPOWER_NPU_AVS_VAL = 925206306,

	/* Swing NPU PLL retry */
	IGS_DMD_NPU_PLL_RETRY = 925206302,
	LPM3_PERI_PA_SENSOR  = 925206305,
	DMD_PERI_AVS_VAL = 925200410,

	PERI_SH_PV   = 925206310,
	PERI_SH_CNT  = 925206311,

	/* DSS module start 925212400 */
	DSS_DIAG_INFO_START = 925212400,
	DMD_DSS_SCL_LAYER = DSS_DIAG_INFO_START,
	DMD_DSS_ROT_LAYER = 925212401,
	DMD_DSS_LBUF_INFO = 925212402,
	DMD_DSS_POLICY_INFO = 925212403,
	DMD_DSS_DSI_FAULT = 925212404,
	DMD_SOC_DSS_DP_ERROR = 925212406,
	DMD_SOC_DSS_DP_INFO = 925212407,
	DMD_DSS_SH_VOTE_M1 = 925212410,
	DSS_DIAG_INFO_END = 925212499,
	/* DSS module end 925212499*/

	/* HIGPU module start 925212800 */
	HIGPU_DIAG_INFO_HW_START = 925212800,
	DMD_HIGPU_BUS_FAULT = HIGPU_DIAG_INFO_HW_START,
	DMD_HIGPU_BIT_STUCK = 925212801,
	DMD_HIGPU_PW_ONOFF_FAIL = 925212802,
	DMD_HIGPU_FCP_LOAD_FAIL = 925212803,
	HIGPU_DIAG_INFO_HW_END = 925212899,

	HIGPU_DIAG_INFO_SW_START = 925212900,
	DMD_HIGPU_JOB_FAIL = HIGPU_DIAG_INFO_SW_START,
	DMD_HIGPU_JOB_HANG = 925212901,
	DMD_HIGPU_ZAP_FAULT = 925212902,
	DMD_HIGPU_HARD_RESET = 925212903,
	DMD_HIGPU_PAGE_FAULT = 925212904,
	DMD_HIGPU_SH_INFO = 925212905,
	HIGPU_DIAG_INFO_SW_END = 925212999,
	/* HIGPU module end 925212999 */

	/* HISP module start 925213100*/
	HISP_DIAG_INFO_HW_START = 925213100,
	DMD_HISP_CPHY_HISI_MIPI_ERR = HISP_DIAG_INFO_HW_START,
	DMD_ISP_TIMEOUT_SH_CNT = 925213110,
	HISP_DIAG_INFO_HW_END   = 925213199,
	/* HISP module end 925213199*/

	/* HISES module start 925214000 */
	DMD_HISES_CPU_FAULT = 925214000,
	DMD_HISES_HW_ATK = 925214001,
	DMD_HISES_KEY_REG_DUMP = 925214002,
	DMD_HISES_INVOKE_E_RET = 925214003,
	DMD_HISES_FLASH_ECC_1B = 925214004,
	DMD_HISES_FLASH_ECC_2B = 925214005,
	DMD_HISES_FLASH_ECC_E = 925214006,
	DMD_HISES_INFO_EVENT = 925214007,
	/* HISES module end 925214010 */
	/* npu start 925220400*/
	DMD_NPU_SH_PV_CNT = 925220400,
	DMD_FDUL_SH_PV_CNT = 925220401,
	/* npu end 925220499*/

	/* ddr_sec */
	DMD_DDR_SEC_CNT = 925220500,

	BBOX_DIAGINFO_END = 925299999
};

/* module(DMD device ) define */
enum bbox_diaginfo_module {
	SoC_AP = 1, /* SoC AP*/
	DSS,  /* Display */
	DDR, /* DDR */
	FDUL, /* FDUL */
	HIGPU, /* HIGPU */
	ISP,
	IOMCU_SH, /* IOMCU */
	SOC_PERI,
	HISES, /* HISES */
	NPU_SH, /* NPU */
	DDR_SEC,
	SC, /* SC */
};

/* info level define */
enum bbox_diaginfo_level {
	CRITICAL = 1, /* critical */
	WARNING, /* warning */
	INFO, /* info */
};

/* diaginfo type */
enum bbox_diaginfo_type {
	HW = 1, /* hardware */
	SW,  /* software */
};

#endif /* __BBOX_DIAGINFO_ID_DEF_H__ */
