<stg><name>dense</name>


<trans_list>

<trans id="601" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="17" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="143" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="144" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="153" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="154" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="168" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:3  %dense_array = alloca [10 x float], align 16

]]></Node>
<StgValue><ssdm name="dense_array"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fully_connected_addr = getelementptr [30 x float]* %fully_connected, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fully_connected_addr"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
:5  %fully_connected_load = load float* %fully_connected_addr, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fully_connected_addr_1 = getelementptr [30 x float]* %fully_connected, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fully_connected_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
:7  %fully_connected_load_1 = load float* %fully_connected_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="174" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
:5  %fully_connected_load = load float* %fully_connected_addr, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
:7  %fully_connected_load_1 = load float* %fully_connected_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %fully_connected_addr_2 = getelementptr [30 x float]* %fully_connected, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fully_connected_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:9  %fully_connected_load_2 = load float* %fully_connected_addr_2, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %fully_connected_addr_3 = getelementptr [30 x float]* %fully_connected, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fully_connected_addr_3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
:11  %fully_connected_load_3 = load float* %fully_connected_addr_3, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:9  %fully_connected_load_2 = load float* %fully_connected_addr_2, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_2"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
:11  %fully_connected_load_3 = load float* %fully_connected_addr_3, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_3"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %fully_connected_addr_4 = getelementptr [30 x float]* %fully_connected, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fully_connected_addr_4"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
:13  %fully_connected_load_4 = load float* %fully_connected_addr_4, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_4"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %fully_connected_addr_5 = getelementptr [30 x float]* %fully_connected, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fully_connected_addr_5"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:15  %fully_connected_load_5 = load float* %fully_connected_addr_5, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
:13  %fully_connected_load_4 = load float* %fully_connected_addr_4, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_4"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:15  %fully_connected_load_5 = load float* %fully_connected_addr_5, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_5"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %fully_connected_addr_6 = getelementptr [30 x float]* %fully_connected, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fully_connected_addr_6"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
:17  %fully_connected_load_6 = load float* %fully_connected_addr_6, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_6"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %fully_connected_addr_7 = getelementptr [30 x float]* %fully_connected, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fully_connected_addr_7"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
:19  %fully_connected_load_7 = load float* %fully_connected_addr_7, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="192" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
:17  %fully_connected_load_6 = load float* %fully_connected_addr_6, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_6"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
:19  %fully_connected_load_7 = load float* %fully_connected_addr_7, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_7"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %fully_connected_addr_8 = getelementptr [30 x float]* %fully_connected, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fully_connected_addr_8"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:21  %fully_connected_load_8 = load float* %fully_connected_addr_8, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_8"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %fully_connected_addr_9 = getelementptr [30 x float]* %fully_connected, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="fully_connected_addr_9"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
:23  %fully_connected_load_9 = load float* %fully_connected_addr_9, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:21  %fully_connected_load_8 = load float* %fully_connected_addr_8, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_8"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
:23  %fully_connected_load_9 = load float* %fully_connected_addr_9, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_9"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %fully_connected_addr_10 = getelementptr [30 x float]* %fully_connected, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="fully_connected_addr_10"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
:25  %fully_connected_load_10 = load float* %fully_connected_addr_10, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_10"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %fully_connected_addr_11 = getelementptr [30 x float]* %fully_connected, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="fully_connected_addr_11"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
:27  %fully_connected_load_11 = load float* %fully_connected_addr_11, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="204" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
:25  %fully_connected_load_10 = load float* %fully_connected_addr_10, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_10"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
:27  %fully_connected_load_11 = load float* %fully_connected_addr_11, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_11"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %fully_connected_addr_12 = getelementptr [30 x float]* %fully_connected, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="fully_connected_addr_12"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
:29  %fully_connected_load_12 = load float* %fully_connected_addr_12, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_12"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %fully_connected_addr_13 = getelementptr [30 x float]* %fully_connected, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="fully_connected_addr_13"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
:31  %fully_connected_load_13 = load float* %fully_connected_addr_13, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="210" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
:29  %fully_connected_load_12 = load float* %fully_connected_addr_12, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_12"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
:31  %fully_connected_load_13 = load float* %fully_connected_addr_13, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_13"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %fully_connected_addr_14 = getelementptr [30 x float]* %fully_connected, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="fully_connected_addr_14"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:33  %fully_connected_load_14 = load float* %fully_connected_addr_14, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_14"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %fully_connected_addr_15 = getelementptr [30 x float]* %fully_connected, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="fully_connected_addr_15"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
:35  %fully_connected_load_15 = load float* %fully_connected_addr_15, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="216" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:33  %fully_connected_load_14 = load float* %fully_connected_addr_14, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_14"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
:35  %fully_connected_load_15 = load float* %fully_connected_addr_15, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_15"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %fully_connected_addr_16 = getelementptr [30 x float]* %fully_connected, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="fully_connected_addr_16"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
:37  %fully_connected_load_16 = load float* %fully_connected_addr_16, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_16"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %fully_connected_addr_17 = getelementptr [30 x float]* %fully_connected, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="fully_connected_addr_17"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
:39  %fully_connected_load_17 = load float* %fully_connected_addr_17, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="222" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
:37  %fully_connected_load_16 = load float* %fully_connected_addr_16, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_16"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
:39  %fully_connected_load_17 = load float* %fully_connected_addr_17, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_17"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %fully_connected_addr_18 = getelementptr [30 x float]* %fully_connected, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="fully_connected_addr_18"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
:41  %fully_connected_load_18 = load float* %fully_connected_addr_18, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_18"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %fully_connected_addr_19 = getelementptr [30 x float]* %fully_connected, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="fully_connected_addr_19"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
:43  %fully_connected_load_19 = load float* %fully_connected_addr_19, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="228" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
:41  %fully_connected_load_18 = load float* %fully_connected_addr_18, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_18"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
:43  %fully_connected_load_19 = load float* %fully_connected_addr_19, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_19"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %fully_connected_addr_20 = getelementptr [30 x float]* %fully_connected, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="fully_connected_addr_20"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
:45  %fully_connected_load_20 = load float* %fully_connected_addr_20, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_20"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %fully_connected_addr_21 = getelementptr [30 x float]* %fully_connected, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="fully_connected_addr_21"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
:47  %fully_connected_load_21 = load float* %fully_connected_addr_21, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="234" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
:45  %fully_connected_load_20 = load float* %fully_connected_addr_20, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_20"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
:47  %fully_connected_load_21 = load float* %fully_connected_addr_21, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_21"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %fully_connected_addr_22 = getelementptr [30 x float]* %fully_connected, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="fully_connected_addr_22"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
:49  %fully_connected_load_22 = load float* %fully_connected_addr_22, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_22"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %fully_connected_addr_23 = getelementptr [30 x float]* %fully_connected, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="fully_connected_addr_23"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
:51  %fully_connected_load_23 = load float* %fully_connected_addr_23, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="240" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
:49  %fully_connected_load_22 = load float* %fully_connected_addr_22, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_22"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
:51  %fully_connected_load_23 = load float* %fully_connected_addr_23, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_23"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %fully_connected_addr_24 = getelementptr [30 x float]* %fully_connected, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="fully_connected_addr_24"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5">
<![CDATA[
:53  %fully_connected_load_24 = load float* %fully_connected_addr_24, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_24"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %fully_connected_addr_25 = getelementptr [30 x float]* %fully_connected, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="fully_connected_addr_25"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
:55  %fully_connected_load_25 = load float* %fully_connected_addr_25, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="246" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5">
<![CDATA[
:53  %fully_connected_load_24 = load float* %fully_connected_addr_24, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_24"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
:55  %fully_connected_load_25 = load float* %fully_connected_addr_25, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_25"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %fully_connected_addr_26 = getelementptr [30 x float]* %fully_connected, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="fully_connected_addr_26"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:57  %fully_connected_load_26 = load float* %fully_connected_addr_26, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_26"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %fully_connected_addr_27 = getelementptr [30 x float]* %fully_connected, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="fully_connected_addr_27"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
:59  %fully_connected_load_27 = load float* %fully_connected_addr_27, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="252" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:57  %fully_connected_load_26 = load float* %fully_connected_addr_26, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_26"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
:59  %fully_connected_load_27 = load float* %fully_connected_addr_27, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_27"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %fully_connected_addr_28 = getelementptr [30 x float]* %fully_connected, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="fully_connected_addr_28"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
:61  %fully_connected_load_28 = load float* %fully_connected_addr_28, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_28"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %fully_connected_addr_29 = getelementptr [30 x float]* %fully_connected, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="fully_connected_addr_29"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
:63  %fully_connected_load_29 = load float* %fully_connected_addr_29, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([30 x float]* %fully_connected) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
:61  %fully_connected_load_28 = load float* %fully_connected_addr_28, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_28"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
:63  %fully_connected_load_29 = load float* %fully_connected_addr_29, align 4

]]></Node>
<StgValue><ssdm name="fully_connected_load_29"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %d_0 = phi i4 [ 0, %0 ], [ %d, %2 ]

]]></Node>
<StgValue><ssdm name="d_0"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln16 = icmp eq i4 %d_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %d = add i4 %d_0, 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln16, label %.preheader1.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln23 = zext i4 %d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_out_weights_0_s = getelementptr [10 x float]* @dense_out_weights_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_0_s"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
:3  %dense_out_weights_0_1 = load float* %dense_out_weights_0_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_0_1"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="273" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
:3  %dense_out_weights_0_1 = load float* %dense_out_weights_0_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_0_1"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = fmul float %dense_out_weights_0_1, %fully_connected_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="275" st_id="19" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3 = fmul float %dense_out_weights_0_1, %fully_connected_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="276" st_id="20" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %w_sum_s = fadd float %tmp_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="277" st_id="21" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %w_sum_s = fadd float %tmp_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dense_out_weights_1_s = getelementptr [10 x float]* @dense_out_weights_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_1_s"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="4">
<![CDATA[
:7  %dense_out_weights_1_1 = load float* %dense_out_weights_1_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_1_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="280" st_id="22" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %w_sum_s = fadd float %tmp_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="4">
<![CDATA[
:7  %dense_out_weights_1_1 = load float* %dense_out_weights_1_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_1_1"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_1 = fmul float %dense_out_weights_1_1, %fully_connected_load_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="283" st_id="23" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %w_sum_s = fadd float %tmp_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3_1 = fmul float %dense_out_weights_1_1, %fully_connected_load_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="285" st_id="24" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w_sum_1 = fadd float %w_sum_s, %tmp_3_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="286" st_id="25" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w_sum_1 = fadd float %w_sum_s, %tmp_3_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %dense_out_weights_2_s = getelementptr [10 x float]* @dense_out_weights_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_2_s"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
:11  %dense_out_weights_2_1 = load float* %dense_out_weights_2_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_2_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="289" st_id="26" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w_sum_1 = fadd float %w_sum_s, %tmp_3_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
:11  %dense_out_weights_2_1 = load float* %dense_out_weights_2_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_2_1"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = fmul float %dense_out_weights_2_1, %fully_connected_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="292" st_id="27" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w_sum_1 = fadd float %w_sum_s, %tmp_3_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = fmul float %dense_out_weights_2_1, %fully_connected_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="294" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %w_sum_2 = fadd float %w_sum_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="295" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %w_sum_2 = fadd float %w_sum_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>

<operation id="296" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %dense_out_weights_3_s = getelementptr [10 x float]* @dense_out_weights_3, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_3_s"/></StgValue>
</operation>

<operation id="297" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
:15  %dense_out_weights_3_1 = load float* %dense_out_weights_3_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_3_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="298" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %w_sum_2 = fadd float %w_sum_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
:15  %dense_out_weights_3_1 = load float* %dense_out_weights_3_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_3_1"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_3 = fmul float %dense_out_weights_3_1, %fully_connected_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="301" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %w_sum_2 = fadd float %w_sum_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>

<operation id="302" st_id="31" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_3 = fmul float %dense_out_weights_3_1, %fully_connected_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="303" st_id="32" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w_sum_3 = fadd float %w_sum_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="304" st_id="33" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w_sum_3 = fadd float %w_sum_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %dense_out_weights_4_s = getelementptr [10 x float]* @dense_out_weights_4, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_4_s"/></StgValue>
</operation>

<operation id="306" st_id="33" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
:19  %dense_out_weights_4_1 = load float* %dense_out_weights_4_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_4_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="307" st_id="34" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w_sum_3 = fadd float %w_sum_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
:19  %dense_out_weights_4_1 = load float* %dense_out_weights_4_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_4_1"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_3_4 = fmul float %dense_out_weights_4_1, %fully_connected_load_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="310" st_id="35" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w_sum_3 = fadd float %w_sum_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_3_4 = fmul float %dense_out_weights_4_1, %fully_connected_load_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="312" st_id="36" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %w_sum_4 = fadd float %w_sum_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="313" st_id="37" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %w_sum_4 = fadd float %w_sum_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %dense_out_weights_5_s = getelementptr [10 x float]* @dense_out_weights_5, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_5_s"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4">
<![CDATA[
:23  %dense_out_weights_5_1 = load float* %dense_out_weights_5_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_5_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="316" st_id="38" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %w_sum_4 = fadd float %w_sum_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="317" st_id="38" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4">
<![CDATA[
:23  %dense_out_weights_5_1 = load float* %dense_out_weights_5_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_5_1"/></StgValue>
</operation>

<operation id="318" st_id="38" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_3_5 = fmul float %dense_out_weights_5_1, %fully_connected_load_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="319" st_id="39" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %w_sum_4 = fadd float %w_sum_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="320" st_id="39" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_3_5 = fmul float %dense_out_weights_5_1, %fully_connected_load_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="321" st_id="40" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %w_sum_5 = fadd float %w_sum_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="322" st_id="41" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %w_sum_5 = fadd float %w_sum_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>

<operation id="323" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %dense_out_weights_6_s = getelementptr [10 x float]* @dense_out_weights_6, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_6_s"/></StgValue>
</operation>

<operation id="324" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
:27  %dense_out_weights_6_1 = load float* %dense_out_weights_6_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_6_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="325" st_id="42" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %w_sum_5 = fadd float %w_sum_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>

<operation id="326" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
:27  %dense_out_weights_6_1 = load float* %dense_out_weights_6_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_6_1"/></StgValue>
</operation>

<operation id="327" st_id="42" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_3_6 = fmul float %dense_out_weights_6_1, %fully_connected_load_6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="328" st_id="43" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %w_sum_5 = fadd float %w_sum_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>

<operation id="329" st_id="43" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_3_6 = fmul float %dense_out_weights_6_1, %fully_connected_load_6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="330" st_id="44" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %w_sum_6 = fadd float %w_sum_5, %tmp_3_6

]]></Node>
<StgValue><ssdm name="w_sum_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="331" st_id="45" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %w_sum_6 = fadd float %w_sum_5, %tmp_3_6

]]></Node>
<StgValue><ssdm name="w_sum_6"/></StgValue>
</operation>

<operation id="332" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %dense_out_weights_7_s = getelementptr [10 x float]* @dense_out_weights_7, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_7_s"/></StgValue>
</operation>

<operation id="333" st_id="45" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
:31  %dense_out_weights_7_1 = load float* %dense_out_weights_7_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_7_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="334" st_id="46" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %w_sum_6 = fadd float %w_sum_5, %tmp_3_6

]]></Node>
<StgValue><ssdm name="w_sum_6"/></StgValue>
</operation>

<operation id="335" st_id="46" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
:31  %dense_out_weights_7_1 = load float* %dense_out_weights_7_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_7_1"/></StgValue>
</operation>

<operation id="336" st_id="46" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_3_7 = fmul float %dense_out_weights_7_1, %fully_connected_load_7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="337" st_id="47" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %w_sum_6 = fadd float %w_sum_5, %tmp_3_6

]]></Node>
<StgValue><ssdm name="w_sum_6"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_3_7 = fmul float %dense_out_weights_7_1, %fully_connected_load_7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="339" st_id="48" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %w_sum_7 = fadd float %w_sum_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="w_sum_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="340" st_id="49" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %w_sum_7 = fadd float %w_sum_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="w_sum_7"/></StgValue>
</operation>

<operation id="341" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %dense_out_weights_8_s = getelementptr [10 x float]* @dense_out_weights_8, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_8_s"/></StgValue>
</operation>

<operation id="342" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
:35  %dense_out_weights_8_1 = load float* %dense_out_weights_8_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_8_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="343" st_id="50" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %w_sum_7 = fadd float %w_sum_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="w_sum_7"/></StgValue>
</operation>

<operation id="344" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
:35  %dense_out_weights_8_1 = load float* %dense_out_weights_8_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_8_1"/></StgValue>
</operation>

<operation id="345" st_id="50" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_3_8 = fmul float %dense_out_weights_8_1, %fully_connected_load_8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="346" st_id="51" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %w_sum_7 = fadd float %w_sum_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="w_sum_7"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_3_8 = fmul float %dense_out_weights_8_1, %fully_connected_load_8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="348" st_id="52" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %w_sum_8 = fadd float %w_sum_7, %tmp_3_8

]]></Node>
<StgValue><ssdm name="w_sum_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="349" st_id="53" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %w_sum_8 = fadd float %w_sum_7, %tmp_3_8

]]></Node>
<StgValue><ssdm name="w_sum_8"/></StgValue>
</operation>

<operation id="350" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %dense_out_weights_9_s = getelementptr [10 x float]* @dense_out_weights_9, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_9_s"/></StgValue>
</operation>

<operation id="351" st_id="53" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
:39  %dense_out_weights_9_1 = load float* %dense_out_weights_9_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_9_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="352" st_id="54" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %w_sum_8 = fadd float %w_sum_7, %tmp_3_8

]]></Node>
<StgValue><ssdm name="w_sum_8"/></StgValue>
</operation>

<operation id="353" st_id="54" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
:39  %dense_out_weights_9_1 = load float* %dense_out_weights_9_s, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_9_1"/></StgValue>
</operation>

<operation id="354" st_id="54" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_3_9 = fmul float %dense_out_weights_9_1, %fully_connected_load_9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="355" st_id="55" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %w_sum_8 = fadd float %w_sum_7, %tmp_3_8

]]></Node>
<StgValue><ssdm name="w_sum_8"/></StgValue>
</operation>

<operation id="356" st_id="55" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_3_9 = fmul float %dense_out_weights_9_1, %fully_connected_load_9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="357" st_id="56" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %w_sum_9 = fadd float %w_sum_8, %tmp_3_9

]]></Node>
<StgValue><ssdm name="w_sum_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="358" st_id="57" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %w_sum_9 = fadd float %w_sum_8, %tmp_3_9

]]></Node>
<StgValue><ssdm name="w_sum_9"/></StgValue>
</operation>

<operation id="359" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %dense_out_weights_10_1 = getelementptr [10 x float]* @dense_out_weights_10, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_10_1"/></StgValue>
</operation>

<operation id="360" st_id="57" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
:43  %dense_out_weights_10_2 = load float* %dense_out_weights_10_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_10_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="361" st_id="58" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %w_sum_9 = fadd float %w_sum_8, %tmp_3_9

]]></Node>
<StgValue><ssdm name="w_sum_9"/></StgValue>
</operation>

<operation id="362" st_id="58" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
:43  %dense_out_weights_10_2 = load float* %dense_out_weights_10_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_10_2"/></StgValue>
</operation>

<operation id="363" st_id="58" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_3_s = fmul float %dense_out_weights_10_2, %fully_connected_load_10

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="364" st_id="59" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %w_sum_9 = fadd float %w_sum_8, %tmp_3_9

]]></Node>
<StgValue><ssdm name="w_sum_9"/></StgValue>
</operation>

<operation id="365" st_id="59" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_3_s = fmul float %dense_out_weights_10_2, %fully_connected_load_10

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="366" st_id="60" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %w_sum_10 = fadd float %w_sum_9, %tmp_3_s

]]></Node>
<StgValue><ssdm name="w_sum_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="367" st_id="61" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %w_sum_10 = fadd float %w_sum_9, %tmp_3_s

]]></Node>
<StgValue><ssdm name="w_sum_10"/></StgValue>
</operation>

<operation id="368" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %dense_out_weights_11_1 = getelementptr [10 x float]* @dense_out_weights_11, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_11_1"/></StgValue>
</operation>

<operation id="369" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
:47  %dense_out_weights_11_2 = load float* %dense_out_weights_11_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_11_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="370" st_id="62" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %w_sum_10 = fadd float %w_sum_9, %tmp_3_s

]]></Node>
<StgValue><ssdm name="w_sum_10"/></StgValue>
</operation>

<operation id="371" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
:47  %dense_out_weights_11_2 = load float* %dense_out_weights_11_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_11_2"/></StgValue>
</operation>

<operation id="372" st_id="62" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_3_10 = fmul float %dense_out_weights_11_2, %fully_connected_load_11

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="373" st_id="63" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %w_sum_10 = fadd float %w_sum_9, %tmp_3_s

]]></Node>
<StgValue><ssdm name="w_sum_10"/></StgValue>
</operation>

<operation id="374" st_id="63" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_3_10 = fmul float %dense_out_weights_11_2, %fully_connected_load_11

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="375" st_id="64" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %w_sum_11 = fadd float %w_sum_10, %tmp_3_10

]]></Node>
<StgValue><ssdm name="w_sum_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="376" st_id="65" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %w_sum_11 = fadd float %w_sum_10, %tmp_3_10

]]></Node>
<StgValue><ssdm name="w_sum_11"/></StgValue>
</operation>

<operation id="377" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %dense_out_weights_12_1 = getelementptr [10 x float]* @dense_out_weights_12, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_12_1"/></StgValue>
</operation>

<operation id="378" st_id="65" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
:51  %dense_out_weights_12_2 = load float* %dense_out_weights_12_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_12_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="379" st_id="66" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %w_sum_11 = fadd float %w_sum_10, %tmp_3_10

]]></Node>
<StgValue><ssdm name="w_sum_11"/></StgValue>
</operation>

<operation id="380" st_id="66" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
:51  %dense_out_weights_12_2 = load float* %dense_out_weights_12_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_12_2"/></StgValue>
</operation>

<operation id="381" st_id="66" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_3_11 = fmul float %dense_out_weights_12_2, %fully_connected_load_12

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="382" st_id="67" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %w_sum_11 = fadd float %w_sum_10, %tmp_3_10

]]></Node>
<StgValue><ssdm name="w_sum_11"/></StgValue>
</operation>

<operation id="383" st_id="67" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_3_11 = fmul float %dense_out_weights_12_2, %fully_connected_load_12

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="384" st_id="68" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %w_sum_12 = fadd float %w_sum_11, %tmp_3_11

]]></Node>
<StgValue><ssdm name="w_sum_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="385" st_id="69" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %w_sum_12 = fadd float %w_sum_11, %tmp_3_11

]]></Node>
<StgValue><ssdm name="w_sum_12"/></StgValue>
</operation>

<operation id="386" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %dense_out_weights_13_1 = getelementptr [10 x float]* @dense_out_weights_13, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_13_1"/></StgValue>
</operation>

<operation id="387" st_id="69" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
:55  %dense_out_weights_13_2 = load float* %dense_out_weights_13_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_13_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="388" st_id="70" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %w_sum_12 = fadd float %w_sum_11, %tmp_3_11

]]></Node>
<StgValue><ssdm name="w_sum_12"/></StgValue>
</operation>

<operation id="389" st_id="70" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
:55  %dense_out_weights_13_2 = load float* %dense_out_weights_13_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_13_2"/></StgValue>
</operation>

<operation id="390" st_id="70" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_3_12 = fmul float %dense_out_weights_13_2, %fully_connected_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="391" st_id="71" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %w_sum_12 = fadd float %w_sum_11, %tmp_3_11

]]></Node>
<StgValue><ssdm name="w_sum_12"/></StgValue>
</operation>

<operation id="392" st_id="71" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_3_12 = fmul float %dense_out_weights_13_2, %fully_connected_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="393" st_id="72" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %w_sum_13 = fadd float %w_sum_12, %tmp_3_12

]]></Node>
<StgValue><ssdm name="w_sum_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="394" st_id="73" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %w_sum_13 = fadd float %w_sum_12, %tmp_3_12

]]></Node>
<StgValue><ssdm name="w_sum_13"/></StgValue>
</operation>

<operation id="395" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %dense_out_weights_14_1 = getelementptr [10 x float]* @dense_out_weights_14, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_14_1"/></StgValue>
</operation>

<operation id="396" st_id="73" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4">
<![CDATA[
:59  %dense_out_weights_14_2 = load float* %dense_out_weights_14_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_14_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="397" st_id="74" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %w_sum_13 = fadd float %w_sum_12, %tmp_3_12

]]></Node>
<StgValue><ssdm name="w_sum_13"/></StgValue>
</operation>

<operation id="398" st_id="74" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4">
<![CDATA[
:59  %dense_out_weights_14_2 = load float* %dense_out_weights_14_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_14_2"/></StgValue>
</operation>

<operation id="399" st_id="74" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_3_13 = fmul float %dense_out_weights_14_2, %fully_connected_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="400" st_id="75" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %w_sum_13 = fadd float %w_sum_12, %tmp_3_12

]]></Node>
<StgValue><ssdm name="w_sum_13"/></StgValue>
</operation>

<operation id="401" st_id="75" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_3_13 = fmul float %dense_out_weights_14_2, %fully_connected_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="402" st_id="76" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %w_sum_14 = fadd float %w_sum_13, %tmp_3_13

]]></Node>
<StgValue><ssdm name="w_sum_14"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="403" st_id="77" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %w_sum_14 = fadd float %w_sum_13, %tmp_3_13

]]></Node>
<StgValue><ssdm name="w_sum_14"/></StgValue>
</operation>

<operation id="404" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %dense_out_weights_15_1 = getelementptr [10 x float]* @dense_out_weights_15, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_15_1"/></StgValue>
</operation>

<operation id="405" st_id="77" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
:63  %dense_out_weights_15_2 = load float* %dense_out_weights_15_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_15_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="406" st_id="78" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %w_sum_14 = fadd float %w_sum_13, %tmp_3_13

]]></Node>
<StgValue><ssdm name="w_sum_14"/></StgValue>
</operation>

<operation id="407" st_id="78" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
:63  %dense_out_weights_15_2 = load float* %dense_out_weights_15_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_15_2"/></StgValue>
</operation>

<operation id="408" st_id="78" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_3_14 = fmul float %dense_out_weights_15_2, %fully_connected_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="409" st_id="79" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %w_sum_14 = fadd float %w_sum_13, %tmp_3_13

]]></Node>
<StgValue><ssdm name="w_sum_14"/></StgValue>
</operation>

<operation id="410" st_id="79" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_3_14 = fmul float %dense_out_weights_15_2, %fully_connected_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="411" st_id="80" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %w_sum_15 = fadd float %w_sum_14, %tmp_3_14

]]></Node>
<StgValue><ssdm name="w_sum_15"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="412" st_id="81" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %w_sum_15 = fadd float %w_sum_14, %tmp_3_14

]]></Node>
<StgValue><ssdm name="w_sum_15"/></StgValue>
</operation>

<operation id="413" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %dense_out_weights_16_1 = getelementptr [10 x float]* @dense_out_weights_16, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_16_1"/></StgValue>
</operation>

<operation id="414" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="4">
<![CDATA[
:67  %dense_out_weights_16_2 = load float* %dense_out_weights_16_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_16_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="415" st_id="82" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %w_sum_15 = fadd float %w_sum_14, %tmp_3_14

]]></Node>
<StgValue><ssdm name="w_sum_15"/></StgValue>
</operation>

<operation id="416" st_id="82" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="4">
<![CDATA[
:67  %dense_out_weights_16_2 = load float* %dense_out_weights_16_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_16_2"/></StgValue>
</operation>

<operation id="417" st_id="82" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_3_15 = fmul float %dense_out_weights_16_2, %fully_connected_load_16

]]></Node>
<StgValue><ssdm name="tmp_3_15"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="418" st_id="83" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %w_sum_15 = fadd float %w_sum_14, %tmp_3_14

]]></Node>
<StgValue><ssdm name="w_sum_15"/></StgValue>
</operation>

<operation id="419" st_id="83" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_3_15 = fmul float %dense_out_weights_16_2, %fully_connected_load_16

]]></Node>
<StgValue><ssdm name="tmp_3_15"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="420" st_id="84" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %w_sum_16 = fadd float %w_sum_15, %tmp_3_15

]]></Node>
<StgValue><ssdm name="w_sum_16"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="421" st_id="85" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %w_sum_16 = fadd float %w_sum_15, %tmp_3_15

]]></Node>
<StgValue><ssdm name="w_sum_16"/></StgValue>
</operation>

<operation id="422" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %dense_out_weights_17_1 = getelementptr [10 x float]* @dense_out_weights_17, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_17_1"/></StgValue>
</operation>

<operation id="423" st_id="85" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
:71  %dense_out_weights_17_2 = load float* %dense_out_weights_17_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_17_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="424" st_id="86" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %w_sum_16 = fadd float %w_sum_15, %tmp_3_15

]]></Node>
<StgValue><ssdm name="w_sum_16"/></StgValue>
</operation>

<operation id="425" st_id="86" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
:71  %dense_out_weights_17_2 = load float* %dense_out_weights_17_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_17_2"/></StgValue>
</operation>

<operation id="426" st_id="86" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_3_16 = fmul float %dense_out_weights_17_2, %fully_connected_load_17

]]></Node>
<StgValue><ssdm name="tmp_3_16"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="427" st_id="87" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %w_sum_16 = fadd float %w_sum_15, %tmp_3_15

]]></Node>
<StgValue><ssdm name="w_sum_16"/></StgValue>
</operation>

<operation id="428" st_id="87" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_3_16 = fmul float %dense_out_weights_17_2, %fully_connected_load_17

]]></Node>
<StgValue><ssdm name="tmp_3_16"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="429" st_id="88" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %w_sum_17 = fadd float %w_sum_16, %tmp_3_16

]]></Node>
<StgValue><ssdm name="w_sum_17"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="430" st_id="89" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %w_sum_17 = fadd float %w_sum_16, %tmp_3_16

]]></Node>
<StgValue><ssdm name="w_sum_17"/></StgValue>
</operation>

<operation id="431" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %dense_out_weights_18_1 = getelementptr [10 x float]* @dense_out_weights_18, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_18_1"/></StgValue>
</operation>

<operation id="432" st_id="89" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
:75  %dense_out_weights_18_2 = load float* %dense_out_weights_18_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_18_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="433" st_id="90" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %w_sum_17 = fadd float %w_sum_16, %tmp_3_16

]]></Node>
<StgValue><ssdm name="w_sum_17"/></StgValue>
</operation>

<operation id="434" st_id="90" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
:75  %dense_out_weights_18_2 = load float* %dense_out_weights_18_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_18_2"/></StgValue>
</operation>

<operation id="435" st_id="90" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_3_17 = fmul float %dense_out_weights_18_2, %fully_connected_load_18

]]></Node>
<StgValue><ssdm name="tmp_3_17"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="436" st_id="91" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %w_sum_17 = fadd float %w_sum_16, %tmp_3_16

]]></Node>
<StgValue><ssdm name="w_sum_17"/></StgValue>
</operation>

<operation id="437" st_id="91" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_3_17 = fmul float %dense_out_weights_18_2, %fully_connected_load_18

]]></Node>
<StgValue><ssdm name="tmp_3_17"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="438" st_id="92" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %w_sum_18 = fadd float %w_sum_17, %tmp_3_17

]]></Node>
<StgValue><ssdm name="w_sum_18"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="439" st_id="93" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %w_sum_18 = fadd float %w_sum_17, %tmp_3_17

]]></Node>
<StgValue><ssdm name="w_sum_18"/></StgValue>
</operation>

<operation id="440" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %dense_out_weights_19_1 = getelementptr [10 x float]* @dense_out_weights_19, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_19_1"/></StgValue>
</operation>

<operation id="441" st_id="93" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="4">
<![CDATA[
:79  %dense_out_weights_19_2 = load float* %dense_out_weights_19_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_19_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="442" st_id="94" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %w_sum_18 = fadd float %w_sum_17, %tmp_3_17

]]></Node>
<StgValue><ssdm name="w_sum_18"/></StgValue>
</operation>

<operation id="443" st_id="94" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="4">
<![CDATA[
:79  %dense_out_weights_19_2 = load float* %dense_out_weights_19_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_19_2"/></StgValue>
</operation>

<operation id="444" st_id="94" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_3_18 = fmul float %dense_out_weights_19_2, %fully_connected_load_19

]]></Node>
<StgValue><ssdm name="tmp_3_18"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="445" st_id="95" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %w_sum_18 = fadd float %w_sum_17, %tmp_3_17

]]></Node>
<StgValue><ssdm name="w_sum_18"/></StgValue>
</operation>

<operation id="446" st_id="95" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_3_18 = fmul float %dense_out_weights_19_2, %fully_connected_load_19

]]></Node>
<StgValue><ssdm name="tmp_3_18"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="447" st_id="96" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %w_sum_19 = fadd float %w_sum_18, %tmp_3_18

]]></Node>
<StgValue><ssdm name="w_sum_19"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="448" st_id="97" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %w_sum_19 = fadd float %w_sum_18, %tmp_3_18

]]></Node>
<StgValue><ssdm name="w_sum_19"/></StgValue>
</operation>

<operation id="449" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %dense_out_weights_20_1 = getelementptr [10 x float]* @dense_out_weights_20, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_20_1"/></StgValue>
</operation>

<operation id="450" st_id="97" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="4">
<![CDATA[
:83  %dense_out_weights_20_2 = load float* %dense_out_weights_20_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_20_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="451" st_id="98" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %w_sum_19 = fadd float %w_sum_18, %tmp_3_18

]]></Node>
<StgValue><ssdm name="w_sum_19"/></StgValue>
</operation>

<operation id="452" st_id="98" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="4">
<![CDATA[
:83  %dense_out_weights_20_2 = load float* %dense_out_weights_20_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_20_2"/></StgValue>
</operation>

<operation id="453" st_id="98" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_3_19 = fmul float %dense_out_weights_20_2, %fully_connected_load_20

]]></Node>
<StgValue><ssdm name="tmp_3_19"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="454" st_id="99" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %w_sum_19 = fadd float %w_sum_18, %tmp_3_18

]]></Node>
<StgValue><ssdm name="w_sum_19"/></StgValue>
</operation>

<operation id="455" st_id="99" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_3_19 = fmul float %dense_out_weights_20_2, %fully_connected_load_20

]]></Node>
<StgValue><ssdm name="tmp_3_19"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="456" st_id="100" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %w_sum_20 = fadd float %w_sum_19, %tmp_3_19

]]></Node>
<StgValue><ssdm name="w_sum_20"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="457" st_id="101" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %w_sum_20 = fadd float %w_sum_19, %tmp_3_19

]]></Node>
<StgValue><ssdm name="w_sum_20"/></StgValue>
</operation>

<operation id="458" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %dense_out_weights_21_1 = getelementptr [10 x float]* @dense_out_weights_21, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_21_1"/></StgValue>
</operation>

<operation id="459" st_id="101" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="4">
<![CDATA[
:87  %dense_out_weights_21_2 = load float* %dense_out_weights_21_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_21_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="460" st_id="102" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %w_sum_20 = fadd float %w_sum_19, %tmp_3_19

]]></Node>
<StgValue><ssdm name="w_sum_20"/></StgValue>
</operation>

<operation id="461" st_id="102" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="4">
<![CDATA[
:87  %dense_out_weights_21_2 = load float* %dense_out_weights_21_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_21_2"/></StgValue>
</operation>

<operation id="462" st_id="102" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_3_20 = fmul float %dense_out_weights_21_2, %fully_connected_load_21

]]></Node>
<StgValue><ssdm name="tmp_3_20"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="463" st_id="103" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %w_sum_20 = fadd float %w_sum_19, %tmp_3_19

]]></Node>
<StgValue><ssdm name="w_sum_20"/></StgValue>
</operation>

<operation id="464" st_id="103" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_3_20 = fmul float %dense_out_weights_21_2, %fully_connected_load_21

]]></Node>
<StgValue><ssdm name="tmp_3_20"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="465" st_id="104" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %w_sum_21 = fadd float %w_sum_20, %tmp_3_20

]]></Node>
<StgValue><ssdm name="w_sum_21"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="466" st_id="105" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %w_sum_21 = fadd float %w_sum_20, %tmp_3_20

]]></Node>
<StgValue><ssdm name="w_sum_21"/></StgValue>
</operation>

<operation id="467" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %dense_out_weights_22_1 = getelementptr [10 x float]* @dense_out_weights_22, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_22_1"/></StgValue>
</operation>

<operation id="468" st_id="105" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
:91  %dense_out_weights_22_2 = load float* %dense_out_weights_22_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_22_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="469" st_id="106" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %w_sum_21 = fadd float %w_sum_20, %tmp_3_20

]]></Node>
<StgValue><ssdm name="w_sum_21"/></StgValue>
</operation>

<operation id="470" st_id="106" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
:91  %dense_out_weights_22_2 = load float* %dense_out_weights_22_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_22_2"/></StgValue>
</operation>

<operation id="471" st_id="106" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_3_21 = fmul float %dense_out_weights_22_2, %fully_connected_load_22

]]></Node>
<StgValue><ssdm name="tmp_3_21"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="472" st_id="107" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %w_sum_21 = fadd float %w_sum_20, %tmp_3_20

]]></Node>
<StgValue><ssdm name="w_sum_21"/></StgValue>
</operation>

<operation id="473" st_id="107" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_3_21 = fmul float %dense_out_weights_22_2, %fully_connected_load_22

]]></Node>
<StgValue><ssdm name="tmp_3_21"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="474" st_id="108" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %w_sum_22 = fadd float %w_sum_21, %tmp_3_21

]]></Node>
<StgValue><ssdm name="w_sum_22"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="475" st_id="109" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %w_sum_22 = fadd float %w_sum_21, %tmp_3_21

]]></Node>
<StgValue><ssdm name="w_sum_22"/></StgValue>
</operation>

<operation id="476" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %dense_out_weights_23_1 = getelementptr [10 x float]* @dense_out_weights_23, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_23_1"/></StgValue>
</operation>

<operation id="477" st_id="109" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="4">
<![CDATA[
:95  %dense_out_weights_23_2 = load float* %dense_out_weights_23_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_23_2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="478" st_id="110" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %w_sum_22 = fadd float %w_sum_21, %tmp_3_21

]]></Node>
<StgValue><ssdm name="w_sum_22"/></StgValue>
</operation>

<operation id="479" st_id="110" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="4">
<![CDATA[
:95  %dense_out_weights_23_2 = load float* %dense_out_weights_23_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_23_2"/></StgValue>
</operation>

<operation id="480" st_id="110" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_3_22 = fmul float %dense_out_weights_23_2, %fully_connected_load_23

]]></Node>
<StgValue><ssdm name="tmp_3_22"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="481" st_id="111" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %w_sum_22 = fadd float %w_sum_21, %tmp_3_21

]]></Node>
<StgValue><ssdm name="w_sum_22"/></StgValue>
</operation>

<operation id="482" st_id="111" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_3_22 = fmul float %dense_out_weights_23_2, %fully_connected_load_23

]]></Node>
<StgValue><ssdm name="tmp_3_22"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="483" st_id="112" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %w_sum_23 = fadd float %w_sum_22, %tmp_3_22

]]></Node>
<StgValue><ssdm name="w_sum_23"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="484" st_id="113" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %w_sum_23 = fadd float %w_sum_22, %tmp_3_22

]]></Node>
<StgValue><ssdm name="w_sum_23"/></StgValue>
</operation>

<operation id="485" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %dense_out_weights_24_1 = getelementptr [10 x float]* @dense_out_weights_24, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_24_1"/></StgValue>
</operation>

<operation id="486" st_id="113" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="4">
<![CDATA[
:99  %dense_out_weights_24_2 = load float* %dense_out_weights_24_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_24_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="487" st_id="114" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %w_sum_23 = fadd float %w_sum_22, %tmp_3_22

]]></Node>
<StgValue><ssdm name="w_sum_23"/></StgValue>
</operation>

<operation id="488" st_id="114" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="4">
<![CDATA[
:99  %dense_out_weights_24_2 = load float* %dense_out_weights_24_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_24_2"/></StgValue>
</operation>

<operation id="489" st_id="114" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_3_23 = fmul float %dense_out_weights_24_2, %fully_connected_load_24

]]></Node>
<StgValue><ssdm name="tmp_3_23"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="490" st_id="115" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %w_sum_23 = fadd float %w_sum_22, %tmp_3_22

]]></Node>
<StgValue><ssdm name="w_sum_23"/></StgValue>
</operation>

<operation id="491" st_id="115" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_3_23 = fmul float %dense_out_weights_24_2, %fully_connected_load_24

]]></Node>
<StgValue><ssdm name="tmp_3_23"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="492" st_id="116" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %w_sum_24 = fadd float %w_sum_23, %tmp_3_23

]]></Node>
<StgValue><ssdm name="w_sum_24"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="493" st_id="117" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %w_sum_24 = fadd float %w_sum_23, %tmp_3_23

]]></Node>
<StgValue><ssdm name="w_sum_24"/></StgValue>
</operation>

<operation id="494" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %dense_out_weights_25_1 = getelementptr [10 x float]* @dense_out_weights_25, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_25_1"/></StgValue>
</operation>

<operation id="495" st_id="117" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="4">
<![CDATA[
:103  %dense_out_weights_25_2 = load float* %dense_out_weights_25_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_25_2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="496" st_id="118" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %w_sum_24 = fadd float %w_sum_23, %tmp_3_23

]]></Node>
<StgValue><ssdm name="w_sum_24"/></StgValue>
</operation>

<operation id="497" st_id="118" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="4">
<![CDATA[
:103  %dense_out_weights_25_2 = load float* %dense_out_weights_25_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_25_2"/></StgValue>
</operation>

<operation id="498" st_id="118" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_3_24 = fmul float %dense_out_weights_25_2, %fully_connected_load_25

]]></Node>
<StgValue><ssdm name="tmp_3_24"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="499" st_id="119" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %w_sum_24 = fadd float %w_sum_23, %tmp_3_23

]]></Node>
<StgValue><ssdm name="w_sum_24"/></StgValue>
</operation>

<operation id="500" st_id="119" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_3_24 = fmul float %dense_out_weights_25_2, %fully_connected_load_25

]]></Node>
<StgValue><ssdm name="tmp_3_24"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="501" st_id="120" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %w_sum_25 = fadd float %w_sum_24, %tmp_3_24

]]></Node>
<StgValue><ssdm name="w_sum_25"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="502" st_id="121" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %w_sum_25 = fadd float %w_sum_24, %tmp_3_24

]]></Node>
<StgValue><ssdm name="w_sum_25"/></StgValue>
</operation>

<operation id="503" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %dense_out_weights_26_1 = getelementptr [10 x float]* @dense_out_weights_26, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_26_1"/></StgValue>
</operation>

<operation id="504" st_id="121" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="4">
<![CDATA[
:107  %dense_out_weights_26_2 = load float* %dense_out_weights_26_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_26_2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="505" st_id="122" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %w_sum_25 = fadd float %w_sum_24, %tmp_3_24

]]></Node>
<StgValue><ssdm name="w_sum_25"/></StgValue>
</operation>

<operation id="506" st_id="122" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="4">
<![CDATA[
:107  %dense_out_weights_26_2 = load float* %dense_out_weights_26_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_26_2"/></StgValue>
</operation>

<operation id="507" st_id="122" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %tmp_3_25 = fmul float %dense_out_weights_26_2, %fully_connected_load_26

]]></Node>
<StgValue><ssdm name="tmp_3_25"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="508" st_id="123" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %w_sum_25 = fadd float %w_sum_24, %tmp_3_24

]]></Node>
<StgValue><ssdm name="w_sum_25"/></StgValue>
</operation>

<operation id="509" st_id="123" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %tmp_3_25 = fmul float %dense_out_weights_26_2, %fully_connected_load_26

]]></Node>
<StgValue><ssdm name="tmp_3_25"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="510" st_id="124" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %w_sum_26 = fadd float %w_sum_25, %tmp_3_25

]]></Node>
<StgValue><ssdm name="w_sum_26"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="511" st_id="125" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %w_sum_26 = fadd float %w_sum_25, %tmp_3_25

]]></Node>
<StgValue><ssdm name="w_sum_26"/></StgValue>
</operation>

<operation id="512" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %dense_out_weights_27_1 = getelementptr [10 x float]* @dense_out_weights_27, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_27_1"/></StgValue>
</operation>

<operation id="513" st_id="125" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
:111  %dense_out_weights_27_2 = load float* %dense_out_weights_27_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_27_2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="514" st_id="126" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %w_sum_26 = fadd float %w_sum_25, %tmp_3_25

]]></Node>
<StgValue><ssdm name="w_sum_26"/></StgValue>
</operation>

<operation id="515" st_id="126" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
:111  %dense_out_weights_27_2 = load float* %dense_out_weights_27_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_27_2"/></StgValue>
</operation>

<operation id="516" st_id="126" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_3_26 = fmul float %dense_out_weights_27_2, %fully_connected_load_27

]]></Node>
<StgValue><ssdm name="tmp_3_26"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="517" st_id="127" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %w_sum_26 = fadd float %w_sum_25, %tmp_3_25

]]></Node>
<StgValue><ssdm name="w_sum_26"/></StgValue>
</operation>

<operation id="518" st_id="127" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_3_26 = fmul float %dense_out_weights_27_2, %fully_connected_load_27

]]></Node>
<StgValue><ssdm name="tmp_3_26"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="519" st_id="128" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %w_sum_27 = fadd float %w_sum_26, %tmp_3_26

]]></Node>
<StgValue><ssdm name="w_sum_27"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="520" st_id="129" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %w_sum_27 = fadd float %w_sum_26, %tmp_3_26

]]></Node>
<StgValue><ssdm name="w_sum_27"/></StgValue>
</operation>

<operation id="521" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %dense_out_weights_28_1 = getelementptr [10 x float]* @dense_out_weights_28, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_28_1"/></StgValue>
</operation>

<operation id="522" st_id="129" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="4">
<![CDATA[
:115  %dense_out_weights_28_2 = load float* %dense_out_weights_28_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_28_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="523" st_id="130" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %w_sum_27 = fadd float %w_sum_26, %tmp_3_26

]]></Node>
<StgValue><ssdm name="w_sum_27"/></StgValue>
</operation>

<operation id="524" st_id="130" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="4">
<![CDATA[
:115  %dense_out_weights_28_2 = load float* %dense_out_weights_28_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_28_2"/></StgValue>
</operation>

<operation id="525" st_id="130" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %tmp_3_27 = fmul float %dense_out_weights_28_2, %fully_connected_load_28

]]></Node>
<StgValue><ssdm name="tmp_3_27"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="526" st_id="131" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %w_sum_27 = fadd float %w_sum_26, %tmp_3_26

]]></Node>
<StgValue><ssdm name="w_sum_27"/></StgValue>
</operation>

<operation id="527" st_id="131" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %tmp_3_27 = fmul float %dense_out_weights_28_2, %fully_connected_load_28

]]></Node>
<StgValue><ssdm name="tmp_3_27"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="528" st_id="132" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %w_sum_28 = fadd float %w_sum_27, %tmp_3_27

]]></Node>
<StgValue><ssdm name="w_sum_28"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="529" st_id="133" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %w_sum_28 = fadd float %w_sum_27, %tmp_3_27

]]></Node>
<StgValue><ssdm name="w_sum_28"/></StgValue>
</operation>

<operation id="530" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %dense_out_weights_29_1 = getelementptr [10 x float]* @dense_out_weights_29, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_weights_29_1"/></StgValue>
</operation>

<operation id="531" st_id="133" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="4">
<![CDATA[
:119  %dense_out_weights_29_2 = load float* %dense_out_weights_29_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_29_2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="532" st_id="134" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %w_sum_28 = fadd float %w_sum_27, %tmp_3_27

]]></Node>
<StgValue><ssdm name="w_sum_28"/></StgValue>
</operation>

<operation id="533" st_id="134" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="4">
<![CDATA[
:119  %dense_out_weights_29_2 = load float* %dense_out_weights_29_1, align 4

]]></Node>
<StgValue><ssdm name="dense_out_weights_29_2"/></StgValue>
</operation>

<operation id="534" st_id="134" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_3_28 = fmul float %dense_out_weights_29_2, %fully_connected_load_29

]]></Node>
<StgValue><ssdm name="tmp_3_28"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="535" st_id="135" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %w_sum_28 = fadd float %w_sum_27, %tmp_3_27

]]></Node>
<StgValue><ssdm name="w_sum_28"/></StgValue>
</operation>

<operation id="536" st_id="135" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_3_28 = fmul float %dense_out_weights_29_2, %fully_connected_load_29

]]></Node>
<StgValue><ssdm name="tmp_3_28"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="537" st_id="136" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %w_sum_29 = fadd float %w_sum_28, %tmp_3_28

]]></Node>
<StgValue><ssdm name="w_sum_29"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="538" st_id="137" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %w_sum_29 = fadd float %w_sum_28, %tmp_3_28

]]></Node>
<StgValue><ssdm name="w_sum_29"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="539" st_id="138" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %w_sum_29 = fadd float %w_sum_28, %tmp_3_28

]]></Node>
<StgValue><ssdm name="w_sum_29"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="540" st_id="139" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %w_sum_29 = fadd float %w_sum_28, %tmp_3_28

]]></Node>
<StgValue><ssdm name="w_sum_29"/></StgValue>
</operation>

<operation id="541" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %dense_out_bias_addr = getelementptr inbounds [10 x float]* @dense_out_bias, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_out_bias_addr"/></StgValue>
</operation>

<operation id="542" st_id="139" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
:123  %dense_out_bias_load = load float* %dense_out_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_out_bias_load"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="543" st_id="140" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
:123  %dense_out_bias_load = load float* %dense_out_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_out_bias_load"/></StgValue>
</operation>

<operation id="544" st_id="140" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_2 = fadd float %w_sum_29, %dense_out_bias_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="545" st_id="141" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_2 = fadd float %w_sum_29, %dense_out_bias_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="546" st_id="142" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_2 = fadd float %w_sum_29, %dense_out_bias_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="547" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="548" st_id="143" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_2 = fadd float %w_sum_29, %dense_out_bias_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="549" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="dense_array_addr_1"/></StgValue>
</operation>

<operation id="550" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:126  store float %tmp_2, float* %dense_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="551" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:127  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="552" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1:0  %sum_0 = phi float [ %sum, %3 ], [ 0.000000e+00, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="sum_0"/></StgValue>
</operation>

<operation id="553" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:1  %i_0 = phi i4 [ %i, %3 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="554" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:2  %icmp_ln31 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="555" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="556" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:4  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="557" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln31, label %.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="558" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln33 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="559" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="dense_array_addr"/></StgValue>
</operation>

<operation id="560" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="4">
<![CDATA[
:3  %dense_array_load = load float* %dense_array_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load"/></StgValue>
</operation>

<operation id="561" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="562" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="4">
<![CDATA[
:3  %dense_array_load = load float* %dense_array_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load"/></StgValue>
</operation>

<operation id="563" st_id="145" stage="5" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp = call float @llvm.exp.f32(float %dense_array_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="564" st_id="146" stage="4" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp = call float @llvm.exp.f32(float %dense_array_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="565" st_id="147" stage="3" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp = call float @llvm.exp.f32(float %dense_array_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="566" st_id="148" stage="2" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp = call float @llvm.exp.f32(float %dense_array_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="567" st_id="149" stage="1" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp = call float @llvm.exp.f32(float %dense_array_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="568" st_id="150" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum = fadd float %sum_0, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="569" st_id="151" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum = fadd float %sum_0, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="570" st_id="152" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum = fadd float %sum_0, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="571" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="572" st_id="153" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum = fadd float %sum_0, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="573" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="574" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i4 [ %j, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="575" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln37 = icmp eq i4 %j_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="576" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="577" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="578" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln37, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="579" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln39 = zext i4 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="580" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="dense_array_addr_2"/></StgValue>
</operation>

<operation id="581" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="4">
<![CDATA[
:3  %dense_array_load_1 = load float* %dense_array_addr_2, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_1"/></StgValue>
</operation>

<operation id="582" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="583" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="4">
<![CDATA[
:3  %dense_array_load_1 = load float* %dense_array_addr_2, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_1"/></StgValue>
</operation>

<operation id="584" st_id="155" stage="5" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="585" st_id="156" stage="4" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="586" st_id="157" stage="3" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="587" st_id="158" stage="2" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="588" st_id="159" stage="1" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="589" st_id="160" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_6 = fdiv float %tmp_5, %sum_0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="590" st_id="161" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_6 = fdiv float %tmp_5, %sum_0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="591" st_id="162" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_6 = fdiv float %tmp_5, %sum_0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="592" st_id="163" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_6 = fdiv float %tmp_5, %sum_0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="593" st_id="164" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_6 = fdiv float %tmp_5, %sum_0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="594" st_id="165" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_6 = fdiv float %tmp_5, %sum_0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="595" st_id="166" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_6 = fdiv float %tmp_5, %sum_0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="596" st_id="167" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_6 = fdiv float %tmp_5, %sum_0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="597" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="598" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="prediction_addr"/></StgValue>
</operation>

<operation id="599" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store float %tmp_6, float* %prediction_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="600" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
