Running: B:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ben L/Ceng342Labs/Lab4/default_timer_testbench_isim_beh.exe -prj C:/Users/Ben L/Ceng342Labs/Lab4/default_timer_testbench_beh.prj work.default_timer_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ben L/Ceng342Labs/Lab4/stopwatch.vhd" into library work
Parsing VHDL file "C:/Users/Ben L/Ceng342Labs/Lab4/default_timer_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture if_arch of entity stopwatch [stopwatch_default]
Compiling architecture behavior of entity default_timer_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/Ben L/Ceng342Labs/Lab4/default_timer_testbench_isim_beh.exe
Fuse Memory Usage: 35852 KB
Fuse CPU Usage: 453 ms
