{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 20:48:04 2015 " "Info: Processing started: Sat Apr 18 20:48:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"skeleton\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_controller:vga_ins\|GridData:AccessGrid\|altsyncram:altsyncram_component\|altsyncram_n4r1:auto_generated\|ram_block1a0 " "Info: Atom \"vga_controller:vga_ins\|GridData:AccessGrid\|altsyncram:altsyncram_component\|altsyncram_n4r1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_controller:vga_ins\|GridData:AccessGrid\|altsyncram:altsyncram_component\|altsyncram_n4r1:auto_generated\|ram_block1a1 " "Info: Atom \"vga_controller:vga_ins\|GridData:AccessGrid\|altsyncram:altsyncram_component\|altsyncram_n4r1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_controller:vga_ins\|GridData:AccessGrid\|altsyncram:altsyncram_component\|altsyncram_n4r1:auto_generated\|ram_block1a2 " "Info: Atom \"vga_controller:vga_ins\|GridData:AccessGrid\|altsyncram:altsyncram_component\|altsyncram_n4r1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_controller:vga_ins\|GridData:AccessGrid\|altsyncram:altsyncram_component\|altsyncram_n4r1:auto_generated\|ram_block1a3 " "Info: Atom \"vga_controller:vga_ins\|GridData:AccessGrid\|altsyncram:altsyncram_component\|altsyncram_n4r1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "CLOCK2_50 PIN_AG14 " "Error: Can't place node \"CLOCK2_50\" -- illegal location assignment PIN_AG14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 10846 3016 4149 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_B\[4\] PIN_A11 " "Error: Can't place node \"VGA_B\[4\]\" -- illegal location assignment PIN_A11" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 10821 3016 4149 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_CLK PIN_A12 " "Error: Can't place node \"VGA_CLK\" -- illegal location assignment PIN_A12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 10860 3016 4149 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_G\[0\] PIN_G8 " "Error: Can't place node \"VGA_G\[0\]\" -- illegal location assignment PIN_G8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 10825 3016 4149 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_G\[2\] PIN_F8 " "Error: Can't place node \"VGA_G\[2\]\" -- illegal location assignment PIN_F8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 10827 3016 4149 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[1\] PIN_E11 " "Error: Can't place node \"VGA_R\[1\]\" -- illegal location assignment PIN_E11" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 10834 3016 4149 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[5\] PIN_J12 " "Error: Can't place node \"VGA_R\[5\]\" -- illegal location assignment PIN_J12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 10838 3016 4149 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[2\] PIN_N21 " "Error: Can't place node \"KEY\[2\]\" -- illegal location assignment PIN_N21" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { KEY[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 10843 3016 4149 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "CLOCK_50 PIN_Y2 " "Error: Can't place node \"CLOCK_50\" -- illegal location assignment PIN_Y2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 10845 3016 4149 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error: Can't fit design in device" {  } {  } 0 0 "Can't fit design in device" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 10 s 2 s Quartus II " "Error: Quartus II Fitter was unsuccessful. 10 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Error: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 18 20:48:13 2015 " "Error: Processing ended: Sat Apr 18 20:48:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Error: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Error: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
