{
    "metaDataVersion": "1.0.0",
    "category": "com.microchip.ide.project",
    "content": {
        "metaDataVersion": "1.1.0",
        "name": "com.microchip.mcu8.mplabx.project.pic18f47q10-cnano-clc-flipflop-mcc",
        "version": "1.0.4",
        "displayName": "Using CLCs to Create a Data Signal Modulato",
        "projectName": "pic18f47q10-cnano-clc-flipflop-mcc",
        "shortDescription": "This example shows an initialization of the CLC in the JK flip-flop with R mode and AND-OR mode, that enables the implementation of a Data Signal Modulator (DSM) with timings controlled from the CCP peripheral. The drivers for peripherals were generated using MCC.",
        "ide": {
            "name": "MPLAB X",
            "semverRange": ">=5.30.0"
        },
        "compiler": [
			{
				"name": "XC8",
				"semverRange": "^2.10.0"
			}
		],
        "dfp": {
            "name": "PIC18F-Q_DFP",
            "semverRange": "^1.3.89"
        },
        "configurator": {
            "name": "MCC",
            "semverRange": "^3.95.0"
        },
        "device": {
            "metaDataVersion": "1.0.0",
            "category": "com.microchip.portal.contentRef",
            "content": {
                "metaDataVersion": "1.0.0",
                "category": "com.microchip.device",
                "name": "PIC18F47Q10",
                "versionRange": "*"
            }
        },
        "author": "Microchip",
        "subcategories": [
            "Peripherals",
            [
               "Peripherals", "CLC"
            ]          			
        ],
        "peripherals": [
            "CLC"
        ],
        "keywords": [
            "Logic Function",
            "Data Signal Modulator",
            "JK Flip-Flop"		
        ],
		"additionalData": {
			"longDescription": {
				"metaDataVersion": "1.0.0",
				"category": "com.microchip.portal.fileRef",
				"content": {
					"metaDataVersion": "1.0.0",
					"fileName": "./README.md",
					"mimeType": "text/markdown"
				}
			}
		}
	}
}
