[VERILOG-AMS Module]
NAME = input_capa_bd 
SOURCE = /stud/users/promo14/hilaire/CBN/capa_entree/src/capa_entree_bd.vams 
LINE = 10
[Generics]
( slew_lower_threshold_pct   real   3.000000e-01 ) 
( slew_upper_threshold_pct   real   7.000000e-01 ) 
( input_threshold_pct   real   5.000000e-01 ) 
( output_threshold_pct   real   5.000000e-01 ) 
[Ports]
(PORT SIGNAL din  IN REAL)
(PORT SIGNAL din_cst  IN REAL)
(PORT SIGNAL tt_val  IN REAL)
(PORT SIGNAL capa_charge_val  IN REAL)
(PORT SIGNAL capa_test_val  IN REAL)
(PORT SIGNAL circuit_propagation_time  OUT REAL)
(PORT SIGNAL test_propagation_time  OUT REAL)
(PORT SIGNAL fin_test  IN STD_LOGIC)
