import logging
import os
from scripts.create_test_mask.create_test_common import *
from scripts.test_common_info import *
import re

instr = 'vfirst'
num_elem = 0


def generate_walking_data_seg_vpopc(f, vsew, vlen):
    # Generate walking ones
    n = 0
    if vsew == 8:
        data_width_prefix = "byte"
    elif vsew == 16:
        data_width_prefix = "hword"
    elif vsew == 32:
        data_width_prefix = "word"
    elif vsew == 64:
        data_width_prefix = "dword"
    for i in range(num_elem + 1):
        print("walking_dat_vpopc%d:"%n, file=f)
        print_data_width_prefix(f, 64)
        print("0b", end="", file=f)
        print(i * "0", end="", file=f)
        if i != num_elem:
            print("1", end="", file=f)
        print((num_elem - i - 1) * "0", end="", file=f)
        print("", file=f)
        for i in range( vlen//64 -1):
            print(".dword\t0x0", file=f)
        n = n + 1

    for j in range(num_elem + 1):
        print("walking_dat_vpopc%d:"%n, file=f)
        print_data_width_prefix(f, 64)
        print("0b", end="", file=f)
        print(j * "1", end="", file=f)
        if j != num_elem:
            print("0", end="", file=f)
        print((num_elem - j - 1) * "1", end="", file=f)
        print("", file=f)
        for i in range( vlen//64 -1):
            print(".dword\t0x0", file=f)
        n = n + 1


def generate_macros_vpopc(f, vsew):
    # generate the macro， 测试v1-v32源寄存器
    for i in range(1, 32):
        if i == 7 or i  == 16 or i == 3:
            continue
        print("#define TEST_VPOPC_OP_rs2_%d( testnum, inst, result, vm_addr ) \\\n\
            TEST_CASE_SCALAR_SETVSEW_AFTER(testnum, x14, result, \\\n\
                VSET_VSEW_4AVL \\\n\
                la  x2, vm_addr; \\\n\
                vle%d.v v%d, (x2); \\\n\
                inst x14, v%d; \\\n\
            )"%(i, vsew, i, i), file=f)
    
    for i in range(1, 32):
        if i == 7 or i  == 16 or i == 3:
            continue
        print("#define TEST_VPOPC_OP_rd_%d( testnum, inst, result, vm_addr ) \\\n\
            TEST_CASE_SCALAR_SETVSEW_AFTER(testnum, x%d, result, \\\n\
                VSET_VSEW_4AVL \\\n\
                la  x2, vm_addr; \\\n\
                vle%d.v v16, (x2); \\\n\
                inst x%d, v16; \\\n\
            )"%(i, i, vsew, i), file=f)



def generate_tests_vfirst(f, vlen, vsew, lmul):
    num_test = 1
    num_elem = int(vlen / vsew)
    vemul = int(vsew / vsew * lmul)
    if vemul == 0:
        vemul = 1
    #########################vfirst####################################################################################################
    print("  #-------------------------------------------------------------",file=f)
    print("  # vfirst tests",file=f)
    print("  #-------------------------------------------------------------",file=f)
    for i in range(0, 2 * num_elem + 2):
        print("TEST_VPOPC_OP( %d, vfirst.m, 5201314, walking_dat_vpopc%d );" % (num_test, i), file=f)
        num_test = num_test + 1

    #generate registers，覆盖不同寄存器
    print("  #-------------------------------------------------------------",file=f)
    print("  # vfirst Tests (different register)",file=f)
    print("  #-------------------------------------------------------------",file=f)
    print("  RVTEST_SIGBASE( x12,signature_x12_1)",file=f)

    for i in range(1, 32):
        # 7, 14 used in macro, 3 is TESTNUM, 31 is rd of vsetivli
        if i == 7 or i  == 16 or i == 3 or i == 31:
            continue
        # Ensure is_aligned(insn.rd(), vemul)
        if i % vemul != 0:
            continue
        print("TEST_VPOPC_OP_rd_%d( %d, vfirst.m, 5201314, walking_dat_vpopc%d );" % (i, num_test, (i % (2 * num_elem + 2))), file=f)
        num_test = num_test + 1
    print()
    for i in range(2, 32):
        if i == 7 or i  == 16 or i == 3 or i == 31:
            continue
        # Ensure is_aligned(insn.rd(), vemul)
        if i % vemul != 0:
            continue
        print("TEST_VPOPC_OP_rs2_%d( %d, vfirst.m, 5201314, walking_dat_vpopc%d );" % (i, num_test, (i % (2 * num_elem + 2))), file=f)
        num_test = num_test + 1



def print_ending_vfirst(vlen, vsew, f):
    # generate const information
    print("  RVTEST_SIGBASE( x20,signature_x20_2)\n\
        \n\
    TEST_VV_OP(32766, vadd.vv, 2, 1, 1)\n\
    TEST_PASSFAIL\n\
    #endif\n\
    \n\
    RVTEST_CODE_END\n\
    RVMODEL_HALT\n\
    \n\
    .data\n\
    RVTEST_DATA_BEGIN\n\
    \n\
    TEST_DATA\n\
    ", file=f)

    generate_walking_data_seg_vpopc(f, vsew, vlen)

    print("signature_x12_0:\n\
        .fill 0,4,0xdeadbeef\n\
    \n\
    \n\
    signature_x12_1:\n\
        .fill 32,4,0xdeadbeef\n\
    \n\
    \n\
    signature_x20_0:\n\
        .fill 512,4,0xdeadbeef\n\
    \n\
    \n\
    signature_x20_1:\n\
        .fill 512,4,0xdeadbeef\n\
    \n\
    \n\
    signature_x20_2:\n\
        .fill 376,4,0xdeadbeef\n\
    \n\
    #ifdef rvtest_mtrap_routine\n\
    \n\
    mtrap_sigptr:\n\
        .fill 128,4,0xdeadbeef\n\
    \n\
    #endif\n\
    \n\
    #ifdef rvtest_gpr_save\n\
    \n\
    gpr_save:\n\
        .fill 32*(XLEN/32),4,0xdeadbeef\n\
    \n\
    #endif\n\
    \n\
    RVTEST_DATA_END\n\
    ", file=f)


def create_empty_test_vfirst(xlen, vlen, vsew, lmul, vta, vma, output_dir):
    global num_elem
    num_elem = int(vlen / vsew)
    logging.info("Creating empty test for {}".format(instr))

    path = "%s/%s_empty.S" % (output_dir, instr)
    f = open(path, "w+")

    generate_macros_vpopc(f, vsew)

    # Common header files
    print_common_header(instr, f)

    generate_tests_vfirst(f, vlen, vsew, lmul)

    # Common const information
    print_ending_vfirst(vlen, vsew, f)

    f.close()

    logging.info(
        "Creating empty test for {}: finish in {}!".format(instr, path))

    return path
