library ieee; 
use ieee.std_logic_1164.all; 

entity 3bit_counter is 
port (
	internal_count : in std_logic bit_vector (3 downto 1);
	next_count : in std_logic bit_vector (3 downto 1);
	clk : in std_logic 
);
end entity 3bit_counter; 

architecture arch for 3bit_counter is 
begin
	process (clk) is 
	begin
		if reset == '1' then
			internal_count <= "000";
		end if ; 
		if rising_edge(clk) then
			
		end if; 
			
	
	end process; 

end architecture arch; 
