Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado_Application/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Memory_Data_Register
Compiling module xil_defaultlib.dff_en
Compiling module xil_defaultlib.register_default
Compiling module xil_defaultlib.demux_default
Compiling module xil_defaultlib.reg_file_default
Compiling module xil_defaultlib.ALU_Reg
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu_main
Compiling module xil_defaultlib.ALUOut_reg
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
