TimeQuest Timing Analyzer report for uart_control
Tue Mar 27 10:59:35 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; uart_control                                        ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; in_Clock                                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { in_Clock }                                          ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; in_Clock ; mypll|altpll_component|auto_generated|pll1|inclk[0] ; { mypll|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 199.04 MHz ; 199.04 MHz      ; mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 94.976 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; in_Clock                                          ; 9.894  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.701 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+--------+-----------------------------------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 94.976 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.942      ;
; 94.992 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.927      ;
; 94.993 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.926      ;
; 95.077 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[16]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 4.826      ;
; 95.102 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.817      ;
; 95.147 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.773      ;
; 95.149 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.770      ;
; 95.151 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 4.752      ;
; 95.168 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.751      ;
; 95.169 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.750      ;
; 95.214 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.705      ;
; 95.277 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[8]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.641      ;
; 95.287 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[3]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.633      ;
; 95.289 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[2]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.631      ;
; 95.289 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[7]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.631      ;
; 95.296 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.621      ;
; 95.312 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.606      ;
; 95.313 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.605      ;
; 95.333 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 4.590      ;
; 95.360 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.558      ;
; 95.360 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.557      ;
; 95.363 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 4.558      ;
; 95.365 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 4.556      ;
; 95.372 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.545      ;
; 95.376 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.542      ;
; 95.377 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.541      ;
; 95.388 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.530      ;
; 95.389 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.529      ;
; 95.401 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.517      ;
; 95.409 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.506      ;
; 95.422 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.496      ;
; 95.425 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.491      ;
; 95.426 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.490      ;
; 95.457 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[12]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.100     ; 4.441      ;
; 95.467 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.452      ;
; 95.469 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.449      ;
; 95.473 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.445      ;
; 95.482 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[9]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.436      ;
; 95.486 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.432      ;
; 95.488 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.430      ;
; 95.489 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.429      ;
; 95.494 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.424      ;
; 95.497 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[15]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.101     ; 4.400      ;
; 95.498 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[0]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.422      ;
; 95.498 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.420      ;
; 95.504 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[0]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 4.417      ;
; 95.528 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.388      ;
; 95.530 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[4]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.390      ;
; 95.531 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.388      ;
; 95.532 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[6]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.388      ;
; 95.533 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.385      ;
; 95.534 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.384      ;
; 95.535 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.381      ;
; 95.543 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.376      ;
; 95.544 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.373      ;
; 95.545 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.372      ;
; 95.545 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.373      ;
; 95.547 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.373      ;
; 95.552 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.366      ;
; 95.553 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.365      ;
; 95.558 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.362      ;
; 95.564 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.354      ;
; 95.565 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.353      ;
; 95.570 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[4]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.350      ;
; 95.570 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[5]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 4.350      ;
; 95.571 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[14]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.100     ; 4.327      ;
; 95.577 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.341      ;
; 95.579 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.339      ;
; 95.580 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.337      ;
; 95.582 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.334      ;
; 95.588 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.330      ;
; 95.590 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.328      ;
; 95.590 ; Data_Writer:writer|Addr[5]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.325      ;
; 95.597 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[8]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.320      ;
; 95.598 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.320      ;
; 95.601 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.315      ;
; 95.602 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.314      ;
; 95.606 ; Data_Writer:writer|Addr[5]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.310      ;
; 95.607 ; Data_Writer:writer|Addr[5]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.309      ;
; 95.607 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[3]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.312      ;
; 95.609 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[2]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.310      ;
; 95.609 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[7]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.310      ;
; 95.610 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.308      ;
; 95.616 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.301      ;
; 95.623 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.295      ;
; 95.637 ; Data_Writer:writer|Addr[0]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.279      ;
; 95.647 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.269      ;
; 95.652 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[16]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 4.271      ;
; 95.652 ; Data_retriever:retriever|addr[14] ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 4.271      ;
; 95.653 ; Data_Writer:writer|Addr[0]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.264      ;
; 95.654 ; Data_Writer:writer|Addr[0]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.263      ;
; 95.654 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.263      ;
; 95.661 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[8]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.256      ;
; 95.664 ; Data_Writer:writer|Addr[12]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.253      ;
; 95.671 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[3]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.248      ;
; 95.672 ; Data_Writer:writer|Addr[1]        ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.245      ;
; 95.673 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[8]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 4.244      ;
; 95.673 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[2]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.246      ;
; 95.673 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[7]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 4.246      ;
; 95.680 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[11]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.100     ; 4.218      ;
+--------+-----------------------------------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.402 ; uart_tx:transmitter|r_Tx_Active              ; uart_tx:transmitter|r_Tx_Active              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|o_Tx_Serial              ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_SM_Main.000            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Data_Writer:writer|fin                       ; Data_Writer:writer|fin                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Data_Writer:writer|Addr[4]                   ; Data_Writer:writer|Addr[4]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Data_Writer:writer|Addr[5]                   ; Data_Writer:writer|Addr[5]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:reciever|r_SM_Main.000               ; uart_rx:reciever|r_SM_Main.000               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Data_retriever:retriever|wen                 ; Data_retriever:retriever|wen                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|STATE.DONE          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|flag                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|STATE.TRANSMITTING  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|STATE.00            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[0]                   ; Data_Writer:writer|Addr[0]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[3]                   ; Data_Writer:writer|Addr[3]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.STORING             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[1]                   ; Data_Writer:writer|Addr[1]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[2]                   ; Data_Writer:writer|Addr[2]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[11]                  ; Data_Writer:writer|Addr[11]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[12]                  ; Data_Writer:writer|Addr[12]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[13]                  ; Data_Writer:writer|Addr[13]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[14]                  ; Data_Writer:writer|Addr[14]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[15]                  ; Data_Writer:writer|Addr[15]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[16]                  ; Data_Writer:writer|Addr[16]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[17]                  ; Data_Writer:writer|Addr[17]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[6]                   ; Data_Writer:writer|Addr[6]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[7]                   ; Data_Writer:writer|Addr[7]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[8]                   ; Data_Writer:writer|Addr[8]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[10]                  ; Data_Writer:writer|Addr[10]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|Addr[9]                   ; Data_Writer:writer|Addr[9]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Data_Writer:writer|flag                      ; Data_Writer:writer|flag                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_Rx_DV                     ; uart_rx:reciever|r_Rx_DV                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_Bit_Index[2]              ; uart_rx:reciever|r_Bit_Index[2]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:reciever|r_Bit_Index[1]              ; uart_rx:reciever|r_Bit_Index[1]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.431 ; uart_rx:reciever|r_Rx_Data_R                 ; uart_rx:reciever|r_Rx_Data                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.436 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.444 ; uart_rx:reciever|r_Bit_Index[1]              ; uart_rx:reciever|r_Bit_Index[2]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.710      ;
; 0.472 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_Bit_Index[1]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.474 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.741      ;
; 0.479 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.481 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[12]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.747      ;
; 0.483 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[14]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.749      ;
; 0.493 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|flag                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.759      ;
; 0.497 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|wen                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.763      ;
; 0.507 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|fin                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.773      ;
; 0.598 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.864      ;
; 0.609 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_Bit_Index[0]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.874      ;
; 0.642 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; uart_tx:transmitter|r_Clock_Count[1]         ; uart_tx:transmitter|r_Clock_Count[1]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; uart_tx:transmitter|r_Clock_Count[3]         ; uart_tx:transmitter|r_Clock_Count[3]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.911      ;
; 0.646 ; uart_tx:transmitter|r_Clock_Count[2]         ; uart_tx:transmitter|r_Clock_Count[2]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.914      ;
; 0.653 ; uart_tx:transmitter|r_Clock_Count[6]         ; uart_tx:transmitter|r_Clock_Count[6]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.921      ;
; 0.653 ; uart_rx:reciever|r_Clock_Count[2]            ; uart_rx:reciever|r_Clock_Count[2]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; uart_tx:transmitter|r_Clock_Count[0]         ; uart_tx:transmitter|r_Clock_Count[0]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; uart_tx:transmitter|r_Clock_Count[4]         ; uart_tx:transmitter|r_Clock_Count[4]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; uart_rx:reciever|r_Clock_Count[3]            ; uart_rx:reciever|r_Clock_Count[3]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.656 ; uart_tx:transmitter|r_Clock_Count[5]         ; uart_tx:transmitter|r_Clock_Count[5]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.924      ;
; 0.668 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|fin                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.669 ; uart_rx:reciever|r_Clock_Count[5]            ; uart_rx:reciever|r_Clock_Count[5]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.670 ; uart_rx:reciever|r_Clock_Count[0]            ; uart_rx:reciever|r_Clock_Count[0]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.671 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[4]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.671 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.672 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[6]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.679 ; uart_rx:reciever|r_Clock_Count[4]            ; uart_rx:reciever|r_Clock_Count[4]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.679 ; uart_rx:reciever|r_Clock_Count[6]            ; uart_rx:reciever|r_Clock_Count[6]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.682 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_Clock_Count[7]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.948      ;
; 0.687 ; uart_tx:transmitter|r_Clock_Count[7]         ; uart_tx:transmitter|r_Clock_Count[7]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.955      ;
; 0.690 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|wen                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.956      ;
; 0.697 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_Bit_Index[0]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.963      ;
; 0.709 ; uart_rx:reciever|r_Rx_Data                   ; uart_rx:reciever|r_SM_Main.000               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.713 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_Bit_Index[0]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.980      ;
; 0.715 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Tx_Active              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.982      ;
; 0.718 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[1]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.984      ;
; 0.729 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[2]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.996      ;
; 0.751 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[1]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.756 ; uart_tx:transmitter|r_Clock_Count[7]         ; uart_tx:transmitter|r_Bit_Index[0]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.023      ;
; 0.757 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[0]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.023      ;
; 0.770 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[13]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.771 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[15]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.790 ; Data_retriever:retriever|addr[15]            ; Data_retriever:retriever|addr[15]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.791 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_Bit_Index[1]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.791 ; uart_rx:reciever|r_Bit_Index[0]              ; uart_rx:reciever|r_Bit_Index[1]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.815 ; uart_rx:reciever|r_Bit_Index[0]              ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.819 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Bit_Index[0]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.822 ; uart_rx:reciever|r_Clock_Count[1]            ; uart_rx:reciever|r_Clock_Count[1]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.088      ;
; 0.826 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Bit_Index[2]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.093      ;
; 0.841 ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ; uart_tx:transmitter|r_SM_Main.000            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.842 ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.851 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|addr[0]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.117      ;
; 0.852 ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; uart_rx:reciever|r_SM_Main.000               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.121      ;
; 0.872 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[2]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.138      ;
; 0.882 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[6]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.147      ;
; 0.885 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[9]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.150      ;
; 0.890 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.00                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.156      ;
; 0.898 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[7]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.164      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'in_Clock'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.896  ; 9.896        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.917  ; 9.917        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.082 ; 10.082       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[16]            ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[17]            ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[4]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[5]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[6]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[7]             ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.00            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.DONE          ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.TRANSMITTING  ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[0]             ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[10]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[11]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[12]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[13]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[14]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[15]            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[1]             ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[2]             ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[3]             ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[8]             ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[9]             ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|fin                 ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|flag                ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|wen                 ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|o_Tx_Serial              ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[0]           ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[1]           ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[2]           ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[0]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[1]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[2]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[3]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[4]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[5]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[6]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[7]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.000            ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Active              ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Done                ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[10]                  ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[11]                  ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[16]                  ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[17]                  ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[3]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[6]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[8]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[9]                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                       ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|flag                      ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]            ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]            ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]            ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]            ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]            ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]            ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]            ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]            ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                   ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data_R                 ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000               ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[12]                  ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[13]                  ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[14]                  ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[15]                  ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.00                  ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.STORING             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                     ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[12]                  ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[13]                  ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[14]                  ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[15]                  ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                   ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                   ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.00                  ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.STORING             ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                       ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]              ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]              ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]              ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                     ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                   ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data_R                 ;
; 49.887 ; 50.075       ; 0.188          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; retrieve_image ; in_Clock   ; 6.866 ; 7.363 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 5.214 ; 5.700 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; retrieve_image ; in_Clock   ; -5.065 ; -5.517 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -4.348 ; -4.831 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; retrieve_done ; in_Clock   ; 4.438  ; 4.402  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 4.069  ; 4.045  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 11.073 ; 10.975 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 8.216  ; 8.132  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; retrieve_done ; in_Clock   ; 3.826  ; 3.789  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 3.469  ; 3.444  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 10.193 ; 10.097 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 7.448  ; 7.366  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 218.91 MHz ; 218.91 MHz      ; mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 95.432 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; in_Clock                                          ; 9.890  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.703 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 95.432 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.495      ;
; 95.451 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.477      ;
; 95.452 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.476      ;
; 95.533 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.395      ;
; 95.559 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[16]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 4.352      ;
; 95.568 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 4.343      ;
; 95.586 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.342      ;
; 95.586 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 4.343      ;
; 95.603 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 4.326      ;
; 95.603 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 4.326      ;
; 95.646 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 4.283      ;
; 95.692 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[8]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.235      ;
; 95.705 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[3]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.223      ;
; 95.706 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[2]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.222      ;
; 95.708 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[7]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.220      ;
; 95.713 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.213      ;
; 95.724 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 4.209      ;
; 95.724 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.203      ;
; 95.725 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.202      ;
; 95.770 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 4.161      ;
; 95.772 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 4.159      ;
; 95.775 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.152      ;
; 95.775 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.151      ;
; 95.786 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.140      ;
; 95.786 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.141      ;
; 95.787 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.140      ;
; 95.797 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.130      ;
; 95.798 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.129      ;
; 95.806 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.121      ;
; 95.819 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 4.106      ;
; 95.830 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.096      ;
; 95.831 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.095      ;
; 95.859 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.068      ;
; 95.859 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.069      ;
; 95.868 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.059      ;
; 95.872 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.056      ;
; 95.876 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.052      ;
; 95.876 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.052      ;
; 95.879 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.048      ;
; 95.882 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[15]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 4.022      ;
; 95.893 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[12]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 4.012      ;
; 95.899 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[0]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.029      ;
; 95.905 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[9]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.022      ;
; 95.912 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.014      ;
; 95.919 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.009      ;
; 95.921 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.006      ;
; 95.921 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 4.007      ;
; 95.928 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[4]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 4.001      ;
; 95.928 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[5]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 4.001      ;
; 95.930 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.996      ;
; 95.932 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.995      ;
; 95.932 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.996      ;
; 95.935 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[4]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 3.995      ;
; 95.936 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.992      ;
; 95.937 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[6]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 3.993      ;
; 95.938 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.989      ;
; 95.938 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.990      ;
; 95.938 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.990      ;
; 95.941 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.986      ;
; 95.942 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.985      ;
; 95.948 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[0]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.983      ;
; 95.949 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.979      ;
; 95.949 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.979      ;
; 95.965 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.961      ;
; 95.965 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.962      ;
; 95.965 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[8]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.961      ;
; 95.973 ; Data_Writer:writer|Addr[5]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.952      ;
; 95.978 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[3]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.949      ;
; 95.979 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[2]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.948      ;
; 95.981 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[7]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.946      ;
; 95.981 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.947      ;
; 95.982 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.945      ;
; 95.982 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.945      ;
; 95.984 ; Data_Writer:writer|Addr[5]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.942      ;
; 95.985 ; Data_Writer:writer|Addr[5]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.941      ;
; 95.992 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[16]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.941      ;
; 95.992 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.936      ;
; 96.012 ; Data_retriever:retriever|addr[14] ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.921      ;
; 96.014 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[14]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 3.891      ;
; 96.015 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.914      ;
; 96.019 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.910      ;
; 96.019 ; Data_Writer:writer|Addr[0]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.907      ;
; 96.023 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.903      ;
; 96.023 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.904      ;
; 96.025 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.902      ;
; 96.027 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.900      ;
; 96.027 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[8]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.899      ;
; 96.028 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[11]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 3.877      ;
; 96.029 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.898      ;
; 96.029 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.899      ;
; 96.030 ; Data_Writer:writer|Addr[0]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.897      ;
; 96.031 ; Data_Writer:writer|Addr[0]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.896      ;
; 96.038 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.889      ;
; 96.038 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[8]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.888      ;
; 96.040 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.887      ;
; 96.040 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[3]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.887      ;
; 96.041 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[2]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.886      ;
; 96.043 ; Data_Writer:writer|Addr[2]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.883      ;
; 96.043 ; Data_Writer:writer|Addr[12]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.883      ;
; 96.043 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[7]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.884      ;
+--------+-----------------------------------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.353 ; uart_tx:transmitter|r_Tx_Active              ; uart_tx:transmitter|r_Tx_Active              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|o_Tx_Serial              ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_SM_Main.000            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Data_retriever:retriever|wen                 ; Data_retriever:retriever|wen                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|STATE.DONE          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|flag                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|STATE.TRANSMITTING  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|STATE.00            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|fin                       ; Data_Writer:writer|fin                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[0]                   ; Data_Writer:writer|Addr[0]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[3]                   ; Data_Writer:writer|Addr[3]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[1]                   ; Data_Writer:writer|Addr[1]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[2]                   ; Data_Writer:writer|Addr[2]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[11]                  ; Data_Writer:writer|Addr[11]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[16]                  ; Data_Writer:writer|Addr[16]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[17]                  ; Data_Writer:writer|Addr[17]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[4]                   ; Data_Writer:writer|Addr[4]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[5]                   ; Data_Writer:writer|Addr[5]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[6]                   ; Data_Writer:writer|Addr[6]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[7]                   ; Data_Writer:writer|Addr[7]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[8]                   ; Data_Writer:writer|Addr[8]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[10]                  ; Data_Writer:writer|Addr[10]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|Addr[9]                   ; Data_Writer:writer|Addr[9]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Data_Writer:writer|flag                      ; Data_Writer:writer|flag                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_SM_Main.000               ; uart_rx:reciever|r_SM_Main.000               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_Bit_Index[2]              ; uart_rx:reciever|r_Bit_Index[2]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:reciever|r_Bit_Index[1]              ; uart_rx:reciever|r_Bit_Index[1]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.STORING             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_Writer:writer|Addr[12]                  ; Data_Writer:writer|Addr[12]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_Writer:writer|Addr[13]                  ; Data_Writer:writer|Addr[13]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_Writer:writer|Addr[14]                  ; Data_Writer:writer|Addr[14]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Data_Writer:writer|Addr[15]                  ; Data_Writer:writer|Addr[15]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_rx:reciever|r_Rx_DV                     ; uart_rx:reciever|r_Rx_DV                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.398 ; uart_rx:reciever|r_Rx_Data_R                 ; uart_rx:reciever|r_Rx_Data                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.402 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; uart_rx:reciever|r_Bit_Index[1]              ; uart_rx:reciever|r_Bit_Index[2]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.429 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.673      ;
; 0.431 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_Bit_Index[1]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.675      ;
; 0.435 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[12]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.677      ;
; 0.437 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[14]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.679      ;
; 0.445 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|flag                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.688      ;
; 0.445 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.689      ;
; 0.449 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|wen                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.692      ;
; 0.466 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|fin                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.709      ;
; 0.551 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.793      ;
; 0.562 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_Bit_Index[0]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.804      ;
; 0.589 ; uart_tx:transmitter|r_Clock_Count[1]         ; uart_tx:transmitter|r_Clock_Count[1]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; uart_tx:transmitter|r_Clock_Count[3]         ; uart_tx:transmitter|r_Clock_Count[3]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.833      ;
; 0.591 ; uart_tx:transmitter|r_Clock_Count[2]         ; uart_tx:transmitter|r_Clock_Count[2]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.597 ; uart_tx:transmitter|r_Clock_Count[6]         ; uart_tx:transmitter|r_Clock_Count[6]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; uart_tx:transmitter|r_Clock_Count[4]         ; uart_tx:transmitter|r_Clock_Count[4]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; uart_rx:reciever|r_Clock_Count[2]            ; uart_rx:reciever|r_Clock_Count[2]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.840      ;
; 0.599 ; uart_tx:transmitter|r_Clock_Count[0]         ; uart_tx:transmitter|r_Clock_Count[0]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; uart_rx:reciever|r_Clock_Count[3]            ; uart_rx:reciever|r_Clock_Count[3]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; uart_tx:transmitter|r_Clock_Count[5]         ; uart_tx:transmitter|r_Clock_Count[5]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.612 ; uart_rx:reciever|r_Clock_Count[5]            ; uart_rx:reciever|r_Clock_Count[5]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.854      ;
; 0.613 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.857      ;
; 0.613 ; uart_rx:reciever|r_Clock_Count[0]            ; uart_rx:reciever|r_Clock_Count[0]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|fin                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.857      ;
; 0.620 ; uart_rx:reciever|r_Clock_Count[4]            ; uart_rx:reciever|r_Clock_Count[4]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.862      ;
; 0.621 ; uart_rx:reciever|r_Clock_Count[6]            ; uart_rx:reciever|r_Clock_Count[6]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.863      ;
; 0.624 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_Clock_Count[7]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.626 ; uart_tx:transmitter|r_Clock_Count[7]         ; uart_tx:transmitter|r_Clock_Count[7]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.627 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[4]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.628 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[6]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.870      ;
; 0.630 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|wen                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.636 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_Bit_Index[0]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.879      ;
; 0.648 ; uart_rx:reciever|r_Rx_Data                   ; uart_rx:reciever|r_SM_Main.000               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.651 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Tx_Active              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.656 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_Bit_Index[0]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.900      ;
; 0.656 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[1]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.899      ;
; 0.665 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[2]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.692 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[1]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.936      ;
; 0.693 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[0]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.699 ; uart_tx:transmitter|r_Clock_Count[7]         ; uart_tx:transmitter|r_Bit_Index[0]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.943      ;
; 0.703 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[13]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.945      ;
; 0.704 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[15]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.946      ;
; 0.712 ; uart_rx:reciever|r_Bit_Index[0]              ; uart_rx:reciever|r_Bit_Index[1]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.719 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_Bit_Index[1]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.729 ; Data_retriever:retriever|addr[15]            ; Data_retriever:retriever|addr[15]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.750 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Bit_Index[0]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.752 ; uart_rx:reciever|r_Bit_Index[0]              ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.762 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Bit_Index[2]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.764 ; uart_rx:reciever|r_Clock_Count[1]            ; uart_rx:reciever|r_Clock_Count[1]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.006      ;
; 0.780 ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ; uart_tx:transmitter|r_SM_Main.000            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.783 ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.027      ;
; 0.785 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|addr[0]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.028      ;
; 0.787 ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; uart_rx:reciever|r_SM_Main.000               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.032      ;
; 0.809 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|fin                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.052      ;
; 0.810 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[2]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.053      ;
; 0.817 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[6]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.058      ;
; 0.821 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[9]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.062      ;
; 0.830 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.00                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.072      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.890  ; 9.890        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.915  ; 9.915        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.065 ; 10.065       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[10]                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[11]                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[16]                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[17]                  ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[6]                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[8]                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[9]                   ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|flag                      ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[16]            ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[17]            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[12]                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[13]                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[14]                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[15]                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[3]                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.00                  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.STORING             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                       ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.00            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.DONE          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.TRANSMITTING  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[0]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[10]            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[11]            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[12]            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[13]            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[14]            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[15]            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[1]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[2]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[3]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[4]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[5]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[6]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[7]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[8]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[9]             ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|fin                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|flag                ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|wen                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                     ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                   ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data_R                 ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000               ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|o_Tx_Serial              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[0]           ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[1]           ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[2]           ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.000            ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Active              ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Done                ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]            ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[0]         ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[1]         ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[2]         ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[3]         ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[4]         ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[5]         ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[6]         ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[7]         ;
; 49.705 ; 49.923       ; 0.218          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                   ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                   ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                   ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[3]                   ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                   ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                   ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                   ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                       ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                   ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data_R                 ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000               ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[0]         ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[1]         ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[2]         ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[3]         ;
; 49.887 ; 50.073       ; 0.186          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[4]         ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; retrieve_image ; in_Clock   ; 6.112 ; 6.385 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 4.560 ; 4.908 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; retrieve_image ; in_Clock   ; -4.472 ; -4.746 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -3.794 ; -4.137 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+---------------+------------+--------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+-------+------------+---------------------------------------------------+
; retrieve_done ; in_Clock   ; 4.089  ; 4.035 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 3.739  ; 3.707 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 10.298 ; 9.968 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 7.611  ; 7.401 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; retrieve_done ; in_Clock   ; 3.526 ; 3.474 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 3.188 ; 3.155 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 9.484 ; 9.167 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 6.904 ; 6.702 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 97.453 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; in_Clock                                          ; 9.577  ; 0.000         ;
; mypll|altpll_component|auto_generated|pll1|clk[0] ; 49.774 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 97.453 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[16]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.479      ;
; 97.533 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.399      ;
; 97.537 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 2.409      ;
; 97.596 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.351      ;
; 97.596 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.351      ;
; 97.626 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.323      ;
; 97.630 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.318      ;
; 97.666 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.281      ;
; 97.668 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.279      ;
; 97.669 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.278      ;
; 97.677 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[12]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.251      ;
; 97.682 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.266      ;
; 97.683 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.265      ;
; 97.683 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.265      ;
; 97.690 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.253      ;
; 97.704 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[3]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.244      ;
; 97.705 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[2]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.243      ;
; 97.707 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[7]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.241      ;
; 97.715 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.233      ;
; 97.716 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[0]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.231      ;
; 97.720 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[15]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 2.207      ;
; 97.720 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[14]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.208      ;
; 97.728 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[8]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 2.218      ;
; 97.730 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[4]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 2.216      ;
; 97.730 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.214      ;
; 97.733 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[6]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 2.213      ;
; 97.733 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.214      ;
; 97.735 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.212      ;
; 97.738 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.206      ;
; 97.743 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.202      ;
; 97.751 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[4]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.198      ;
; 97.751 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[5]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.198      ;
; 97.757 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.187      ;
; 97.757 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.187      ;
; 97.759 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.184      ;
; 97.763 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.180      ;
; 97.763 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[13]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.182      ;
; 97.772 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.171      ;
; 97.773 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.172      ;
; 97.775 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.170      ;
; 97.775 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.170      ;
; 97.777 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.168      ;
; 97.778 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[16]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.171      ;
; 97.783 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.162      ;
; 97.796 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.148      ;
; 97.796 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.148      ;
; 97.797 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[0]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.151      ;
; 97.802 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.142      ;
; 97.802 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.142      ;
; 97.803 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.141      ;
; 97.803 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.141      ;
; 97.807 ; Data_retriever:retriever|addr[14] ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.142      ;
; 97.808 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.136      ;
; 97.810 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[2]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.137      ;
; 97.811 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.132      ;
; 97.813 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[1]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.134      ;
; 97.815 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[8]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.113      ;
; 97.816 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[5]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 2.130      ;
; 97.817 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[7]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 2.129      ;
; 97.823 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|addr[0]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.122      ;
; 97.825 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|addr[0]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.120      ;
; 97.825 ; Data_Writer:writer|Addr[2]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.119      ;
; 97.826 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[11]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.102      ;
; 97.832 ; Data_Writer:writer|Addr[6]        ; Data_Writer:writer|Addr[9]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 2.114      ;
; 97.832 ; Data_Writer:writer|Addr[0]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.112      ;
; 97.833 ; Data_Writer:writer|Addr[5]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.110      ;
; 97.834 ; Data_retriever:retriever|addr[7]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.114      ;
; 97.834 ; Data_Writer:writer|Addr[1]        ; Data_Writer:writer|Addr[6]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.110      ;
; 97.836 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.108      ;
; 97.837 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|addr[4]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.107      ;
; 97.838 ; Data_retriever:retriever|addr[6]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.110      ;
; 97.839 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|addr[4]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.105      ;
; 97.840 ; Data_retriever:retriever|addr[0]  ; Data_retriever:retriever|addr[6]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.104      ;
; 97.842 ; Data_retriever:retriever|addr[2]  ; Data_retriever:retriever|addr[6]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.102      ;
; 97.844 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.101      ;
; 97.846 ; Data_retriever:retriever|addr[4]  ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.102      ;
; 97.847 ; Data_retriever:retriever|addr[14] ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.100      ;
; 97.849 ; Data_retriever:retriever|addr[14] ; Data_retriever:retriever|STATE.DONE         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.098      ;
; 97.849 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.096      ;
; 97.850 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[12]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.095      ;
; 97.852 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.093      ;
; 97.855 ; Data_Writer:writer|Addr[1]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.090      ;
; 97.855 ; Data_Writer:writer|Addr[1]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.090      ;
; 97.856 ; Data_retriever:retriever|addr[12] ; Data_retriever:retriever|addr[17]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.093      ;
; 97.856 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.089      ;
; 97.857 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[3]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.088      ;
; 97.859 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[10]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.086      ;
; 97.860 ; Data_Writer:writer|Addr[1]        ; Data_Writer:writer|Addr[14]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 2.086      ;
; 97.864 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[17]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.081      ;
; 97.865 ; uart_tx:transmitter|r_Tx_Done     ; Data_retriever:retriever|addr[13]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 2.062      ;
; 97.865 ; Data_retriever:retriever|addr[3]  ; Data_retriever:retriever|addr[11]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.080      ;
; 97.865 ; Data_Writer:writer|Addr[7]        ; Data_Writer:writer|Addr[16]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.080      ;
; 97.865 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[1]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.080      ;
; 97.868 ; uart_rx:reciever|r_Rx_DV          ; Data_Writer:writer|Addr[15]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.077      ;
; 97.868 ; Data_Writer:writer|Addr[13]       ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.076      ;
; 97.871 ; Data_Writer:writer|Addr[4]        ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.073      ;
; 97.871 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[3]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.074      ;
; 97.871 ; Data_Writer:writer|Addr[14]       ; Data_Writer:writer|Addr[11]                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.073      ;
; 97.872 ; Data_Writer:writer|Addr[15]       ; Data_Writer:writer|Addr[2]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.073      ;
; 97.874 ; Data_retriever:retriever|addr[7]  ; Data_retriever:retriever|STATE.TRANSMITTING ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 2.072      ;
+--------+-----------------------------------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.180 ; uart_tx:transmitter|r_Tx_Active              ; uart_tx:transmitter|r_Tx_Active              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx:transmitter|o_Tx_Serial              ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_SM_Main.000            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Data_retriever:retriever|wen                 ; Data_retriever:retriever|wen                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|STATE.DONE          ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|flag                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|STATE.TRANSMITTING  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|STATE.00            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_Writer:writer|STATE.STORING             ; Data_Writer:writer|STATE.STORING             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_Writer:writer|Addr[12]                  ; Data_Writer:writer|Addr[12]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_Writer:writer|Addr[13]                  ; Data_Writer:writer|Addr[13]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_Writer:writer|Addr[14]                  ; Data_Writer:writer|Addr[14]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Data_Writer:writer|Addr[15]                  ; Data_Writer:writer|Addr[15]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Rx_DV                     ; uart_rx:reciever|r_Rx_DV                     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.000               ; uart_rx:reciever|r_SM_Main.000               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Bit_Index[2]              ; uart_rx:reciever|r_Bit_Index[2]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:reciever|r_Bit_Index[1]              ; uart_rx:reciever|r_Bit_Index[1]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Data_Writer:writer|fin                       ; Data_Writer:writer|fin                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[0]                   ; Data_Writer:writer|Addr[0]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[3]                   ; Data_Writer:writer|Addr[3]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[1]                   ; Data_Writer:writer|Addr[1]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[2]                   ; Data_Writer:writer|Addr[2]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[11]                  ; Data_Writer:writer|Addr[11]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[16]                  ; Data_Writer:writer|Addr[16]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[17]                  ; Data_Writer:writer|Addr[17]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[4]                   ; Data_Writer:writer|Addr[4]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[5]                   ; Data_Writer:writer|Addr[5]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[6]                   ; Data_Writer:writer|Addr[6]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[7]                   ; Data_Writer:writer|Addr[7]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[8]                   ; Data_Writer:writer|Addr[8]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[10]                  ; Data_Writer:writer|Addr[10]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|Addr[9]                   ; Data_Writer:writer|Addr[9]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Data_Writer:writer|flag                      ; Data_Writer:writer|flag                      ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.190 ; uart_rx:reciever|r_Rx_Data_R                 ; uart_rx:reciever|r_Rx_Data                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.319      ;
; 0.201 ; uart_rx:reciever|r_Bit_Index[1]              ; uart_rx:reciever|r_Bit_Index[2]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.217 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.344      ;
; 0.218 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_Bit_Index[1]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.345      ;
; 0.221 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.348      ;
; 0.226 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|flag                ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.352      ;
; 0.226 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[12]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.352      ;
; 0.228 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[14]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.354      ;
; 0.231 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|fin                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.357      ;
; 0.234 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|wen                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.360      ;
; 0.270 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_Bit_Index[0]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.395      ;
; 0.274 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.400      ;
; 0.278 ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.405      ;
; 0.293 ; uart_tx:transmitter|r_Clock_Count[1]         ; uart_tx:transmitter|r_Clock_Count[1]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; uart_tx:transmitter|r_Clock_Count[2]         ; uart_tx:transmitter|r_Clock_Count[2]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; uart_tx:transmitter|r_Clock_Count[3]         ; uart_tx:transmitter|r_Clock_Count[3]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.298 ; uart_tx:transmitter|r_Clock_Count[6]         ; uart_tx:transmitter|r_Clock_Count[6]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; uart_tx:transmitter|r_Clock_Count[0]         ; uart_tx:transmitter|r_Clock_Count[0]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; uart_rx:reciever|r_Clock_Count[3]            ; uart_rx:reciever|r_Clock_Count[3]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[4]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; uart_rx:reciever|r_Clock_Count[2]            ; uart_rx:reciever|r_Clock_Count[2]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; uart_tx:transmitter|r_Clock_Count[4]         ; uart_tx:transmitter|r_Clock_Count[4]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[6]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.303 ; uart_tx:transmitter|r_Clock_Count[5]         ; uart_tx:transmitter|r_Clock_Count[5]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; Data_retriever:retriever|flag                ; Data_retriever:retriever|fin                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; uart_rx:reciever|r_Clock_Count[0]            ; uart_rx:reciever|r_Clock_Count[0]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; uart_rx:reciever|r_Clock_Count[5]            ; uart_rx:reciever|r_Clock_Count[5]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.434      ;
; 0.310 ; uart_rx:reciever|r_Clock_Count[4]            ; uart_rx:reciever|r_Clock_Count[4]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.436      ;
; 0.312 ; uart_rx:reciever|r_Clock_Count[6]            ; uart_rx:reciever|r_Clock_Count[6]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.438      ;
; 0.314 ; uart_rx:reciever|r_Clock_Count[7]            ; uart_rx:reciever|r_Clock_Count[7]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.440      ;
; 0.317 ; uart_tx:transmitter|r_Clock_Count[7]         ; uart_tx:transmitter|r_Clock_Count[7]         ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.443      ;
; 0.317 ; Data_retriever:retriever|STATE.00            ; Data_retriever:retriever|wen                 ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.443      ;
; 0.325 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_Bit_Index[0]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.451      ;
; 0.326 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Tx_Active              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.453      ;
; 0.326 ; uart_rx:reciever|r_Rx_Data                   ; uart_rx:reciever|r_SM_Main.000               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.452      ;
; 0.329 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[1]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.455      ;
; 0.334 ; uart_tx:transmitter|r_Clock_Count[7]         ; uart_tx:transmitter|r_Bit_Index[0]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.460      ;
; 0.334 ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ; uart_tx:transmitter|r_Bit_Index[0]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.461      ;
; 0.335 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[1]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.462      ;
; 0.337 ; uart_tx:transmitter|r_Bit_Index[0]           ; uart_tx:transmitter|r_Bit_Index[2]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.464      ;
; 0.349 ; Data_retriever:retriever|addr[15]            ; Data_retriever:retriever|addr[15]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.475      ;
; 0.349 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[0]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.475      ;
; 0.354 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[13]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.480      ;
; 0.356 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[15]                  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.482      ;
; 0.357 ; uart_rx:reciever|r_Bit_Index[0]              ; uart_rx:reciever|r_Bit_Index[1]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.483      ;
; 0.363 ; uart_rx:reciever|r_Bit_Index[0]              ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.489      ;
; 0.367 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Bit_Index[2]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.494      ;
; 0.368 ; uart_rx:reciever|r_Clock_Count[1]            ; uart_rx:reciever|r_Clock_Count[1]            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.494      ;
; 0.369 ; uart_tx:transmitter|r_SM_Main.000            ; uart_tx:transmitter|r_Bit_Index[0]           ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.496      ;
; 0.370 ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ; uart_rx:reciever|r_Bit_Index[1]              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.496      ;
; 0.378 ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ; uart_rx:reciever|r_SM_Main.000               ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.508      ;
; 0.379 ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ; uart_tx:transmitter|o_Tx_Serial              ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.505      ;
; 0.379 ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ; uart_tx:transmitter|r_SM_Main.000            ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.505      ;
; 0.381 ; Data_retriever:retriever|STATE.DONE          ; Data_retriever:retriever|addr[0]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.507      ;
; 0.391 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[2]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.517      ;
; 0.398 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|fin                       ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.524      ;
; 0.398 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[6]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.521      ;
; 0.402 ; Data_Writer:writer|STATE.00                  ; Data_Writer:writer|Addr[9]                   ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.525      ;
; 0.407 ; Data_retriever:retriever|STATE.TRANSMITTING  ; Data_retriever:retriever|addr[7]             ; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.532      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'in_Clock'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.577  ; 9.577        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 9.626  ; 9.626        ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_Clock ; Rise       ; in_Clock~input|i                                            ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; in_Clock~input|o                                            ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.421 ; 10.421       ; 0.000          ; High Pulse Width ; in_Clock ; Rise       ; mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_Clock ; Rise       ; in_Clock                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[10]            ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[11]            ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[12]            ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[13]            ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[14]            ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[15]            ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[3]             ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[8]             ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[9]             ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|o_Tx_Serial              ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[0]           ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[1]           ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Bit_Index[2]           ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[0]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[1]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[2]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[3]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[4]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[5]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[6]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Clock_Count[7]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.000            ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_CLEANUP      ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_DATA_BITS ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_START_BIT ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_SM_Main.s_TX_STOP_BIT  ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Active              ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:transmitter|r_Tx_Done                ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[10]                  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[11]                  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[12]                  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[13]                  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[14]                  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[15]                  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[16]                  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[17]                  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[6]                   ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[8]                   ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[9]                   ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.00                  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|STATE.STORING             ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|flag                      ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.00            ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.DONE          ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|STATE.TRANSMITTING  ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[0]             ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[16]            ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[17]            ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[1]             ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[2]             ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[4]             ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[5]             ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[6]             ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|addr[7]             ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|fin                 ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|flag                ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_retriever:retriever|wen                 ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_DV                     ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                   ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                   ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                   ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[3]                   ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                   ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                   ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                   ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                       ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[0]              ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[1]              ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Bit_Index[2]              ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data                   ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Rx_Data_R                 ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.000               ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_DATA_BITS    ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_START_BIT    ;
; 49.777 ; 49.993       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_RX_STOP_BIT     ;
; 49.778 ; 49.994       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]            ;
; 49.778 ; 49.994       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]            ;
; 49.778 ; 49.994       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]            ;
; 49.778 ; 49.994       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]            ;
; 49.778 ; 49.994       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]            ;
; 49.778 ; 49.994       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]            ;
; 49.778 ; 49.994       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]            ;
; 49.778 ; 49.994       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]            ;
; 49.778 ; 49.994       ; 0.216          ; High Pulse Width ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_SM_Main.s_CLEANUP         ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[0]                   ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[1]                   ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[2]                   ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[3]                   ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[4]                   ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[5]                   ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|Addr[7]                   ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Data_Writer:writer|fin                       ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[0]            ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[1]            ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[2]            ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[3]            ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[4]            ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[5]            ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[6]            ;
; 49.820 ; 50.004       ; 0.184          ; Low Pulse Width  ; mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:reciever|r_Clock_Count[7]            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; retrieve_image ; in_Clock   ; 3.514 ; 4.288 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 2.747 ; 3.430 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; retrieve_image ; in_Clock   ; -2.646 ; -3.356 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -2.305 ; -2.983 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; retrieve_done ; in_Clock   ; 2.293 ; 2.362 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 2.086 ; 2.139 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 5.618 ; 6.121 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 4.171 ; 4.478 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; retrieve_done ; in_Clock   ; 1.973 ; 2.039 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 1.771 ; 1.822 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 5.162 ; 5.645 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 3.774 ; 4.068 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 94.976 ; 0.180 ; N/A      ; N/A     ; 9.577               ;
;  in_Clock                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.577               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0] ; 94.976 ; 0.180 ; N/A      ; N/A     ; 49.701              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  in_Clock                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; retrieve_image ; in_Clock   ; 6.866 ; 7.363 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; 5.214 ; 5.700 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; retrieve_image ; in_Clock   ; -2.646 ; -3.356 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; rx_serial      ; in_Clock   ; -2.305 ; -2.983 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+
; retrieve_done ; in_Clock   ; 4.438  ; 4.402  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 4.069  ; 4.045  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 11.073 ; 10.975 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 8.216  ; 8.132  ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; retrieve_done ; in_Clock   ; 1.973 ; 2.039 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_active     ; in_Clock   ; 1.771 ; 1.822 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; tx_serial     ; in_Clock   ; 5.162 ; 5.645 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
; write_done    ; in_Clock   ; 3.774 ; 4.068 ; Rise       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hex2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_done    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_serial     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; retrieve_done ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_active     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dram_addr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ram_mode                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_addr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; retrieve_image          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_Clock                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_serial               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hex2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; hex1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; hex1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; hex0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; hex0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hex0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; hex0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hex2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hex1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; hex1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; hex0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; hex0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hex0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; hex0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hex2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hex1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; hex1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; hex0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; hex0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hex0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; hex0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_done    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_serial     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; retrieve_done ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_active     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 2527     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; mypll|altpll_component|auto_generated|pll1|clk[0] ; mypll|altpll_component|auto_generated|pll1|clk[0] ; 2527     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Mar 27 10:59:27 2018
Info: Command: quartus_sta uart_control -c uart_control
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name in_Clock in_Clock
    Info (332110): create_generated_clock -source {mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {mypll|altpll_component|auto_generated|pll1|clk[0]} {mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 94.976
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.976               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.894               0.000 in_Clock 
    Info (332119):    49.701               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 95.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.432               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.890               0.000 in_Clock 
    Info (332119):    49.703               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 97.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.453               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.577               0.000 in_Clock 
    Info (332119):    49.774               0.000 mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 844 megabytes
    Info: Processing ended: Tue Mar 27 10:59:35 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:03


