Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun  8 14:48:38 2021
| Host         : LAPTOP-A067CLBD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Tetris_control_sets_placed.rpt
| Design       : Tetris
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           25 |
| Yes          | No                    | No                     |             351 |          253 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|     Clock Signal     |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_1_reg_n_0_BUFG  |                                |                                |                2 |              2 |         1.00 |
|  clock_100_IBUF_BUFG |                                | clk_1                          |                8 |             31 |         3.88 |
|  clk_1_reg_n_0_BUFG  |                                | V_counter_value_reg[0]_i_2_n_0 |                8 |             32 |         4.00 |
|  clk_1_reg_n_0_BUFG  | V_counter_value_reg[0]_i_2_n_0 | clear                          |                8 |             32 |         4.00 |
|  clock_100_IBUF_BUFG |                                | t_map[0]                       |                9 |             32 |         3.56 |
|  clock_100_IBUF_BUFG |                                |                                |               27 |             39 |         1.44 |
|  clock_100_IBUF_BUFG | t_map[0]                       |                                |              253 |            351 |         1.39 |
+----------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+


