# compile vhdl design source files
vhdl xil_defaultlib  \
"full_adder_tb_func_synth.vhd" \
"../../../../../project_1.srcs/sim_1/new/fulladder_tb.vhd" \

# Do not sort compile order
nosort
