#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b6a8fb6390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b6a8fb6520 .scope module, "PC_tb" "PC_tb" 3 3;
 .timescale -9 -12;
v000001b6a8f82bf0_0 .var "CLK", 0 0;
v000001b6a908bda0_0 .net "PC_OUT_tb", 4 0, v000001b6a908a5b0_0;  1 drivers
v000001b6a908be40_0 .var "RST", 0 0;
S_000001b6a8f82830 .scope module, "uut" "PC" 3 9, 4 3 0, S_000001b6a8fb6520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 5 "PC_OUT";
v000001b6a8f83190_0 .net "CLK", 0 0, v000001b6a8f82bf0_0;  1 drivers
v000001b6a908a5b0_0 .var "PC_OUT", 4 0;
v000001b6a8f82b50_0 .net "RST", 0 0, v000001b6a908be40_0;  1 drivers
E_000001b6a908c7c0 .event posedge, v000001b6a8f82b50_0, v000001b6a8f83190_0;
S_000001b6a8f829c0 .scope begin, "PC" "PC" 4 9, 4 9 0, S_000001b6a8f82830;
 .timescale -9 -12;
    .scope S_000001b6a8f82830;
T_0 ;
    %wait E_000001b6a908c7c0;
    %fork t_1, S_000001b6a8f829c0;
    %jmp t_0;
    .scope S_000001b6a8f829c0;
t_1 ;
    %load/vec4 v000001b6a8f82b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b6a908a5b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b6a908a5b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001b6a908a5b0_0, 0;
T_0.1 ;
    %end;
    .scope S_000001b6a8f82830;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b6a8fb6520;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001b6a8f82bf0_0;
    %inv;
    %store/vec4 v000001b6a8f82bf0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b6a8fb6520;
T_2 ;
    %vpi_call/w 3 18 "$display", "PC Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b6a8f82bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b6a908be40_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b6a908be40_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b6a8fb6520;
T_3 ;
    %vpi_call/w 3 28 "$dumpfile", "pc.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./verif/PC_tb.sv";
    "./src/PC.sv";
