<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z035ffg676-2" LaunchTime="1614349628">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="TOP.drc"/>
  <File Type="BG-BGN" Name="TOP.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="TOP.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="TOP.ltx"/>
  <File Type="BITSTR-MMI" Name="TOP.mmi"/>
  <File Type="BITSTR-BMM" Name="TOP_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="TOP.nky"/>
  <File Type="BITSTR-RBT" Name="TOP.rbt"/>
  <File Type="BITSTR-MSK" Name="TOP.msk"/>
  <File Type="BG-BIN" Name="TOP.bin"/>
  <File Type="BG-BIT" Name="TOP.bit"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="TOP_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="TOP_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="TOP_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="TOP_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="TOP_postroute_physopt.dcp"/>
  <File Type="ROUTE-CLK" Name="TOP_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="TOP_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="TOP_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="TOP_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="TOP_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="TOP_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="TOP_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="TOP_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="TOP_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="TOP_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="TOP_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="TOP_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="TOP_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="TOP_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="TOP_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="TOP_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="TOP_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="TOP_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="TOP_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="TOP_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="TOP_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="TOP_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="TOP_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="TOP_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="TOP_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="TOP_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="TOP_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="TOP_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="TOP_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="TOP_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="TOP_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="TOP_io_placed.rpt"/>
  <File Type="RDI-RDI" Name="TOP.vdi"/>
  <File Type="PWROPT-TIMING" Name="TOP_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="TOP_drc_pwropted.rpt"/>
  <File Type="OPT-TIMING" Name="TOP_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="TOP.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="TOP_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="TOP_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="TOP_opt.dcp"/>
  <File Type="INIT-TIMING" Name="TOP_timing_summary_init.rpt"/>
  <File Type="PWROPT-DCP" Name="TOP_pwropt.dcp"/>
  <File Type="REPORTS-TCL" Name="TOP_reports.tcl"/>
  <File Type="PLACE-DCP" Name="TOP_placed.dcp"/>
  <File Type="PA-TCL" Name="TOP.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/CCD231/CCD231.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.srcs/sources_1/bd/CCD231/CCD231.bd"/>
        <Attr Name="ImportTime" Val="1613209572"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/CCD231/hdl/CCD231_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.srcs/sources_1/bd/CCD231/hdl/CCD231_wrapper.v"/>
        <Attr Name="ImportTime" Val="1613209574"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/rtl/aq_axi_master.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v"/>
        <Attr Name="ImportTime" Val="1610443607"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/rtl/mem_test.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v"/>
        <Attr Name="ImportTime" Val="1610443607"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AD_Config_v2/spi4adc.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../WorkSpace/FPGA/HDL_Examples/VLog/01_spi/AD_Config_v2/spi4adc.v"/>
        <Attr Name="ImportTime" Val="1612589353"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/SPI_AD5628/spi_base.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../WorkSpace/FPGA/HDL_Examples/VLog/01_spi/SPI_AD5628/spi_base.v"/>
        <Attr Name="ImportTime" Val="1611624988"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.srcs/sources_1/new/top.v"/>
        <Attr Name="ImportTime" Val="1613209577"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/SPI_AD5628/clock_div.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../WorkSpace/FPGA/HDL_Examples/VLog/01_spi/SPI_AD5628/clock_div.v"/>
        <Attr Name="ImportTime" Val="1611628511"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="TOP"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/top.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../demo_SPI/demo_SPI.srcs/constrs_1/new/top.xdc"/>
        <Attr Name="ImportTime" Val="1610945592"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/gpio.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.srcs/constrs_1/new/gpio.xdc"/>
        <Attr Name="ImportTime" Val="1613209572"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/leds.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.srcs/constrs_1/new/leds.xdc"/>
        <Attr Name="ImportTime" Val="1613209572"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/new/top.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="CCD231_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ILA_LTC2271"/>
  <BlockFileSet Type="BlockSrcs" Name="CCD231_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="CCD231_rst_ps7_0_148M_1"/>
  <BlockFileSet Type="BlockSrcs" Name="CCD231_processing_system7_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="my_clk_generator"/>
</GenRun>
