<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p42" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_42{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_42{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_42{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_42{left:69px;bottom:1084px;}
#t5_42{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_42{left:69px;bottom:1061px;}
#t7_42{left:95px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_42{left:278px;bottom:1071px;}
#t9_42{left:294px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ta_42{left:69px;bottom:1038px;}
#tb_42{left:95px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tc_42{left:189px;bottom:1049px;}
#td_42{left:203px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#te_42{left:453px;bottom:1049px;}
#tf_42{left:468px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tg_42{left:633px;bottom:1049px;}
#th_42{left:648px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#ti_42{left:95px;bottom:1025px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tj_42{left:69px;bottom:999px;}
#tk_42{left:95px;bottom:1002px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tl_42{left:69px;bottom:944px;letter-spacing:0.14px;}
#tm_42{left:151px;bottom:944px;letter-spacing:0.15px;}
#tn_42{left:249px;bottom:944px;letter-spacing:0.15px;word-spacing:0.01px;}
#to_42{left:69px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_42{left:69px;bottom:903px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tq_42{left:69px;bottom:877px;}
#tr_42{left:95px;bottom:880px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#ts_42{left:69px;bottom:854px;}
#tt_42{left:95px;bottom:857px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tu_42{left:69px;bottom:831px;}
#tv_42{left:95px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_42{left:69px;bottom:808px;}
#tx_42{left:95px;bottom:811px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_42{left:69px;bottom:785px;}
#tz_42{left:95px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t10_42{left:69px;bottom:730px;letter-spacing:0.13px;}
#t11_42{left:151px;bottom:730px;letter-spacing:0.13px;word-spacing:0.01px;}
#t12_42{left:235px;bottom:730px;letter-spacing:0.15px;word-spacing:0.01px;}
#t13_42{left:69px;bottom:706px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t14_42{left:69px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_42{left:69px;bottom:663px;}
#t16_42{left:95px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_42{left:69px;bottom:640px;}
#t18_42{left:95px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_42{left:286px;bottom:650px;}
#t1a_42{left:301px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t1b_42{left:69px;bottom:617px;}
#t1c_42{left:95px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_42{left:69px;bottom:594px;}
#t1e_42{left:95px;bottom:597px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1f_42{left:69px;bottom:539px;letter-spacing:0.13px;}
#t1g_42{left:151px;bottom:539px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1h_42{left:395px;bottom:539px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1i_42{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_42{left:69px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1k_42{left:69px;bottom:472px;}
#t1l_42{left:95px;bottom:475px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1m_42{left:69px;bottom:449px;}
#t1n_42{left:95px;bottom:452px;letter-spacing:-0.27px;word-spacing:-0.29px;}
#t1o_42{left:69px;bottom:426px;}
#t1p_42{left:95px;bottom:429px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1q_42{left:69px;bottom:403px;}
#t1r_42{left:95px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1s_42{left:475px;bottom:413px;}
#t1t_42{left:490px;bottom:406px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1u_42{left:650px;bottom:413px;}
#t1v_42{left:665px;bottom:406px;letter-spacing:-0.14px;}
#t1w_42{left:713px;bottom:413px;letter-spacing:0.01px;}
#t1x_42{left:729px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1y_42{left:69px;bottom:380px;}
#t1z_42{left:95px;bottom:383px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t20_42{left:69px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t21_42{left:69px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t22_42{left:69px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t23_42{left:69px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t24_42{left:69px;bottom:235px;letter-spacing:0.13px;}
#t25_42{left:151px;bottom:235px;letter-spacing:0.14px;word-spacing:0.01px;}
#t26_42{left:378px;bottom:235px;letter-spacing:0.16px;}
#t27_42{left:69px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t28_42{left:69px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t29_42{left:69px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t2a_42{left:69px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2b_42{left:69px;bottom:128px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2c_42{left:69px;bottom:111px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_42{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_42{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_42{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_42{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_42{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_42{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts42" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg42Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg42" style="-webkit-user-select: none;"><object width="935" height="1210" data="42/42.svg" type="image/svg+xml" id="pdf42" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_42" class="t s1_42">2-6 </span><span id="t2_42" class="t s1_42">Vol. 1 </span>
<span id="t3_42" class="t s2_42">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_42" class="t s3_42">• </span><span id="t5_42" class="t s4_42">Up to eight cores per physical processor package. </span>
<span id="t6_42" class="t s3_42">• </span><span id="t7_42" class="t s4_42">Up to 24 MB inclusive Intel </span>
<span id="t8_42" class="t s5_42">® </span>
<span id="t9_42" class="t s4_42">Smart Cache. </span>
<span id="ta_42" class="t s3_42">• </span><span id="tb_42" class="t s4_42">Provides Intel </span>
<span id="tc_42" class="t s5_42">® </span>
<span id="td_42" class="t s4_42">Scalable Memory Interconnect (Intel </span>
<span id="te_42" class="t s5_42">® </span>
<span id="tf_42" class="t s4_42">SMI) channels with Intel </span>
<span id="tg_42" class="t s5_42">® </span>
<span id="th_42" class="t s4_42">7500 Scalable Memory Buffer </span>
<span id="ti_42" class="t s4_42">to connect to system memory. </span>
<span id="tj_42" class="t s3_42">• </span><span id="tk_42" class="t s4_42">Advanced RAS supporting software recoverable machine check architecture. </span>
<span id="tl_42" class="t s6_42">2.1.18 </span><span id="tm_42" class="t s6_42">2010 Intel® </span><span id="tn_42" class="t s6_42">Core™ Processor Family (2010) </span>
<span id="to_42" class="t s4_42">The 2010 Intel Core processor family spans Intel Core i7, i5, and i3 processors. These processors are based on </span>
<span id="tp_42" class="t s4_42">Westmere microarchitecture using 32 nm process technology. The features can include: </span>
<span id="tq_42" class="t s3_42">• </span><span id="tr_42" class="t s4_42">Deliver smart performance using Intel Hyper-Threading Technology plus Intel Turbo Boost Technology. </span>
<span id="ts_42" class="t s3_42">• </span><span id="tt_42" class="t s4_42">Enhanced Intel Smart Cache and integrated memory controller. </span>
<span id="tu_42" class="t s3_42">• </span><span id="tv_42" class="t s4_42">Intelligent power gating. </span>
<span id="tw_42" class="t s3_42">• </span><span id="tx_42" class="t s4_42">Repartitioned platform with on-die integration of 45 nm integrated graphics. </span>
<span id="ty_42" class="t s3_42">• </span><span id="tz_42" class="t s4_42">Range of instruction set support up to AESNI, PCLMULQDQ, SSE4.2 and SSE4.1. </span>
<span id="t10_42" class="t s6_42">2.1.19 </span><span id="t11_42" class="t s6_42">The Intel® </span><span id="t12_42" class="t s6_42">Xeon® Processor 5600 Series (2010) </span>
<span id="t13_42" class="t s4_42">The Intel Xeon processor 5600 series are based on Westmere microarchitecture using 32 nm process technology. </span>
<span id="t14_42" class="t s4_42">They support the same features described in Section 2.1.16, plus the following features: </span>
<span id="t15_42" class="t s3_42">• </span><span id="t16_42" class="t s4_42">Up to six cores per physical processor package. </span>
<span id="t17_42" class="t s3_42">• </span><span id="t18_42" class="t s4_42">Up to 12 MB enhanced Intel </span>
<span id="t19_42" class="t s5_42">® </span>
<span id="t1a_42" class="t s4_42">Smart Cache. </span>
<span id="t1b_42" class="t s3_42">• </span><span id="t1c_42" class="t s4_42">Support for AESNI, PCLMULQDQ, SSE4.2 and SSE4.1 instruction sets. </span>
<span id="t1d_42" class="t s3_42">• </span><span id="t1e_42" class="t s4_42">Flexible Intel Virtualization Technologies across processor and I/O. </span>
<span id="t1f_42" class="t s6_42">2.1.20 </span><span id="t1g_42" class="t s6_42">The Second Generation Intel® </span><span id="t1h_42" class="t s6_42">Core™ Processor Family (2011) </span>
<span id="t1i_42" class="t s4_42">The Second Generation Intel Core processor family spans Intel Core i7, i5, and i3 processors based on the Sandy </span>
<span id="t1j_42" class="t s4_42">Bridge microarchitecture. These processors are built from 32 nm process technology and have features including: </span>
<span id="t1k_42" class="t s3_42">• </span><span id="t1l_42" class="t s4_42">Intel Turbo Boost Technology for Intel Core i5 and i7 processors. </span>
<span id="t1m_42" class="t s3_42">• </span><span id="t1n_42" class="t s4_42">Intel Hyper-Threading Technology. </span>
<span id="t1o_42" class="t s3_42">• </span><span id="t1p_42" class="t s4_42">Enhanced Intel Smart Cache and integrated memory controller. </span>
<span id="t1q_42" class="t s3_42">• </span><span id="t1r_42" class="t s4_42">Processor graphics and built-in visual features like Intel </span>
<span id="t1s_42" class="t s5_42">® </span>
<span id="t1t_42" class="t s4_42">Quick Sync Video, Intel </span>
<span id="t1u_42" class="t s5_42">® </span>
<span id="t1v_42" class="t s4_42">Insider </span>
<span id="t1w_42" class="t s5_42">TM </span>
<span id="t1x_42" class="t s4_42">, etc. </span>
<span id="t1y_42" class="t s3_42">• </span><span id="t1z_42" class="t s4_42">Range of instruction set support up to AVX, AESNI, PCLMULQDQ, SSE4.2 and SSE4.1. </span>
<span id="t20_42" class="t s4_42">The Intel Xeon processor E3-1200 product family is also based on the Sandy Bridge microarchitecture. </span>
<span id="t21_42" class="t s4_42">The Intel Xeon processor E5-2400/1400 product families are based on the Sandy Bridge-EP microarchitecture. </span>
<span id="t22_42" class="t s4_42">The Intel Xeon processor E5-4600/2600/1600 product families are based on the Sandy Bridge-EP microarchitec- </span>
<span id="t23_42" class="t s4_42">ture and provide support for multiple sockets. </span>
<span id="t24_42" class="t s6_42">2.1.21 </span><span id="t25_42" class="t s6_42">The Third Generation Intel® </span><span id="t26_42" class="t s6_42">Core™ Processor Family (2012) </span>
<span id="t27_42" class="t s4_42">The Third Generation Intel Core processor family spans Intel Core i7, i5, and i3 processors based on the Ivy Bridge </span>
<span id="t28_42" class="t s4_42">microarchitecture. The Intel Xeon processor E7-8800/4800/2800 v2 product families and Intel Xeon processor E3- </span>
<span id="t29_42" class="t s4_42">1200 v2 product family are also based on the Ivy Bridge microarchitecture. </span>
<span id="t2a_42" class="t s4_42">The Intel Xeon processor E5-2400/1400 v2 product families are based on the Ivy Bridge-EP microarchitecture. </span>
<span id="t2b_42" class="t s4_42">The Intel Xeon processor E5-4600/2600/1600 v2 product families are based on the Ivy Bridge-EP microarchitec- </span>
<span id="t2c_42" class="t s4_42">ture and provide support for multiple sockets. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
