// Seed: 3956152997
module module_0 #(
    parameter id_1 = 32'd61,
    parameter id_2 = 32'd18,
    parameter id_5 = 32'd25,
    parameter id_6 = 32'd41
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire _id_6;
  output wire _id_5;
  output wire id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire _id_1;
  wire [id_2 : id_1] id_9;
  assign id_9 = id_8;
  assign id_9 = id_9;
  wire [id_1 : 1] id_10;
  logic [id_6 : id_5] id_11;
endmodule
module module_1 #(
    parameter id_0  = 32'd39,
    parameter id_10 = 32'd18,
    parameter id_20 = 32'd28
) (
    input wor _id_0,
    input supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    output logic id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    input supply0 id_9,
    output supply0 _id_10,
    input supply0 id_11,
    output wand id_12,
    input tri id_13,
    output tri0 id_14,
    input tri1 id_15,
    input tri1 id_16,
    input tri id_17
);
  parameter id_19 = 1;
  parameter id_20 = -1'b0;
  always @(id_9) begin : LABEL_0
    id_4 <= -1'b0;
  end
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_19,
      id_19,
      id_20,
      id_20,
      id_19,
      id_19
  );
  assign modCall_1.id_5 = 0;
  logic [-1 : 1] id_21[id_10 : id_20];
  wire [id_0 : -1] id_22 = 1;
endmodule
