<root versionMajor = "1" versionMinor = "5">
  <kernel name="stream_throughput" language="c" vlnv="xilinx.com:rtl:stream_throughput:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="128"/>
      <port name="s_axis_in" mode="read_only" dataWidth="512" portType="stream"/>
      <port name="m_axis_out" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x2C" dataWidth="32"/>
    </ports>
    <args>
      <arg id="0" name="stats_buf" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="void*"/>
      <arg id="1" name="num_samples" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x1C" size="0x4" type="unsigned int"/>
      <arg id="2" name="rate" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x24" size="0x4" type="unsigned int"/>
      <arg id="3" name="input_stream" addressQualifier="4" port="s_axis_in" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;ap_uint&lt;512&gt;&gt;&amp;"/>
      <arg id="4" name="output_stream" addressQualifier="4" port="m_axis_out" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;ap_uint&lt;512&gt;&gt;&amp;"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
