# Code for simulation only
Code in this category is not synthesizable, but meant to support simulation only.

## List of available cores
| TOP NAME | BRIEF DESCRIPTION | TARGET HDL | NOTES |
|-|-|-|-|
| [CLK_WIZARD](modules/sim/CLK_WIZARD.md) | A clock and reset generator | SystemVerilog | |

