$comment
	File created using the following command:
		vcd file bitwise.msim.vcd -direction
$end
$date
	Mon Apr 01 13:15:35 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Arena_bitwise_setLessThanSigned_vlg_vec_tst $end
$var reg 6 ! Arena_a_sltIN [5:0] $end
$var reg 6 " Arena_b_sltIN [5:0] $end
$var reg 1 # Arena_sltSelect $end
$var wire 1 $ Arena_result_sltOUT $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , LessThan0~0_combout $end
$var wire 1 - LessThan0~1_combout $end
$var wire 1 . LessThan0~3_combout $end
$var wire 1 / LessThan0~5_combout $end
$var wire 1 0 LessThan0~4_combout $end
$var wire 1 1 LessThan0~2_combout $end
$var wire 1 2 LessThan0~6_combout $end
$var wire 1 3 Arena_sltSelect~combout $end
$var wire 1 4 Arena_result_sltOUT$latch~combout $end
$var wire 1 5 Arena_a_sltIN~combout [5] $end
$var wire 1 6 Arena_a_sltIN~combout [4] $end
$var wire 1 7 Arena_a_sltIN~combout [3] $end
$var wire 1 8 Arena_a_sltIN~combout [2] $end
$var wire 1 9 Arena_a_sltIN~combout [1] $end
$var wire 1 : Arena_a_sltIN~combout [0] $end
$var wire 1 ; Arena_b_sltIN~combout [5] $end
$var wire 1 < Arena_b_sltIN~combout [4] $end
$var wire 1 = Arena_b_sltIN~combout [3] $end
$var wire 1 > Arena_b_sltIN~combout [2] $end
$var wire 1 ? Arena_b_sltIN~combout [1] $end
$var wire 1 @ Arena_b_sltIN~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b1 "
1#
0$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
11
02
13
04
0:
19
08
07
06
05
1@
0?
0>
0=
0<
0;
$end
#160000
