// Seed: 479724928
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    input tri   id_0,
    input tri1  id_1,
    input logic id_2
);
  reg   id_4;
  uwire id_5 = id_1;
  always begin
    id_4 <= #id_0 id_2;
    id_4 <= id_1 ** id_5;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_4, id_5, id_6;
  module_0();
  assign id_6 = id_6;
endmodule
