Source Block: oh/elink/dv/elink_e16_model.v@1770:1780@HdlIdDef
   wire [2*LW-1:0]	rdmesh_tran;		// From link_rxi_launcher of link_rxi_launcher.v
   wire [AW-1:0]	srcaddr_out;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire [AW-1:0]	srcaddr_reg;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire			wait_out;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire			write_out;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire			write_reg;		// From rde16_mesh_interface of e16_mesh_interface.v
   // End of automatics

   // #########
   // # WIRES
   // #########

Diff Content:
- 1775    wire			write_reg;		// From rde16_mesh_interface of e16_mesh_interface.v
+ 1775    reg [LW-1:0] tran_byte0;
+ 1775    reg [2:0] 	rxi_assemble_cnt;
+ 1775    reg [3:0] 	ctrlmode;
+ 1775    reg [AW-1:0] dstaddr_int;
+ 1775    reg [1:0] 	datamode;
+ 1775    reg 		write;
+ 1775    reg 		access;
+ 1775    reg [DW-1:0] data;
+ 1775    reg [AW-1:0] srcaddr;
+ 1775    reg 		rxi_cx_access;

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/elink_e16_model.v@3629:3639
   wire [AW-1:0]	srcaddr_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire [AW-1:0]	srcaddr_reg;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			tran_written_tlc;	// From link_txo_fifo of link_txo_fifo.v
   wire			wait_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			wr_fifo_full;		// From link_txo_fifo of link_txo_fifo.v
   wire			write_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			write_reg;		// From e16_mesh_interface of e16_mesh_interface.v
   // End of automatics

   //##################################
   //#    Interface with emesh

Clone Blocks 2:
oh/elink/dv/elink_e16_model.v@1769:1779
   wire			rdmesh_frame;		// From link_rxi_launcher of link_rxi_launcher.v
   wire [2*LW-1:0]	rdmesh_tran;		// From link_rxi_launcher of link_rxi_launcher.v
   wire [AW-1:0]	srcaddr_out;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire [AW-1:0]	srcaddr_reg;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire			wait_out;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire			write_out;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire			write_reg;		// From rde16_mesh_interface of e16_mesh_interface.v
   // End of automatics

   // #########
   // # WIRES

Clone Blocks 3:
oh/elink/dv/elink_e16_model.v@1768:1778
   wire [14*LW-1:0]	fifo_tran_out;		// From link_rxi_fifo of link_rxi_fifo.v
   wire			rdmesh_frame;		// From link_rxi_launcher of link_rxi_launcher.v
   wire [2*LW-1:0]	rdmesh_tran;		// From link_rxi_launcher of link_rxi_launcher.v
   wire [AW-1:0]	srcaddr_out;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire [AW-1:0]	srcaddr_reg;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire			wait_out;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire			write_out;		// From rde16_mesh_interface of e16_mesh_interface.v
   wire			write_reg;		// From rde16_mesh_interface of e16_mesh_interface.v
   // End of automatics

   // #########

