<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 11.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e
200 -xml system.twx system.ncd system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vsx95t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.66 2009-11-16, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr" dlyHyperLnks="t" ><twItemLimit>200</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO        TIMEGRP &quot;RAMS&quot; 10 ns; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twErrRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;epb_cs_n_IBUF&quot; MAXDELAY = 4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.634</twMaxNetDel></twConstHead></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/drdy_clk&quot; PERIOD =         3.9062 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/drdy_clk&quot; PERIOD =
        3.9062 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/drdy_clk&quot; PERIOD =         3.9062 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/drdy_clk&quot; PERIOD =
        3.9062 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/dcm_clk&quot; derived from  NET &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/drdy_clk&quot; PERIOD =        3.9062 ns HIGH 50%;  duty cycle corrected to 3.906 nS  HIGH 1.953 nS  </twConstName><twItemCnt>166267</twItemCnt><twErrCntSetup>18</twErrCntSetup><twErrCntEndPt>18</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>96512</twEndPtCnt><twPathErrCnt>92</twPathErrCnt><twMinPer>4.619</twMinPer></twConstHead><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.713</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.280</twTotPathDel><twClkSkew dest = "0.509" src = "0.813">0.304</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X86Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(2)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.538</twLogDel><twRouteDel>2.742</twRouteDel><twTotDel>4.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.612</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.179</twTotPathDel><twClkSkew dest = "0.509" src = "0.813">0.304</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X86Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi2</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.437</twLogDel><twRouteDel>2.742</twRouteDel><twTotDel>4.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.608</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>4.260</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y87.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(8)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11_rt</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_pulses_bram0_data_in&lt;28&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>2.021</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>4.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.563</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.139</twTotPathDel><twClkSkew dest = "0.509" src = "0.804">0.295</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(5)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>2.627</twRouteDel><twTotDel>4.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.534</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_7</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.253</twTotPathDel><twClkSkew dest = "0.509" src = "0.661">0.152</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_7</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(3)(10)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_7</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(3)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.528</twLogDel><twRouteDel>2.725</twRouteDel><twTotDel>4.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.525</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>4.177</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y87.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(8)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11_rt_pack_1</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_pulses_bram0_data_in&lt;28&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.943</twLogDel><twRouteDel>2.234</twRouteDel><twTotDel>4.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.521</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.107</twTotPathDel><twClkSkew dest = "0.509" src = "0.794">0.285</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(0)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>2.483</twRouteDel><twTotDel>4.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.519</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_13</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.216</twTotPathDel><twClkSkew dest = "0.509" src = "0.683">0.174</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_13</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/baseline_bdef484b59/delay5/srl_delay.synth_reg_srl_inst/z(11)(10)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_13</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(6)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.455</twLogDel><twRouteDel>2.761</twRouteDel><twTotDel>4.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.501</twSlack><twSrc BELType="FF">chan_512_packet_startAccumulator/chan_512_packet_startAccumulator/user_data_out_reg_0</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/avgiq_c754afce93/mux2/pipe_16_22_0</twDest><twTotPathDel>3.776</twTotPathDel><twClkSkew dest = "1.188" src = "1.784">0.596</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_512_packet_startAccumulator/chan_512_packet_startAccumulator/user_data_out_reg_0</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/avgiq_c754afce93/mux2/pipe_16_22_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_startAccumulator_user_data_out&lt;0&gt;</twComp><twBEL>chan_512_packet_startAccumulator/chan_512_packet_startAccumulator/user_data_out_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y61.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.317</twDelInfo><twComp>chan_512_packet_startAccumulator_user_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay1/srl_delay.synth_reg_srl_inst/z(14)(8)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/avgiq_c754afce93/mux2/unregy_join_6_11</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/avgiq_c754afce93/mux2/pipe_16_22_0</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>3.317</twRouteDel><twTotDel>3.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.497</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.064</twTotPathDel><twClkSkew dest = "0.509" src = "0.813">0.304</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X86Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(3)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>2.557</twRouteDel><twTotDel>4.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.488</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>4.140</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y87.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y87.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(8)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11_rt_pack_2</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_pulses_bram0_data_in&lt;28&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.912</twLogDel><twRouteDel>2.228</twRouteDel><twTotDel>4.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.487</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.073</twTotPathDel><twClkSkew dest = "0.509" src = "0.794">0.285</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(1)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.616</twLogDel><twRouteDel>2.457</twRouteDel><twTotDel>4.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.483</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.069</twTotPathDel><twClkSkew dest = "0.509" src = "0.794">0.285</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.586</twLogDel><twRouteDel>2.483</twRouteDel><twTotDel>4.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.477</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>4.129</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a201</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.821</twLogDel><twRouteDel>2.308</twRouteDel><twTotDel>4.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.472</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.048</twTotPathDel><twClkSkew dest = "0.509" src = "0.804">0.295</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi5</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>2.627</twRouteDel><twTotDel>4.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.470</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>4.122</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a211</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.813</twLogDel><twRouteDel>2.309</twRouteDel><twTotDel>4.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.465</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.175</twTotPathDel><twClkSkew dest = "0.509" src = "0.670">0.161</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(7)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.424</twLogDel><twRouteDel>2.751</twRouteDel><twTotDel>4.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.459</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>4.111</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y87.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(8)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_pulses_bram0_data_in&lt;28&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.959</twLogDel><twRouteDel>2.152</twRouteDel><twTotDel>4.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.456</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.032</twTotPathDel><twClkSkew dest = "0.509" src = "0.804">0.295</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(4)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.520</twLogDel><twRouteDel>2.512</twRouteDel><twTotDel>4.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.451</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_7</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.170</twTotPathDel><twClkSkew dest = "0.509" src = "0.661">0.152</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_7</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(3)(10)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_7</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi3</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.445</twLogDel><twRouteDel>2.725</twRouteDel><twTotDel>4.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.437</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew dest = "0.509" src = "0.804">0.295</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi4</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.501</twLogDel><twRouteDel>2.512</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.416</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_13</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.113</twTotPathDel><twClkSkew dest = "0.509" src = "0.683">0.174</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_13</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/baseline_bdef484b59/delay5/srl_delay.synth_reg_srl_inst/z(11)(10)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_13</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi6</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.352</twLogDel><twRouteDel>2.761</twRouteDel><twTotDel>4.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.400</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.126</twTotPathDel><twClkSkew dest = "0.509" src = "0.654">0.145</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X68Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(2)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>4.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.400</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.104</twTotPathDel><twClkSkew dest = "0.509" src = "0.676">0.167</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay13/srl_delay.synth_reg_srl_inst/z(5)(17)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(5)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>4.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.398</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.965</twTotPathDel><twClkSkew dest = "0.509" src = "0.813">0.304</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X86Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi3</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>2.557</twRouteDel><twTotDel>3.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.393</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_8</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.070</twTotPathDel><twClkSkew dest = "0.509" src = "0.703">0.194</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_8</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X72Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_snapPhase_bram_data_in&lt;26&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_8</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(4)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.541</twLogDel><twRouteDel>2.529</twRouteDel><twTotDel>4.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.382</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.092</twTotPathDel><twClkSkew dest = "0.509" src = "0.670">0.161</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_14</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi7</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.341</twLogDel><twRouteDel>2.751</twRouteDel><twTotDel>4.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.379</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>4.031</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>chan_512_packet_pulses_bram0_data_in&lt;28&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11_rt</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.925</twLogDel><twRouteDel>2.106</twRouteDel><twTotDel>4.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.378</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.964</twTotPathDel><twClkSkew dest = "0.509" src = "0.794">0.285</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi1</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>2.457</twRouteDel><twTotDel>3.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.369</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.936</twTotPathDel><twClkSkew dest = "0.509" src = "0.813">0.304</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X86Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(2)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.538</twLogDel><twRouteDel>2.398</twRouteDel><twTotDel>3.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.368</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>4.020</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>chan_512_packet_pulses_bram0_data_in&lt;28&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11_rt_pack_1</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>4.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.355</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_8</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.032</twTotPathDel><twClkSkew dest = "0.509" src = "0.703">0.194</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_8</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X72Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_snapPhase_bram_data_in&lt;26&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_8</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi4</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.503</twLogDel><twRouteDel>2.529</twRouteDel><twTotDel>4.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.349</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.916</twTotPathDel><twClkSkew dest = "0.509" src = "0.813">0.304</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X86Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(3)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>3.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.347</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.911</twTotPathDel><twClkSkew dest = "0.509" src = "0.816">0.307</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(12)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(6)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>2.477</twRouteDel><twTotDel>3.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.313</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.877</twTotPathDel><twClkSkew dest = "0.509" src = "0.816">0.307</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(7)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>2.474</twRouteDel><twTotDel>3.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.291</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.995</twTotPathDel><twClkSkew dest = "0.509" src = "0.676">0.167</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay13/srl_delay.synth_reg_srl_inst/z(5)(17)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi5</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.424</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>3.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.290</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.942</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_pulses_bram0_data_in&lt;28&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11_rt_pack_2</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>3.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.280</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>4.006</twTotPathDel><twClkSkew dest = "0.509" src = "0.654">0.145</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X68Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi2</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>4.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.268</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.835</twTotPathDel><twClkSkew dest = "0.509" src = "0.813">0.304</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X86Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi3</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.426</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>3.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.267</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.956</twTotPathDel><twClkSkew dest = "0.509" src = "0.691">0.182</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X72Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(5)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>3.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.263</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.915</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_pulses_bram0_data_in&lt;28&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11_rt_pack_3</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>2.107</twRouteDel><twTotDel>3.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.261</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.828</twTotPathDel><twClkSkew dest = "0.509" src = "0.813">0.304</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X86Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(7)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi2</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.430</twLogDel><twRouteDel>2.398</twRouteDel><twTotDel>3.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.254</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.906</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a51</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.717</twLogDel><twRouteDel>2.189</twRouteDel><twTotDel>3.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.250</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.814</twTotPathDel><twClkSkew dest = "0.509" src = "0.816">0.307</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(7)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>3.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.233</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_12</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.509" src = "0.676">0.167</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_12</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay13/srl_delay.synth_reg_srl_inst/z(5)(17)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_12</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(6)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.455</twLogDel><twRouteDel>2.482</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.227</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.791</twTotPathDel><twClkSkew dest = "0.509" src = "0.816">0.307</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(12)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi6</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>2.477</twRouteDel><twTotDel>3.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.216</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.868</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a81</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.600</twLogDel><twRouteDel>2.268</twRouteDel><twTotDel>3.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.214</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.778</twTotPathDel><twClkSkew dest = "0.509" src = "0.816">0.307</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi7</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.304</twLogDel><twRouteDel>2.474</twRouteDel><twTotDel>3.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.196</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.873</twTotPathDel><twClkSkew dest = "0.478" src = "0.672">0.194</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X72Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_2</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a31</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.735</twLogDel><twRouteDel>2.138</twRouteDel><twTotDel>3.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.189</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.765</twTotPathDel><twClkSkew dest = "0.509" src = "0.804">0.295</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(9)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(4)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.520</twLogDel><twRouteDel>2.245</twRouteDel><twTotDel>3.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.187</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.763</twTotPathDel><twClkSkew dest = "0.509" src = "0.804">0.295</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(10)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(5)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>2.251</twRouteDel><twTotDel>3.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.175</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.827</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a31</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.735</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>3.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.169</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].srl16_used.u1</twDest><twTotPathDel>3.459</twTotPathDel><twClkSkew dest = "1.357" src = "1.938">0.581</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].srl16_used.u1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_slr_q_net_x2(31)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y39.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.674</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_slr_q_net_x2(31)</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/force_im_output_port_net_x3(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].srl16_used.u1</twBEL></twPathDel><twLogDel>0.785</twLogDel><twRouteDel>2.674</twRouteDel><twTotDel>3.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.169</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.745</twTotPathDel><twClkSkew dest = "0.509" src = "0.804">0.295</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(9)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi4</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.500</twLogDel><twRouteDel>2.245</twRouteDel><twTotDel>3.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.168</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.857</twTotPathDel><twClkSkew dest = "0.509" src = "0.691">0.182</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X72Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_10</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi5</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>3.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.163</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_3</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.833</twTotPathDel><twClkSkew dest = "0.478" src = "0.679">0.201</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_3</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay21/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a41</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.704</twLogDel><twRouteDel>2.129</twRouteDel><twTotDel>3.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.163</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.727</twTotPathDel><twClkSkew dest = "0.509" src = "0.816">0.307</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi7</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.316</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>3.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.153</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.739</twTotPathDel><twClkSkew dest = "0.509" src = "0.794">0.285</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(0)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>2.115</twRouteDel><twTotDel>3.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.152</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.804</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a41</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.704</twLogDel><twRouteDel>2.100</twRouteDel><twTotDel>3.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.141</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.727</twTotPathDel><twClkSkew dest = "0.509" src = "0.794">0.285</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(1)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.616</twLogDel><twRouteDel>2.111</twRouteDel><twTotDel>3.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.135</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_9</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.812</twTotPathDel><twClkSkew dest = "0.509" src = "0.703">0.194</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_9</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X72Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_snapPhase_bram_data_in&lt;26&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_9</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(4)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.541</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>3.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.134</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.698</twTotPathDel><twClkSkew dest = "0.509" src = "0.816">0.307</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(13)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(6)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>2.264</twRouteDel><twTotDel>3.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.133</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.719</twTotPathDel><twClkSkew dest = "0.509" src = "0.794">0.285</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.604</twLogDel><twRouteDel>2.115</twRouteDel><twTotDel>3.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.125</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_12</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.829</twTotPathDel><twClkSkew dest = "0.509" src = "0.676">0.167</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_12</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay13/srl_delay.synth_reg_srl_inst/z(5)(17)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_12</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi6</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.347</twLogDel><twRouteDel>2.482</twRouteDel><twTotDel>3.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.110</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].srl16_used.u1</twDest><twTotPathDel>3.410</twTotPathDel><twClkSkew dest = "1.367" src = "1.938">0.571</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].srl16_used.u1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_slr_q_net_x2(31)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y39.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.625</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_slr_q_net_x2(30)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/force_im_output_port_net_x3(14)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].srl16_used.u1</twBEL></twPathDel><twLogDel>0.785</twLogDel><twRouteDel>2.625</twRouteDel><twTotDel>3.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.109</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.761</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a61</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.709</twLogDel><twRouteDel>2.052</twRouteDel><twTotDel>3.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.107</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_9</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.784</twTotPathDel><twClkSkew dest = "0.509" src = "0.703">0.194</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_9</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X72Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_snapPhase_bram_data_in&lt;26&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_9</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi4</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>3.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.104</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.756</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a71</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>2.125</twRouteDel><twTotDel>3.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.099</twSlack><twSrc BELType="RAM">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_11</twDest><twTotPathDel>3.959</twTotPathDel><twClkSkew dest = "0.899" src = "0.910">0.011</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y3.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y3.DOBDOL5</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y18.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_mem&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>chan_512_packet_DRAM_LUT_dram_MEM_CMD_Mem_Rd_Dout&lt;11&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_11</twBEL></twPathDel><twLogDel>2.182</twLogDel><twRouteDel>1.777</twRouteDel><twTotDel>3.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.098</twSlack><twSrc BELType="RAM">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_2</twDest><twTotPathDel>3.956</twTotPathDel><twClkSkew dest = "0.897" src = "0.910">0.013</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y3.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y3.DOBDOL1</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_mem&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>chan_512_packet_DRAM_LUT_dram_MEM_CMD_Mem_Rd_Dout&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_2</twBEL></twPathDel><twLogDel>2.184</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>3.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.097</twSlack><twSrc BELType="RAM">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_3</twDest><twTotPathDel>3.951</twTotPathDel><twClkSkew dest = "0.897" src = "0.914">0.017</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y3.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y3.DOBDOU1</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_mem&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>chan_512_packet_DRAM_LUT_dram_MEM_CMD_Mem_Rd_Dout&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_3</twBEL></twPathDel><twLogDel>2.182</twLogDel><twRouteDel>1.769</twRouteDel><twTotDel>3.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.096</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.672</twTotPathDel><twClkSkew dest = "0.509" src = "0.804">0.295</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(10)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi5</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>2.251</twRouteDel><twTotDel>3.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.092</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_5</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.721</twTotPathDel><twClkSkew dest = "0.478" src = "0.720">0.242</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_5</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X76Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X76Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_5</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a61</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.709</twLogDel><twRouteDel>2.012</twRouteDel><twTotDel>3.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.077</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_6</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.754</twTotPathDel><twClkSkew dest = "0.478" src = "0.672">0.194</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_6</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X72Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X72Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/addsub3/extra_reg_ce</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_6</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a71</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>2.123</twRouteDel><twTotDel>3.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.075</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_9</twSrc><twDest BELType="DSP">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twTotPathDel>3.333</twTotPathDel><twClkSkew dest = "1.306" src = "1.919">0.613</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_9</twSrc><twDest BELType='DSP'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_11</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X6Y18.A9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.627</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_9</twComp></twPathDel><twPathDel><twSite>DSP48_X6Y18.CLK</twSite><twDelType>Tdspdck_AA</twDelType><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.627</twRouteDel><twTotDel>3.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_11</twSrc><twDest BELType="DSP">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twTotPathDel>3.329</twTotPathDel><twClkSkew dest = "1.306" src = "1.919">0.613</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_11</twSrc><twDest BELType='DSP'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_11</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_11</twBEL></twPathDel><twPathDel><twSite>DSP48_X6Y18.A11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_11</twComp></twPathDel><twPathDel><twSite>DSP48_X6Y18.CLK</twSite><twDelType>Tdspdck_AA</twDelType><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.623</twRouteDel><twTotDel>3.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.071</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_4</twSrc><twDest BELType="DSP">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twTotPathDel>3.332</twTotPathDel><twClkSkew dest = "1.306" src = "1.916">0.610</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_4</twSrc><twDest BELType='DSP'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_7</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_4</twBEL></twPathDel><twPathDel><twSite>DSP48_X6Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.626</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_4</twComp></twPathDel><twPathDel><twSite>DSP48_X6Y18.CLK</twSite><twDelType>Tdspdck_AA</twDelType><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.626</twRouteDel><twTotDel>3.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.070</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_5</twSrc><twDest BELType="DSP">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twTotPathDel>3.331</twTotPathDel><twClkSkew dest = "1.306" src = "1.916">0.610</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_5</twSrc><twDest BELType='DSP'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_7</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X6Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.625</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_5</twComp></twPathDel><twPathDel><twSite>DSP48_X6Y18.CLK</twSite><twDelType>Tdspdck_AA</twDelType><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.625</twRouteDel><twTotDel>3.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.069</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_0</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.708</twTotPathDel><twClkSkew dest = "0.478" src = "0.710">0.232</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_0</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X76Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X76Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_1</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_12</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a201</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay22/op_mem_20_24_0_0</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_cy(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.821</twLogDel><twRouteDel>1.887</twRouteDel><twTotDel>3.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.057</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_15</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.754</twTotPathDel><twClkSkew dest = "0.509" src = "0.683">0.174</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_15</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/baseline_bdef484b59/delay5/srl_delay.synth_reg_srl_inst/z(11)(10)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_15</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(7)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.424</twLogDel><twRouteDel>2.330</twRouteDel><twTotDel>3.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.050</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.636</twTotPathDel><twClkSkew dest = "0.509" src = "0.794">0.285</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X85Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(3)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi1</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>2.111</twRouteDel><twTotDel>3.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.050</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_6</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.695</twTotPathDel><twClkSkew dest = "0.509" src = "0.735">0.226</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_6</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X76Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X76Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_snapPhase_bram_data_in&lt;20&gt;</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y93.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay14/op_mem_20_24_2_6</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y93.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(12)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lut(3)</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.528</twLogDel><twRouteDel>2.167</twRouteDel><twTotDel>3.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.034</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].srl16_used.u1</twDest><twTotPathDel>3.324</twTotPathDel><twClkSkew dest = "1.357" src = "1.938">0.581</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].srl16_used.u1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_slr_q_net_x2(31)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y39.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.539</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_slr_q_net_x2(28)</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/force_im_output_port_net_x3(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].srl16_used.u1</twBEL></twPathDel><twLogDel>0.785</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>3.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.032</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twTotPathDel>3.596</twTotPathDel><twClkSkew dest = "0.509" src = "0.816">0.307</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X86Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y94.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/single_port_ram_data_out_net(13)</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y94.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q(16)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_lutdi6</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/Mcompar_result_20_3_rel(0)_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/relational1/result_20_3_rel</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(1)(18)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/delay34/Mshreg_op_mem_20_24_0</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>2.264</twRouteDel><twTotDel>3.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.021</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_8</twSrc><twDest BELType="DSP">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twTotPathDel>3.279</twTotPathDel><twClkSkew dest = "1.306" src = "1.919">0.613</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_8</twSrc><twDest BELType='DSP'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_11</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X6Y18.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.573</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_8</twComp></twPathDel><twPathDel><twSite>DSP48_X6Y18.CLK</twSite><twDelType>Tdspdck_AA</twDelType><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.573</twRouteDel><twTotDel>3.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.021</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of1_e0ef98a73a/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of1_e0ef98a73a/convert/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[15].fde_used.u2</twDest><twTotPathDel>3.444</twTotPathDel><twClkSkew dest = "1.443" src = "1.891">0.448</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of1_e0ef98a73a/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of1_e0ef98a73a/convert/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[15].fde_used.u2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of1_e0ef98a73a/convert/convert/quantized_result_out(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of1_e0ef98a73a/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.992</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of1_e0ef98a73a/convert/convert/quantized_result_out(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/concat_y_net_x25(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of1_e0ef98a73a/convert/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[15].fde_used.u2</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>2.992</twRouteDel><twTotDel>3.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.018</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_8</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.706</twTotPathDel><twClkSkew dest = "0.478" src = "0.661">0.183</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_8</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(3)(10)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_8</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a91</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.549</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>3.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.011</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_7</twSrc><twDest BELType="DSP">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twTotPathDel>3.272</twTotPathDel><twClkSkew dest = "1.306" src = "1.916">0.610</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_7</twSrc><twDest BELType='DSP'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_7</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X6Y18.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.566</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/delay1/op_mem_20_24_0_7</twComp></twPathDel><twPathDel><twSite>DSP48_X6Y18.CLK</twSite><twDelType>Tdspdck_AA</twDelType><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/twiddle_general_4mult_0e528b6f87/mult2/Mmult_mult_46_56</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>3.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.010</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.662</twTotPathDel><twClkSkew dest = "0.478" src = "0.697">0.219</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X74Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay10/srl_delay.synth_reg_srl_inst/z(9)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_11</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a101</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>2.139</twRouteDel><twTotDel>3.662</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.010</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_9</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twTotPathDel>3.696</twTotPathDel><twClkSkew dest = "0.478" src = "0.663">0.185</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_9</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/delay20/srl_delay.synth_reg_srl_inst/z(7)(11)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/delay3/op_mem_20_24_2_9</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pulses_94d622d91c/delay45/op_mem_20_24_0_24</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Mmux_simp_addp_a101</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/Madd_s_i_xor(19)</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/sgned_input.cmp_divisor/twos_comp/s_i(19)</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/conv_phase_2e4f3dea5a/lpf_fir_i_f2e6226de4/delay12/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/capture_5e325a8551/parabfit_0464b58b72/divider_z_38/dv_gn_v3_0_805feca1bd9c061e_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/Mshreg_opt_has_pipe.first_q_19</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>2.173</twRouteDel><twTotDel>3.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.008</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].srl16_used.u1</twDest><twTotPathDel>3.298</twTotPathDel><twClkSkew dest = "1.357" src = "1.938">0.581</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].srl16_used.u1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_slr_q_net_x2(31)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_b_3f562ee9fb/delay_slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y39.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/delay_slr_q_net_x2(29)</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/force_im_output_port_net_x3(15)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/twiddle_general_4mult_2f695e14b6/delay0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].srl16_used.u1</twBEL></twPathDel><twLogDel>0.785</twLogDel><twRouteDel>2.513</twRouteDel><twTotDel>3.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.006</twSlack><twSrc BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of0_35ccab7c7e/convert/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[13].fde_used.u2</twSrc><twDest BELType="FF">chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_cplx_unscrambler_8d6fa2088c/barrel_switcher_6c0aa48107/mux21/pipe_16_22_0_31</twDest><twTotPathDel>3.402</twTotPathDel><twClkSkew dest = "1.450" src = "1.925">0.475</twClkSkew><twDelConst>3.906</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of0_35ccab7c7e/convert/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[13].fde_used.u2</twSrc><twDest BELType='FF'>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_cplx_unscrambler_8d6fa2088c/barrel_switcher_6c0aa48107/mux21/pipe_16_22_0_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/concat_y_net_x25(31)</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_8_adad90150e/butterfly_direct_2b8f46e622/convert_of0_35ccab7c7e/convert/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[13].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y20.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.924</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/concat_y_net_x25(31)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_cplx_unscrambler_8d6fa2088c/barrel_switcher_6c0aa48107/mux21/pipe_16_22_0_31</twComp><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_cplx_unscrambler_8d6fa2088c/barrel_switcher_6c0aa48107/mux21/unregy_join_6_1(31)1</twBEL><twBEL>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_cplx_unscrambler_8d6fa2088c/barrel_switcher_6c0aa48107/mux21/pipe_16_22_0_31</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>2.924</twRouteDel><twTotDel>3.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">adc1_clk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="196"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/dcm_clk&quot; derived from
 NET &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/drdy_clk&quot; PERIOD =        3.9062 ns HIGH 50%;
 duty cycle corrected to 3.906 nS  HIGH 1.953 nS 
</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="197" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.600</twMinPer></twConstHead><twPinLimitRpt anchorID="198"><twPinLimitBanner>Component Switching Limit Checks: TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="199" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_epb_clk = PERIOD TIMEGRP &quot;epb_clk&quot; 88 MHz HIGH 50%;</twConstName><twItemCnt>410153</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13517</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.327</twMinPer></twConstHead><twPinLimitRpt anchorID="200"><twPinLimitBanner>Component Switching Limit Checks: TS_epb_clk = PERIOD TIMEGRP &quot;epb_clk&quot; 88 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="201" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>432</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>432</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.179</twMaxDel></twConstHead></twConst><twConst anchorID="202" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>144</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>144</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.382</twMaxDel></twConstHead></twConst><twConst anchorID="203" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>311</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>311</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.984</twMaxDel></twConstHead></twConst><twConst anchorID="204" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; 10 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="205" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>45</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.924</twMaxDel></twConstHead></twConst><twConst anchorID="206" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.488</twMaxDel></twConstHead></twConst><twConst anchorID="207" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.948</twMaxDel></twConstHead></twConst><twConst anchorID="208" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.906 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.906 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="210" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.906 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="211"><twPinLimitBanner>Component Switching Limit Checks: TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.906 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;         TS_dly_clk_n * 1.33333333 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.334</twMinPer></twConstHead><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;
        TS_dly_clk_n * 1.33333333 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="214" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk = PERIOD TIMEGRP         &quot;chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk&quot;         TS_adcmkid1_DRDY_I_p HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="215"><twPinLimitBanner>Component Switching Limit Checks: TS_chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk = PERIOD TIMEGRP
        &quot;chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk&quot;
        TS_adcmkid1_DRDY_I_p HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="216" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk_0 = PERIOD         TIMEGRP &quot;chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk_0&quot;         TS_adcmkid1_DRDY_I_n HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="217"><twPinLimitBanner>Component Switching Limit Checks: TS_chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk_0 = PERIOD
        TIMEGRP &quot;chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk_0&quot;
        TS_adcmkid1_DRDY_I_n HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="218" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;</twConstName><twItemCnt>10851</twItemCnt><twErrCntSetup>73</twErrCntSetup><twErrCntEndPt>73</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5523</twEndPtCnt><twPathErrCnt>96</twPathErrCnt><twMinPer>4.770</twMinPer></twConstHead><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.020</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs/N8</twDest><twTotPathDel>4.346</twTotPathDel><twClkSkew dest = "1.508" src = "1.869">0.361</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs/N8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y35.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.467</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y96.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs/N8</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs/N8</twBEL></twPathDel><twLogDel>0.879</twLogDel><twRouteDel>3.467</twRouteDel><twTotDel>4.346</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.020</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs</twDest><twTotPathDel>4.346</twTotPathDel><twClkSkew dest = "1.508" src = "1.869">0.361</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y35.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.467</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y97.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs</twBEL></twPathDel><twLogDel>0.879</twLogDel><twRouteDel>3.467</twRouteDel><twTotDel>4.346</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.733</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r</twDest><twTotPathDel>4.525</twTotPathDel><twClkSkew dest = "1.795" src = "1.690">-0.105</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X84Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y6.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.061</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y6.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>4.061</twRouteDel><twTotDel>4.525</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.672</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twDest><twTotPathDel>4.564</twTotPathDel><twClkSkew dest = "1.741" src = "1.536">-0.205</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X75Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y24.DX</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">3.528</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>3.528</twRouteDel><twTotDel>4.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.615</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r_0</twDest><twTotPathDel>4.381</twTotPathDel><twClkSkew dest = "1.685" src = "1.606">-0.079</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X75Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_ctrl_app_cmd_valid</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/convert_of1_42acbacd97/convert/convert/quantized_result_out(11)</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r_0</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>3.292</twRouteDel><twTotDel>4.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.595</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r</twDest><twTotPathDel>4.372</twTotPathDel><twClkSkew dest = "1.780" src = "1.690">-0.090</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X84Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.911</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>3.911</twRouteDel><twTotDel>4.372</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.535</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twDest><twTotPathDel>4.312</twTotPathDel><twClkSkew dest = "1.780" src = "1.690">-0.090</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X84Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.838</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>3.838</twRouteDel><twTotDel>4.312</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.522</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r</twDest><twTotPathDel>4.299</twTotPathDel><twClkSkew dest = "1.780" src = "1.690">-0.090</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X84Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.823</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>3.823</twRouteDel><twTotDel>4.299</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.518</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>3.742</twTotPathDel><twClkSkew dest = "0.516" src = "0.979">0.463</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X6Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.196</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/convert_of3_bbd83e4735/convert/convert/quantized_result_out(3)</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/v1_3_and00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>2.569</twRouteDel><twTotDel>3.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.506</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>3.730</twTotPathDel><twClkSkew dest = "0.516" src = "0.979">0.463</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X6Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/convert_of3_bbd83e4735/convert/convert/quantized_result_out(3)</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/v1_3_and00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>2.557</twRouteDel><twTotDel>3.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.435</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twDest><twTotPathDel>4.170</twTotPathDel><twClkSkew dest = "1.738" src = "1.690">-0.048</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X84Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.706</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>3.706</twRouteDel><twTotDel>4.170</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.397</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew dest = "0.516" src = "0.979">0.463</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X6Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.044</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/convert_of3_bbd83e4735/convert/convert/quantized_result_out(3)</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/v1_2_and00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.384</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_164</twDest><twTotPathDel>4.385</twTotPathDel><twClkSkew dest = "1.778" src = "1.464">-0.314</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_164</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.705</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;167&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_164</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.612</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.384</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>3.608</twTotPathDel><twClkSkew dest = "0.516" src = "0.979">0.463</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X6Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.031</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/convert_of3_bbd83e4735/convert/convert/quantized_result_out(3)</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/v1_2_and00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>2.404</twRouteDel><twTotDel>3.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.384</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_165</twDest><twTotPathDel>4.385</twTotPathDel><twClkSkew dest = "1.778" src = "1.464">-0.314</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_165</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.705</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;167&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_165</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.612</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.384</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_166</twDest><twTotPathDel>4.385</twTotPathDel><twClkSkew dest = "1.778" src = "1.464">-0.314</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_166</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.705</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;167&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_166</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.612</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.384</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_167</twDest><twTotPathDel>4.385</twTotPathDel><twClkSkew dest = "1.778" src = "1.464">-0.314</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_167</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.705</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;167&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_167</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.612</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.383</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_6</twDest><twTotPathDel>3.738</twTotPathDel><twClkSkew dest = "1.539" src = "1.871">0.332</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y26.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.284</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n&lt;7&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>3.284</twRouteDel><twTotDel>3.738</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.375</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_7</twDest><twTotPathDel>3.730</twTotPathDel><twClkSkew dest = "1.539" src = "1.871">0.332</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.278</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n&lt;7&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_7</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>3.278</twRouteDel><twTotDel>3.730</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.359</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_3</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twDest><twTotPathDel>4.181</twTotPathDel><twClkSkew dest = "1.741" src = "1.606">-0.135</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_3</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X75Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_ctrl_app_cmd_valid</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.184</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>3.184</twRouteDel><twTotDel>4.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.350</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_4</twDest><twTotPathDel>3.705</twTotPathDel><twClkSkew dest = "1.539" src = "1.871">0.332</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.263</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n&lt;7&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_4</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>3.263</twRouteDel><twTotDel>3.705</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.347</twSlack><twSrc BELType="FF">dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_0_reg_7</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_disable_r_0</twDest><twTotPathDel>3.799</twTotPathDel><twClkSkew dest = "1.414" src = "1.649">0.235</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_0_reg_7</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_disable_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X80Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>dram_sys_dram_rst_0</twComp><twBEL>dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_0_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.151</twDelInfo><twComp>dram_sys_dram_rst_0</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/stg2b_out_fall</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_disable_r_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_disable_r_0_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_disable_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_disable_r_0</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>2.689</twRouteDel><twTotDel>3.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.347</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_5</twDest><twTotPathDel>3.702</twTotPathDel><twClkSkew dest = "1.539" src = "1.871">0.332</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y26.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.263</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_180_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n&lt;7&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_5</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>3.263</twRouteDel><twTotDel>3.702</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.344</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_232</twDest><twTotPathDel>4.343</twTotPathDel><twClkSkew dest = "1.776" src = "1.464">-0.312</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_232</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.663</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;235&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_232</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.570</twRouteDel><twTotDel>4.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.344</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_235</twDest><twTotPathDel>4.343</twTotPathDel><twClkSkew dest = "1.776" src = "1.464">-0.312</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_235</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.663</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;235&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_235</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.570</twRouteDel><twTotDel>4.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.344</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_233</twDest><twTotPathDel>4.343</twTotPathDel><twClkSkew dest = "1.776" src = "1.464">-0.312</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_233</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.663</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;235&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_233</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.570</twRouteDel><twTotDel>4.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.344</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_234</twDest><twTotPathDel>4.343</twTotPathDel><twClkSkew dest = "1.776" src = "1.464">-0.312</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_234</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.663</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;235&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_234</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.570</twRouteDel><twTotDel>4.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.342</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_231</twDest><twTotPathDel>4.316</twTotPathDel><twClkSkew dest = "1.751" src = "1.464">-0.287</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_231</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.636</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;231&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_231</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.342</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_230</twDest><twTotPathDel>4.316</twTotPathDel><twClkSkew dest = "1.751" src = "1.464">-0.287</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_230</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.636</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;231&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_230</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.342</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_229</twDest><twTotPathDel>4.316</twTotPathDel><twClkSkew dest = "1.751" src = "1.464">-0.287</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_229</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.636</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;231&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_229</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.342</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_228</twDest><twTotPathDel>4.316</twTotPathDel><twClkSkew dest = "1.751" src = "1.464">-0.287</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_228</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.636</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;231&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_228</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.339</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n_180_r1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twDest><twTotPathDel>3.793</twTotPathDel><twClkSkew dest = "1.572" src = "1.805">0.233</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n_180_r1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X17Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n_180_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n_180_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y26.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.350</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n_180_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.002</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twLogDel>0.443</twLogDel><twRouteDel>3.350</twRouteDel><twTotDel>3.793</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.316</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_201</twDest><twTotPathDel>4.292</twTotPathDel><twClkSkew dest = "1.753" src = "1.464">-0.289</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_201</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;203&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_201</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.519</twRouteDel><twTotDel>4.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.316</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_200</twDest><twTotPathDel>4.292</twTotPathDel><twClkSkew dest = "1.753" src = "1.464">-0.289</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_200</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;203&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_200</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.519</twRouteDel><twTotDel>4.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.316</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_202</twDest><twTotPathDel>4.292</twTotPathDel><twClkSkew dest = "1.753" src = "1.464">-0.289</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_202</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;203&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_202</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.519</twRouteDel><twTotDel>4.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.316</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_203</twDest><twTotPathDel>4.292</twTotPathDel><twClkSkew dest = "1.753" src = "1.464">-0.289</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_203</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;203&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_203</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.519</twRouteDel><twTotDel>4.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.315</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_25</twDest><twTotPathDel>4.258</twTotPathDel><twClkSkew dest = "1.745" src = "1.489">-0.256</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X62Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>dram_ctrl_app_wr_be&lt;1&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_25</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>3.464</twRouteDel><twTotDel>4.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.315</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_27</twDest><twTotPathDel>4.258</twTotPathDel><twClkSkew dest = "1.745" src = "1.489">-0.256</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X62Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>dram_ctrl_app_wr_be&lt;1&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_27</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>3.464</twRouteDel><twTotDel>4.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.315</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_24</twDest><twTotPathDel>4.258</twTotPathDel><twClkSkew dest = "1.745" src = "1.489">-0.256</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X62Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>dram_ctrl_app_wr_be&lt;1&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_24</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>3.464</twRouteDel><twTotDel>4.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.315</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_26</twDest><twTotPathDel>4.258</twTotPathDel><twClkSkew dest = "1.745" src = "1.489">-0.256</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X62Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>dram_ctrl_app_wr_be&lt;1&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_26</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>3.464</twRouteDel><twTotDel>4.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.310</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1</twDest><twTotPathDel>3.303</twTotPathDel><twClkSkew dest = "1.275" src = "1.969">0.694</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.849</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>2.849</twRouteDel><twTotDel>3.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.304</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_138</twDest><twTotPathDel>4.385</twTotPathDel><twClkSkew dest = "1.858" src = "1.464">-0.394</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_138</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.705</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;139&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_138</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.612</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.304</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_137</twDest><twTotPathDel>4.385</twTotPathDel><twClkSkew dest = "1.858" src = "1.464">-0.394</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_137</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.705</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;139&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_137</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.612</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.304</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_139</twDest><twTotPathDel>4.385</twTotPathDel><twClkSkew dest = "1.858" src = "1.464">-0.394</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_139</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.705</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;139&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_139</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.612</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.304</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_136</twDest><twTotPathDel>4.385</twTotPathDel><twClkSkew dest = "1.858" src = "1.464">-0.394</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_136</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.705</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;139&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_136</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.612</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.297</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twDest><twTotPathDel>4.032</twTotPathDel><twClkSkew dest = "1.738" src = "1.690">-0.048</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.875">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X84Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y25.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.556</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>3.556</twRouteDel><twTotDel>4.032</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.625">dram_sys_dram_clk_0</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.296</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_140</twDest><twTotPathDel>4.350</twTotPathDel><twClkSkew dest = "1.831" src = "1.464">-0.367</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_140</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;143&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_140</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>4.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.296</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_141</twDest><twTotPathDel>4.350</twTotPathDel><twClkSkew dest = "1.831" src = "1.464">-0.367</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_141</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;143&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_141</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>4.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.296</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_143</twDest><twTotPathDel>4.350</twTotPathDel><twClkSkew dest = "1.831" src = "1.464">-0.367</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_143</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;143&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_143</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>4.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.296</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_142</twDest><twTotPathDel>4.350</twTotPathDel><twClkSkew dest = "1.831" src = "1.464">-0.367</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_142</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;143&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_142</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>4.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.263</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>3.568</twTotPathDel><twClkSkew dest = "0.604" src = "0.986">0.382</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.656</twRouteDel><twTotDel>3.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.263</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[8].u_gate_srl</twDest><twTotPathDel>3.568</twTotPathDel><twClkSkew dest = "0.604" src = "0.986">0.382</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[8].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[8].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.656</twRouteDel><twTotDel>3.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.246</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_134</twDest><twTotPathDel>4.302</twTotPathDel><twClkSkew dest = "1.833" src = "1.464">-0.369</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_134</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;135&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_134</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.529</twRouteDel><twTotDel>4.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.246</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_133</twDest><twTotPathDel>4.302</twTotPathDel><twClkSkew dest = "1.833" src = "1.464">-0.369</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_133</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;135&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_133</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.529</twRouteDel><twTotDel>4.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.246</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_135</twDest><twTotPathDel>4.302</twTotPathDel><twClkSkew dest = "1.833" src = "1.464">-0.369</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_135</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;135&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_135</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.529</twRouteDel><twTotDel>4.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="329"><twConstPath anchorID="330" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.246</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_132</twDest><twTotPathDel>4.302</twTotPathDel><twClkSkew dest = "1.833" src = "1.464">-0.369</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_132</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/fir_bb87ab9629/mult19/comp0.core_instance0/blk00000003/sig00000050</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_159_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;135&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_132</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.529</twRouteDel><twTotDel>4.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="331"><twConstPath anchorID="332" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.240</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_24</twDest><twTotPathDel>4.208</twTotPathDel><twClkSkew dest = "1.745" src = "1.464">-0.281</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_24</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.435</twRouteDel><twTotDel>4.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="333"><twConstPath anchorID="334" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.240</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_26</twDest><twTotPathDel>4.208</twTotPathDel><twClkSkew dest = "1.745" src = "1.464">-0.281</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_26</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.435</twRouteDel><twTotDel>4.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="335"><twConstPath anchorID="336" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.240</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_27</twDest><twTotPathDel>4.208</twTotPathDel><twClkSkew dest = "1.745" src = "1.464">-0.281</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_27</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.435</twRouteDel><twTotDel>4.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.240</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_25</twDest><twTotPathDel>4.208</twTotPathDel><twClkSkew dest = "1.745" src = "1.464">-0.281</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X61Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_wdf_afull_z</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_25</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.435</twRouteDel><twTotDel>4.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.225</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[8].u_gate_srl</twDest><twTotPathDel>3.558</twTotPathDel><twClkSkew dest = "1.518" src = "1.872">0.354</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[8].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[8].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.646</twRouteDel><twTotDel>3.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.225</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>3.558</twTotPathDel><twClkSkew dest = "1.518" src = "1.872">0.354</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.646</twRouteDel><twTotDel>3.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.204</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twTotPathDel>3.509</twTotPathDel><twClkSkew dest = "0.604" src = "0.986">0.382</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.597</twRouteDel><twTotDel>3.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.173</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>3.504</twTotPathDel><twClkSkew dest = "0.516" src = "0.872">0.356</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X19Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/convert_of3_bbd83e4735/convert/convert/quantized_result_out(3)</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/v1_1_and00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.282</twLogDel><twRouteDel>2.222</twRouteDel><twTotDel>3.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.166</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twTotPathDel>3.499</twTotPathDel><twClkSkew dest = "1.518" src = "1.872">0.354</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.587</twRouteDel><twTotDel>3.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.146</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>3.477</twTotPathDel><twClkSkew dest = "0.516" src = "0.872">0.356</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X19Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.814</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/convert_of3_bbd83e4735/convert/convert/quantized_result_out(3)</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/v1_0_and00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.290</twLogDel><twRouteDel>2.187</twRouteDel><twTotDel>3.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.093</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twTotPathDel>3.376</twTotPathDel><twClkSkew dest = "0.582" src = "0.986">0.404</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>3.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.093</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twTotPathDel>3.376</twTotPathDel><twClkSkew dest = "0.582" src = "0.986">0.404</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>3.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="355"><twConstPath anchorID="356" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.093</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twTotPathDel>3.376</twTotPathDel><twClkSkew dest = "0.582" src = "0.986">0.404</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>3.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="357"><twConstPath anchorID="358" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.093</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twTotPathDel>3.376</twTotPathDel><twClkSkew dest = "0.582" src = "0.986">0.404</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>3.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="359"><twConstPath anchorID="360" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.088</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_cnt_r_0</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_rden_ok_r</twDest><twTotPathDel>4.124</twTotPathDel><twClkSkew dest = "1.744" src = "1.395">-0.349</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_cnt_r_0</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_rden_ok_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_cnt_r&lt;2&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_cnt_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_cnt_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_rden_ok_r_not0001</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_rden_ok_r_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.496</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_rden_ok_r_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_rden_ok_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/rdburst_rden_ok_r</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>3.035</twRouteDel><twTotDel>4.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="361"><twConstPath anchorID="362" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.080</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twTotPathDel>3.377</twTotPathDel><twClkSkew dest = "0.596" src = "0.986">0.390</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.465</twRouteDel><twTotDel>3.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="363"><twConstPath anchorID="364" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.080</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>3.377</twTotPathDel><twClkSkew dest = "0.596" src = "0.986">0.390</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.102</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.465</twRouteDel><twTotDel>3.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.055</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twTotPathDel>3.366</twTotPathDel><twClkSkew dest = "1.496" src = "1.872">0.376</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.454</twRouteDel><twTotDel>3.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.055</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twTotPathDel>3.366</twTotPathDel><twClkSkew dest = "1.496" src = "1.872">0.376</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.454</twRouteDel><twTotDel>3.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.055</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twTotPathDel>3.366</twTotPathDel><twClkSkew dest = "1.496" src = "1.872">0.376</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.454</twRouteDel><twTotDel>3.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.055</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twTotPathDel>3.366</twTotPathDel><twClkSkew dest = "1.496" src = "1.872">0.376</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.454</twRouteDel><twTotDel>3.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.046</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_36</twDest><twTotPathDel>3.623</twTotPathDel><twClkSkew dest = "1.454" src = "1.564">0.110</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y35.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y35.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;39&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_36</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.756</twRouteDel><twTotDel>3.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.046</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_39</twDest><twTotPathDel>3.623</twTotPathDel><twClkSkew dest = "1.454" src = "1.564">0.110</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_39</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y35.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y35.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;39&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_39</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.756</twRouteDel><twTotDel>3.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.046</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_38</twDest><twTotPathDel>3.623</twTotPathDel><twClkSkew dest = "1.454" src = "1.564">0.110</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_38</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y35.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y35.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;39&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_38</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.756</twRouteDel><twTotDel>3.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.046</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_37</twDest><twTotPathDel>3.623</twTotPathDel><twClkSkew dest = "1.454" src = "1.564">0.110</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_37</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y35.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y35.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;39&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_37</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.756</twRouteDel><twTotDel>3.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.042</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twTotPathDel>3.367</twTotPathDel><twClkSkew dest = "1.510" src = "1.872">0.362</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.455</twRouteDel><twTotDel>3.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.042</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>3.367</twTotPathDel><twClkSkew dest = "1.510" src = "1.872">0.362</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/calib_start_shift3_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.455</twRouteDel><twTotDel>3.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.023</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_24</twDest><twTotPathDel>4.035</twTotPathDel><twClkSkew dest = "1.745" src = "1.420">-0.325</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_24</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.023</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_25</twDest><twTotPathDel>4.035</twTotPathDel><twClkSkew dest = "1.745" src = "1.420">-0.325</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_25</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.023</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_27</twDest><twTotPathDel>4.035</twTotPathDel><twClkSkew dest = "1.745" src = "1.420">-0.325</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_27</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.023</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_26</twDest><twTotPathDel>4.035</twTotPathDel><twClkSkew dest = "1.745" src = "1.420">-0.325</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y21.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_rd_valid_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.664</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_31_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data_26</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>4.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.019</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twTotPathDel>3.350</twTotPathDel><twClkSkew dest = "0.516" src = "0.872">0.356</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X19Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft1_4c00fcd113/fft_biplex0_72bd202cab/biplex_core_2f64509dac/fft_stage_7_8ce28a0c41/butterfly_direct_927b713235/convert_of3_bbd83e4735/convert/convert/quantized_result_out(3)</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/v1_0_and00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or00001</twBEL><twBEL>async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twLogDel>1.290</twLogDel><twRouteDel>2.060</twRouteDel><twTotDel>3.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.014</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_102</twDest><twTotPathDel>3.570</twTotPathDel><twClkSkew dest = "1.433" src = "1.564">0.131</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_102</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;103&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_102</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.014</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_101</twDest><twTotPathDel>3.570</twTotPathDel><twClkSkew dest = "1.433" src = "1.564">0.131</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_101</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;103&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_101</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.014</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_103</twDest><twTotPathDel>3.570</twTotPathDel><twClkSkew dest = "1.433" src = "1.564">0.131</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_103</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;103&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_103</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.014</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_100</twDest><twTotPathDel>3.570</twTotPathDel><twClkSkew dest = "1.433" src = "1.564">0.131</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_100</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;7&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y34.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;103&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_100</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.006</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_140</twDest><twTotPathDel>3.495</twTotPathDel><twClkSkew dest = "1.366" src = "1.564">0.198</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_140</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;27&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;143&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_140</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.628</twRouteDel><twTotDel>3.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.006</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_143</twDest><twTotPathDel>3.495</twTotPathDel><twClkSkew dest = "1.366" src = "1.564">0.198</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_143</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;27&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;143&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_143</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.628</twRouteDel><twTotDel>3.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="407"><twConstPath anchorID="408" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.006</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_141</twDest><twTotPathDel>3.495</twTotPathDel><twClkSkew dest = "1.366" src = "1.564">0.198</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_141</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;27&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;143&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_141</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.628</twRouteDel><twTotDel>3.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.006</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_142</twDest><twTotPathDel>3.495</twTotPathDel><twClkSkew dest = "1.366" src = "1.564">0.198</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_142</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X81Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_addr&lt;28&gt;</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;23&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;27&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;143&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_142</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.628</twRouteDel><twTotDel>3.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="411"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="412" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         0.938 ns HIGH 50%;</twConstName><twItemCnt>729</twItemCnt><twErrCntSetup>25</twErrCntSetup><twErrCntEndPt>25</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>708</twEndPtCnt><twPathErrCnt>34</twPathErrCnt><twMinPer>6.940</twMinPer></twConstHead><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.595</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>2.943</twTotPathDel><twClkSkew dest = "0.491" src = "0.955">0.464</twClkSkew><twDelConst>1.875</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y15.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.813">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X1Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y27.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y27.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/dm_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>2.275</twRouteDel><twTotDel>2.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.512</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>2.862</twTotPathDel><twClkSkew dest = "0.493" src = "0.955">0.462</twClkSkew><twDelConst>1.875</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y15.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.813">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X1Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y28.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.194</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y28.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/dm_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>2.194</twRouteDel><twTotDel>2.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.913</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>2.323</twTotPathDel><twClkSkew dest = "0.501" src = "0.903">0.402</twClkSkew><twDelConst>1.875</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y1.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.813">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X15Y1.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y0.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y0.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/dm_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>1.655</twRouteDel><twTotDel>2.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.775</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twDest><twTotPathDel>3.563</twTotPathDel><twClkSkew dest = "3.842" src = "3.684">-0.158</twClkSkew><twDelConst>2.813</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.561</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.563</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.813">dram_sys_dram_clk_90</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.773</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twDest><twTotPathDel>3.561</twTotPathDel><twClkSkew dest = "3.842" src = "3.684">-0.158</twClkSkew><twDelConst>2.813</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.561</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twLogDel>1.000</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.561</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.813">dram_sys_dram_clk_90</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.574</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>3.837</twTotPathDel><twClkSkew dest = "1.470" src = "1.894">0.424</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y5.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>3.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.555</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>3.837</twTotPathDel><twClkSkew dest = "1.489" src = "1.894">0.405</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y5.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>3.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.551</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>3.837</twTotPathDel><twClkSkew dest = "1.493" src = "1.894">0.401</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y5.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>3.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.542</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>3.837</twTotPathDel><twClkSkew dest = "1.502" src = "1.894">0.392</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y5.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>3.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.419</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_15</twDest><twTotPathDel>3.593</twTotPathDel><twClkSkew dest = "1.446" src = "1.959">0.513</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X6Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y27.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_15</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>3.141</twRouteDel><twTotDel>3.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.408</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_14</twDest><twTotPathDel>3.637</twTotPathDel><twClkSkew dest = "1.446" src = "1.904">0.458</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y27.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.183</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_14</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>3.183</twRouteDel><twTotDel>3.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.368</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_13</twDest><twTotPathDel>3.542</twTotPathDel><twClkSkew dest = "1.446" src = "1.959">0.513</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X6Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_13</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>3.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.356</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twTotPathDel>3.547</twTotPathDel><twClkSkew dest = "1.398" src = "1.894">0.496</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y4.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.619</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y4.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.619</twRouteDel><twTotDel>3.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.348</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twTotPathDel>3.547</twTotPathDel><twClkSkew dest = "1.406" src = "1.894">0.488</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y4.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.619</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y4.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.619</twRouteDel><twTotDel>3.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.347</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twDest><twTotPathDel>3.597</twTotPathDel><twClkSkew dest = "1.457" src = "1.894">0.437</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y3.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.669</twRouteDel><twTotDel>3.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.342</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_12</twDest><twTotPathDel>3.571</twTotPathDel><twClkSkew dest = "1.446" src = "1.904">0.458</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y27.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.129</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_12</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>3.129</twRouteDel><twTotDel>3.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.338</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twDest><twTotPathDel>3.597</twTotPathDel><twClkSkew dest = "1.466" src = "1.894">0.428</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y3.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.669</twRouteDel><twTotDel>3.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.337</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twTotPathDel>3.547</twTotPathDel><twClkSkew dest = "1.417" src = "1.894">0.477</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y4.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.619</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y4.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.619</twRouteDel><twTotDel>3.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.333</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twTotPathDel>3.547</twTotPathDel><twClkSkew dest = "1.421" src = "1.894">0.473</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y4.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.619</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y4.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.619</twRouteDel><twTotDel>3.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.328</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twDest><twTotPathDel>3.597</twTotPathDel><twClkSkew dest = "1.476" src = "1.894">0.418</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y3.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.669</twRouteDel><twTotDel>3.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.324</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twDest><twTotPathDel>3.597</twTotPathDel><twClkSkew dest = "1.480" src = "1.894">0.414</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.669</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y3.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_wr/.gen_wdf[2].u_wdf</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>2.669</twRouteDel><twTotDel>3.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.261</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_5</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twDest><twTotPathDel>3.053</twTotPathDel><twClkSkew dest = "3.842" src = "3.680">-0.162</twClkSkew><twDelConst>2.813</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_5</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;5&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.606</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>2.606</twRouteDel><twTotDel>3.053</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.813">dram_sys_dram_clk_90</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.240</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>2.057</twTotPathDel><twClkSkew dest = "1.594" src = "1.589">-0.005</twClkSkew><twDelConst>1.875</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y44.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.813">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X82Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y41.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y41.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>1.389</twRouteDel><twTotDel>2.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="459"><twConstPath anchorID="460" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.200</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_4</twDest><twTotPathDel>3.332</twTotPathDel><twClkSkew dest = "1.349" src = "1.904">0.555</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.890</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n&lt;7&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_4</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>2.890</twRouteDel><twTotDel>3.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="461"><twConstPath anchorID="462" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.193</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twDest><twTotPathDel>2.981</twTotPathDel><twClkSkew dest = "3.842" src = "3.684">-0.158</twClkSkew><twDelConst>2.813</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.537</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twLogDel>0.444</twLogDel><twRouteDel>2.537</twRouteDel><twTotDel>2.981</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.813">dram_sys_dram_clk_90</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="463"><twConstPath anchorID="464" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.131</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_2</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>2.981</twTotPathDel><twClkSkew dest = "3.904" src = "3.684">-0.220</twClkSkew><twDelConst>2.813</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_2</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y17.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>2.534</twRouteDel><twTotDel>2.981</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.813">dram_sys_dram_clk_90</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="465"><twConstPath anchorID="466" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.085</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_3</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "1.403" src = "1.961">0.558</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.535</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_3</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>2.535</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="467"><twConstPath anchorID="468" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.085</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_2</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "1.403" src = "1.961">0.558</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.535</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_2</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>2.535</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="469"><twConstPath anchorID="470" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.085</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "1.403" src = "1.961">0.558</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.535</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>2.535</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="471"><twConstPath anchorID="472" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.085</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_0</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "1.403" src = "1.961">0.558</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.535</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/calib_rden_90_r</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_wdf_cnt_r_0</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>2.535</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="473"><twConstPath anchorID="474" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.082</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_5</twDest><twTotPathDel>3.159</twTotPathDel><twClkSkew dest = "1.349" src = "1.959">0.610</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X6Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.720</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n&lt;7&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_5</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>2.720</twRouteDel><twTotDel>3.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="475"><twConstPath anchorID="476" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.048</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_11</twDest><twTotPathDel>3.196</twTotPathDel><twClkSkew dest = "1.420" src = "1.959">0.539</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X6Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.744</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n&lt;11&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_11</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>2.744</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="477"><twConstPath anchorID="478" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.043</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_9</twDest><twTotPathDel>3.191</twTotPathDel><twClkSkew dest = "1.420" src = "1.959">0.539</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X6Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.752</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n&lt;11&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>2.752</twRouteDel><twTotDel>3.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="479"><twConstPath anchorID="480" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.018</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_10</twDest><twTotPathDel>3.221</twTotPathDel><twClkSkew dest = "1.420" src = "1.904">0.484</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.938">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X2Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.767</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n&lt;11&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>2.767</twRouteDel><twTotDel>3.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.688">dram_sys_dram_clk_90</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="481"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE
        0.938 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="482" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 50%;</twConstName><twItemCnt>13513</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4248</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinPer>7.972</twMinPer></twConstHead><twPathRpt anchorID="483"><twConstPath anchorID="484" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.236</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ref_flag_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twTotPathDel>3.860</twTotPathDel><twClkSkew dest = "3.783" src = "3.720">-0.063</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.118" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.189</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ref_flag_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X67Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ref_flag_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ref_flag_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ref_flag_r</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>2.865</twRouteDel><twTotDel>3.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">dram_sys_dram_clk_div</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="485"><twConstPath anchorID="486" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.018</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14</twDest><twTotPathDel>2.984</twTotPathDel><twClkSkew dest = "3.627" src = "4.222">0.595</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.118" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.189</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.750">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X2Y7.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg3b_out_fall</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_0s.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_512_packet_XSG_core_config/chan_512_packet_XSG_core_config/chan_512_packet_x0/pfb_9cae33743a/fft_fdd4cc6214/fft_biplex0_ec5a2b9919/biplex_core_2f64509dac/fft_stage_6_82392ad9ac/butterfly_direct_017efa0b64/twiddle_general_4mult_657e60da15/addsub1/op_mem_91_20_1_33</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/rd_data_fall&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y5.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.436</twRouteDel><twTotDel>2.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">dram_sys_dram_clk_div</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="487"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="488"><twConstRollup name="chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/drdy_clk" fullName="NET &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/drdy_clk&quot; PERIOD =         3.9062 ns HIGH 50%;" type="origin" depth="0" requirement="3.906" prefType="period" actual="3.000" actualRollup="4.619" errors="0" errorRollup="18" items="0" itemsRollup="166267"/><twConstRollup name="chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/dcm_clk" fullName="PERIOD analysis for net &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/dcm_clk&quot; derived from  NET &quot;chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/drdy_clk&quot; PERIOD =        3.9062 ns HIGH 50%;  duty cycle corrected to 3.906 nS  HIGH 1.953 nS  " type="child" depth="1" requirement="3.906" prefType="period" actual="4.619" actualRollup="N/A" errors="18" errorRollup="0" items="166267" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="489"><twConstRollup name="TS_dly_clk_n" fullName="TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="3.600" actualRollup="9.253" errors="0" errorRollup="100" items="0" itemsRollup="25093"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;         TS_dly_clk_n * 1.33333333 HIGH 50%;" type="child" depth="1" requirement="3.750" prefType="period" actual="2.334" actualRollup="6.940" errors="0" errorRollup="100" items="0" itemsRollup="25093"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;" type="child" depth="2" requirement="3.750" prefType="period" actual="4.770" actualRollup="N/A" errors="73" errorRollup="0" items="10851" itemsRollup="0"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         0.938 ns HIGH 50%;" type="child" depth="2" requirement="3.750" prefType="period" actual="6.940" actualRollup="N/A" errors="25" errorRollup="0" items="729" itemsRollup="0"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 50%;" type="child" depth="2" requirement="7.500" prefType="period" actual="7.972" actualRollup="N/A" errors="2" errorRollup="0" items="13513" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="13" anchorID="490"><twConstRollup name="TS_adcmkid1_DRDY_I_p" fullName="TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.906 ns HIGH 50%;" type="origin" depth="0" requirement="3.906" prefType="period" actual="3.000" actualRollup="2.222" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk" fullName="TS_chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk = PERIOD TIMEGRP         &quot;chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk&quot;         TS_adcmkid1_DRDY_I_p HIGH 50%;" type="child" depth="1" requirement="3.906" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="14" anchorID="491"><twConstRollup name="TS_adcmkid1_DRDY_I_n" fullName="TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.906 ns HIGH 50%;" type="origin" depth="0" requirement="3.906" prefType="period" actual="3.000" actualRollup="2.222" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk_0" fullName="TS_chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk_0 = PERIOD         TIMEGRP &quot;chan_512_packet_adc_mkid_chan_512_packet_adc_mkid_dcm_clk_0&quot;         TS_adcmkid1_DRDY_I_n HIGH 50%;" type="child" depth="1" requirement="3.906" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="492">4</twUnmetConstCnt><twWarn anchorID="493">WARNING:Timing - DCM chan_512_packet_adc_mkid/chan_512_packet_adc_mkid/CLK_DCM does not have a CLKIN_PERIOD attribute (the period of the DCM input clock).DCM jitter will not be included in timing analysis when this attribute is not defined. For more information, please refer to the appropriate architectural handbook</twWarn><twDataSheet anchorID="494" twNameLen="17"><twClk2SUList anchorID="495" twDestWidth="17"><twDest>adcmkid1_DRDY_I_n</twDest><twClk2SU><twSrc>adcmkid1_DRDY_I_n</twSrc><twRiseRise>4.619</twRiseRise></twClk2SU><twClk2SU><twSrc>adcmkid1_DRDY_I_p</twSrc><twRiseRise>4.619</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="496" twDestWidth="17"><twDest>adcmkid1_DRDY_I_p</twDest><twClk2SU><twSrc>adcmkid1_DRDY_I_n</twSrc><twRiseRise>4.619</twRiseRise></twClk2SU><twClk2SU><twSrc>adcmkid1_DRDY_I_p</twSrc><twRiseRise>4.619</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="497" twDestWidth="9"><twDest>dly_clk_n</twDest><twClk2SU><twSrc>dly_clk_n</twSrc><twRiseRise>8.984</twRiseRise><twFallRise>3.470</twFallRise><twRiseFall>3.588</twRiseFall><twFallFall>4.770</twFallFall></twClk2SU><twClk2SU><twSrc>dly_clk_p</twSrc><twRiseRise>8.984</twRiseRise><twFallRise>3.470</twFallRise><twRiseFall>3.588</twRiseFall><twFallFall>4.770</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="498" twDestWidth="9"><twDest>dly_clk_p</twDest><twClk2SU><twSrc>dly_clk_n</twSrc><twRiseRise>8.984</twRiseRise><twFallRise>3.470</twFallRise><twRiseFall>3.588</twRiseFall><twFallFall>4.770</twFallFall></twClk2SU><twClk2SU><twSrc>dly_clk_p</twSrc><twRiseRise>8.984</twRiseRise><twFallRise>3.470</twFallRise><twRiseFall>3.588</twRiseFall><twFallFall>4.770</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="499" twDestWidth="10"><twDest>epb_clk_in</twDest><twClk2SU><twSrc>epb_clk_in</twSrc><twRiseRise>11.327</twRiseRise><twRiseFall>2.994</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twErrRpt></twBody><twSum anchorID="500"><twErrCnt>118</twErrCnt><twScore>34549</twScore><twSetupScore>34549</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>602455</twPathCnt><twNetCnt>1</twNetCnt><twConnCnt>136898</twConnCnt></twConstCov><twStats anchorID="501"><twMinPer>11.327</twMinPer><twMaxFreq>88.285</twMaxFreq><twMaxFromToDel>8.984</twMaxFromToDel><twMaxNetDel>1.634</twMaxNetDel></twStats></twSum><twFoot><twTimestamp>Sat Aug 18 20:19:24 2012 </twTimestamp></twFoot><twClientInfo anchorID="502"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1818 MB

Total REAL time to Trace completion: 2 mins 10 secs 
Total CPU time to Trace completion: 2 mins 10 secs 
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
