[file:.\..\testbench.v]
Enabled=1
[file:.\..\top.v]
Enabled=1
[View]
Entity=testbench
Architecture=
TopLevelType=3
[file:.\sim.aws]
Enabled=1
[file:.\..\pll\pll.ipx]
Enabled=1
[file:.\..\pll\rtl\pll.v]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\wave.awc]
Enabled=1
[file:.\..\smi_fifo\rtl\smi_fifo.v]
Enabled=1
[file:.\..\TLC5957.v]
Enabled=1
LIB=
Strict=0
VerilogLanguage=8
VerilogNoSpecify=0
DisabledAssertionsProcessing=None
DisableEmbeddedOvaPslProcessing=0
DisableOvaProcessing=0
DisablePslProcessing=0
DisableSvaProcessing=0
[file:.\..\TLC5957.sv]
Enabled=1
LIB=
Strict=0
VerilogLanguage=8
VerilogNoSpecify=0
DisabledAssertionsProcessing=None
DisableEmbeddedOvaPslProcessing=0
DisableOvaProcessing=0
DisablePslProcessing=0
DisableSvaProcessing=0
[file:.\..\macros.v]
Enabled=1
[file:.\..\macros.sv]
Enabled=1
LIB=Active library
Strict=0
VerilogLanguage=8
VerilogNoSpecify=0
DisabledAssertionsProcessing=None
DisableEmbeddedOvaPslProcessing=0
DisableOvaProcessing=0
DisablePslProcessing=0
DisableSvaProcessing=0
[file:.\..\testbench.sv]
Enabled=1
LIB=Active library
Strict=0
VerilogLanguage=8
VerilogNoSpecify=0
DisabledAssertionsProcessing=None
DisableEmbeddedOvaPslProcessing=0
DisableOvaProcessing=0
DisablePslProcessing=0
DisableSvaProcessing=0
[file:.\..\top.sv]
Enabled=1
LIB=Active library
Strict=0
VerilogLanguage=8
VerilogNoSpecify=0
DisabledAssertionsProcessing=None
DisableEmbeddedOvaPslProcessing=0
DisableOvaProcessing=0
DisablePslProcessing=0
DisableSvaProcessing=0
