// Seed: 3270662226
module module_0 (
    output tri0 id_0,
    input wire id_1,
    output tri id_2,
    output supply0 id_3,
    input wire id_4
    , id_7,
    input wor id_5
);
  assign id_7 = id_4;
  assign module_1.id_0 = 0;
  logic [-1 'd0 : -1  ==  -1 'b0] id_8;
  ;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wand id_4,
    output wire id_5,
    input uwire id_6,
    input tri0 id_7,
    output supply1 id_8
);
  assign id_8 = -1'b0 ? id_7 : -1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_8,
      id_4,
      id_4
  );
endmodule
