//Agnisys, Inc. ***** Copyright 2018 All Rights Reserved. *****
//
//*** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ***
// created by        : 
// generated by      : Saurabh
// generated from    : C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\test99\test112.idsng
// IDesignSpec rev   : idsbatch v4.16.26.2

//*** This code is generated with following settings ***
// Reg Width                  : 8
// Address Unit               : 8
// C++ Types int              : hwint
// Bus Type                   : PROPRIETARY
// BigEndian                  : false
// LittleEndian               : false
// Dist. Decode and Readback  : false
//--------------------------------------------------------------------------------------------------------------- 
addrmap test112 {
  name = "test112 Address Map";

   
   
   
  reg regname { 
     regwidth = 32;
    field {
      hw = r;
      sw = rw;
      

      desc = "this is OOOO"; 
    } f[8:8] = 1'h1;
    field {
      hw = r;
      sw = rw;
      

      desc = "this is OOOO"; 
    } f2[1:1] = 1'h0;
    field {
      hw = r;
      sw = rw;
      
    } f3[31:26] = 6'h01;

  };
 
   
  reg regname2 { 
     regwidth = 32;
    field {
      hw = r;
      sw = rw;
      

      desc = "this is OOOO"; 
    } f[0:0] = 1'h1;
    field {
      hw = r;
      sw = rw;
      

      desc = "this is OOnre"; 
    } f2[1:1] = 1'h0;
    field {
      hw = r;
      sw = rw;
      
    } f3[7:2] = 6'h01;

  };
 
   

  regname regname @0x0000;

  regname2 regname2 @0x0004;

};