Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  2 15:38:59 2023
| Host         : DESKTOP-FITMNKL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file microcontroller_timing_summary_routed.rpt -pb microcontroller_timing_summary_routed.pb -rpx microcontroller_timing_summary_routed.rpx -warn_on_violation
| Design       : microcontroller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  129         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (257)
5. checking no_input_delay (16)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (129)
--------------------------
 There are 129 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (257)
--------------------------------------------------
 There are 257 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  269          inf        0.000                      0                  269           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           269 Endpoints
Min Delay           269 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            MEMORY/s6_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.103ns  (logic 3.522ns (23.322%)  route 11.581ns (76.678%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          1.613     9.844    MEMORY/test_reg1_OBUF[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  MEMORY/s1[3]_i_48/O
                         net (fo=1, routed)           0.000     9.968    MEMORY/s1[3]_i_48_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.518 r  MEMORY/s1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.518    MEMORY/s1_reg[3]_i_16_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.852 r  MEMORY/s1_reg[7]_i_24/O[1]
                         net (fo=1, routed)           1.092    11.944    MEMORY/s1_reg[7]_i_24_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.303    12.247 r  MEMORY/s1[5]_i_7/O
                         net (fo=1, routed)           0.000    12.247    MEMORY/s1[5]_i_7_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    12.461 r  MEMORY/s1_reg[5]_i_3/O
                         net (fo=1, routed)           0.663    13.124    MEMORY/s1_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.297    13.421 r  MEMORY/s1[5]_i_1/O
                         net (fo=16, routed)          1.682    15.103    MEMORY/s1[5]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  MEMORY/s6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            MEMORY/s7_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.103ns  (logic 3.522ns (23.322%)  route 11.581ns (76.678%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          1.613     9.844    MEMORY/test_reg1_OBUF[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  MEMORY/s1[3]_i_48/O
                         net (fo=1, routed)           0.000     9.968    MEMORY/s1[3]_i_48_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.518 r  MEMORY/s1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.518    MEMORY/s1_reg[3]_i_16_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.852 r  MEMORY/s1_reg[7]_i_24/O[1]
                         net (fo=1, routed)           1.092    11.944    MEMORY/s1_reg[7]_i_24_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.303    12.247 r  MEMORY/s1[5]_i_7/O
                         net (fo=1, routed)           0.000    12.247    MEMORY/s1[5]_i_7_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    12.461 r  MEMORY/s1_reg[5]_i_3/O
                         net (fo=1, routed)           0.663    13.124    MEMORY/s1_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.297    13.421 r  MEMORY/s1[5]_i_1/O
                         net (fo=16, routed)          1.682    15.103    MEMORY/s1[5]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  MEMORY/s7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            MEMORY/s0_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.019ns  (logic 3.522ns (23.452%)  route 11.497ns (76.548%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          1.613     9.844    MEMORY/test_reg1_OBUF[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  MEMORY/s1[3]_i_48/O
                         net (fo=1, routed)           0.000     9.968    MEMORY/s1[3]_i_48_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.518 r  MEMORY/s1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.518    MEMORY/s1_reg[3]_i_16_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.852 r  MEMORY/s1_reg[7]_i_24/O[1]
                         net (fo=1, routed)           1.092    11.944    MEMORY/s1_reg[7]_i_24_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.303    12.247 r  MEMORY/s1[5]_i_7/O
                         net (fo=1, routed)           0.000    12.247    MEMORY/s1[5]_i_7_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    12.461 r  MEMORY/s1_reg[5]_i_3/O
                         net (fo=1, routed)           0.663    13.124    MEMORY/s1_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.297    13.421 r  MEMORY/s1[5]_i_1/O
                         net (fo=16, routed)          1.598    15.019    MEMORY/s1[5]_i_1_n_0
    SLICE_X10Y25         FDRE                                         r  MEMORY/s0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            MEMORY/sB_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.971ns  (logic 3.522ns (23.527%)  route 11.448ns (76.473%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          1.613     9.844    MEMORY/test_reg1_OBUF[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  MEMORY/s1[3]_i_48/O
                         net (fo=1, routed)           0.000     9.968    MEMORY/s1[3]_i_48_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.518 r  MEMORY/s1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.518    MEMORY/s1_reg[3]_i_16_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.852 r  MEMORY/s1_reg[7]_i_24/O[1]
                         net (fo=1, routed)           1.092    11.944    MEMORY/s1_reg[7]_i_24_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.303    12.247 r  MEMORY/s1[5]_i_7/O
                         net (fo=1, routed)           0.000    12.247    MEMORY/s1[5]_i_7_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    12.461 r  MEMORY/s1_reg[5]_i_3/O
                         net (fo=1, routed)           0.663    13.124    MEMORY/s1_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.297    13.421 r  MEMORY/s1[5]_i_1/O
                         net (fo=16, routed)          1.550    14.971    MEMORY/s1[5]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  MEMORY/sB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            MEMORY/s3_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.953ns  (logic 3.522ns (23.555%)  route 11.431ns (76.445%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          1.613     9.844    MEMORY/test_reg1_OBUF[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  MEMORY/s1[3]_i_48/O
                         net (fo=1, routed)           0.000     9.968    MEMORY/s1[3]_i_48_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.518 r  MEMORY/s1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.518    MEMORY/s1_reg[3]_i_16_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.852 r  MEMORY/s1_reg[7]_i_24/O[1]
                         net (fo=1, routed)           1.092    11.944    MEMORY/s1_reg[7]_i_24_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.303    12.247 r  MEMORY/s1[5]_i_7/O
                         net (fo=1, routed)           0.000    12.247    MEMORY/s1[5]_i_7_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    12.461 r  MEMORY/s1_reg[5]_i_3/O
                         net (fo=1, routed)           0.663    13.124    MEMORY/s1_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.297    13.421 r  MEMORY/s1[5]_i_1/O
                         net (fo=16, routed)          1.532    14.953    MEMORY/s1[5]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  MEMORY/s3_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            MEMORY/s5_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.953ns  (logic 3.522ns (23.555%)  route 11.431ns (76.445%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          1.613     9.844    MEMORY/test_reg1_OBUF[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  MEMORY/s1[3]_i_48/O
                         net (fo=1, routed)           0.000     9.968    MEMORY/s1[3]_i_48_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.518 r  MEMORY/s1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.518    MEMORY/s1_reg[3]_i_16_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.852 r  MEMORY/s1_reg[7]_i_24/O[1]
                         net (fo=1, routed)           1.092    11.944    MEMORY/s1_reg[7]_i_24_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.303    12.247 r  MEMORY/s1[5]_i_7/O
                         net (fo=1, routed)           0.000    12.247    MEMORY/s1[5]_i_7_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    12.461 r  MEMORY/s1_reg[5]_i_3/O
                         net (fo=1, routed)           0.663    13.124    MEMORY/s1_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.297    13.421 r  MEMORY/s1[5]_i_1/O
                         net (fo=16, routed)          1.532    14.953    MEMORY/s1[5]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  MEMORY/s5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            test_reg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.901ns  (logic 5.230ns (35.098%)  route 9.671ns (64.902%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          3.140    11.371    test_reg1_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.901 r  test_reg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.901    test_reg1[1]
    E19                                                               r  test_reg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            MEMORY/sE_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.890ns  (logic 3.313ns (22.251%)  route 11.577ns (77.749%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          1.613     9.844    MEMORY/test_reg1_OBUF[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  MEMORY/s1[3]_i_48/O
                         net (fo=1, routed)           0.000     9.968    MEMORY/s1[3]_i_48_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.608 r  MEMORY/s1_reg[3]_i_16/O[3]
                         net (fo=1, routed)           0.960    11.568    MEMORY/s1_reg[3]_i_16_n_4
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.306    11.874 r  MEMORY/s1[3]_i_7/O
                         net (fo=1, routed)           0.000    11.874    MEMORY/s1[3]_i_7_n_0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I1_O)      0.245    12.119 r  MEMORY/s1_reg[3]_i_3/O
                         net (fo=1, routed)           0.873    12.991    MEMORY/s1_reg[3]_i_3_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I2_O)        0.298    13.289 r  MEMORY/s1[3]_i_1/O
                         net (fo=16, routed)          1.601    14.890    MEMORY/s1[3]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  MEMORY/sE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            MEMORY/s1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.830ns  (logic 3.522ns (23.751%)  route 11.308ns (76.249%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          1.613     9.844    MEMORY/test_reg1_OBUF[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  MEMORY/s1[3]_i_48/O
                         net (fo=1, routed)           0.000     9.968    MEMORY/s1[3]_i_48_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.518 r  MEMORY/s1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.518    MEMORY/s1_reg[3]_i_16_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.852 r  MEMORY/s1_reg[7]_i_24/O[1]
                         net (fo=1, routed)           1.092    11.944    MEMORY/s1_reg[7]_i_24_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.303    12.247 r  MEMORY/s1[5]_i_7/O
                         net (fo=1, routed)           0.000    12.247    MEMORY/s1[5]_i_7_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    12.461 r  MEMORY/s1_reg[5]_i_3/O
                         net (fo=1, routed)           0.663    13.124    MEMORY/s1_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.297    13.421 r  MEMORY/s1[5]_i_1/O
                         net (fo=16, routed)          1.409    14.830    MEMORY/s1[5]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  MEMORY/s1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command[9]
                            (input port)
  Destination:            MEMORY/sF_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.815ns  (logic 3.522ns (23.775%)  route 11.293ns (76.225%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  command[9] (IN)
                         net (fo=0)                   0.000     0.000    command[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  command_IBUF[9]_inst/O
                         net (fo=49, routed)          5.851     7.303    MEMORY/test_address1_OBUF[1]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  MEMORY/test_reg1_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.680     8.107    MEMORY/test_reg1_OBUF[1]_inst_i_5_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  MEMORY/test_reg1_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          1.613     9.844    MEMORY/test_reg1_OBUF[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.968 r  MEMORY/s1[3]_i_48/O
                         net (fo=1, routed)           0.000     9.968    MEMORY/s1[3]_i_48_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.518 r  MEMORY/s1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.518    MEMORY/s1_reg[3]_i_16_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.852 r  MEMORY/s1_reg[7]_i_24/O[1]
                         net (fo=1, routed)           1.092    11.944    MEMORY/s1_reg[7]_i_24_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.303    12.247 r  MEMORY/s1[5]_i_7/O
                         net (fo=1, routed)           0.000    12.247    MEMORY/s1[5]_i_7_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    12.461 r  MEMORY/s1_reg[5]_i_3/O
                         net (fo=1, routed)           0.663    13.124    MEMORY/s1_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.297    13.421 r  MEMORY/s1[5]_i_1/O
                         net (fo=16, routed)          1.394    14.815    MEMORY/s1[5]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  MEMORY/sF_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU/T_Flip_Flop.aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.168     0.309    CU/enable_write_memory
    SLICE_X7Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  CU/T_Flip_Flop.aux_i_1/O
                         net (fo=1, routed)           0.000     0.354    CU/T_Flip_Flop.aux_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  CU/T_Flip_Flop.aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/s8_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.186ns (31.119%)  route 0.412ns (68.881%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.245     0.386    CU/enable_write_memory
    SLICE_X6Y18          LUT5 (Prop_lut5_I0_O)        0.045     0.431 r  CU/s8[7]_i_1/O
                         net (fo=8, routed)           0.167     0.598    MEMORY/s8
    SLICE_X5Y17          FDRE                                         r  MEMORY/s8_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/sC_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.186ns (30.182%)  route 0.430ns (69.818%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.298     0.439    CU/enable_write_memory
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.045     0.484 r  CU/sC[7]_i_1/O
                         net (fo=8, routed)           0.132     0.616    MEMORY/sC
    SLICE_X7Y20          FDRE                                         r  MEMORY/sC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/sC_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.186ns (30.182%)  route 0.430ns (69.818%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.298     0.439    CU/enable_write_memory
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.045     0.484 r  CU/sC[7]_i_1/O
                         net (fo=8, routed)           0.132     0.616    MEMORY/sC
    SLICE_X7Y20          FDRE                                         r  MEMORY/sC_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/s9_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.184ns (29.500%)  route 0.440ns (70.500%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.245     0.386    CU/enable_write_memory
    SLICE_X6Y18          LUT5 (Prop_lut5_I0_O)        0.043     0.429 r  CU/s9[7]_i_1/O
                         net (fo=8, routed)           0.195     0.624    MEMORY/s9
    SLICE_X3Y18          FDRE                                         r  MEMORY/s9_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/sD_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.189ns (29.771%)  route 0.446ns (70.229%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.298     0.439    CU/enable_write_memory
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.048     0.487 r  CU/sD[7]_i_1/O
                         net (fo=8, routed)           0.148     0.635    MEMORY/sD
    SLICE_X4Y21          FDRE                                         r  MEMORY/sD_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/s9_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.184ns (28.509%)  route 0.461ns (71.491%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.245     0.386    CU/enable_write_memory
    SLICE_X6Y18          LUT5 (Prop_lut5_I0_O)        0.043     0.429 r  CU/s9[7]_i_1/O
                         net (fo=8, routed)           0.217     0.645    MEMORY/s9
    SLICE_X2Y19          FDRE                                         r  MEMORY/s9_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/sD_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.693ns  (logic 0.189ns (27.285%)  route 0.504ns (72.715%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.298     0.439    CU/enable_write_memory
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.048     0.487 r  CU/sD[7]_i_1/O
                         net (fo=8, routed)           0.206     0.693    MEMORY/sD
    SLICE_X3Y20          FDRE                                         r  MEMORY/sD_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/sD_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.189ns (26.200%)  route 0.532ns (73.800%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.298     0.439    CU/enable_write_memory
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.048     0.487 r  CU/sD[7]_i_1/O
                         net (fo=8, routed)           0.234     0.721    MEMORY/sD
    SLICE_X6Y16          FDRE                                         r  MEMORY/sD_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/s9_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.184ns (25.103%)  route 0.549ns (74.897%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=17, routed)          0.245     0.386    CU/enable_write_memory
    SLICE_X6Y18          LUT5 (Prop_lut5_I0_O)        0.043     0.429 r  CU/s9[7]_i_1/O
                         net (fo=8, routed)           0.304     0.733    MEMORY/s9
    SLICE_X8Y20          FDRE                                         r  MEMORY/s9_reg[2]/CE
  -------------------------------------------------------------------    -------------------





