Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Sep 18 19:43:04 2022
| Host         : DESKTOP-3I9R82P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Controlador_Farol_control_sets_placed.rpt
| Design       : Controlador_Farol
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+-------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------+-------------------+------------------+----------------+
|  CLKin_IBUF_BUFG |               |                   |                2 |              2 |
|  sinalCLK/CLK    |               |                   |                1 |              3 |
|  CLKin_IBUF_BUFG |               | sinalCLK/newClock |                7 |             25 |
+------------------+---------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


