//
// Generated by Microsoft (R) HLSL Shader Compiler 9.29.952.3111
//
// Parameters:
//
//   float4 BatchFloat[192];
//
//
// Registers:
//
//   Name         Reg   Size
//   ------------ ----- ----
//   BatchFloat   c6     192
//

    vs_3_0
    def c0, 4, 1, 0, 0
    dcl_position v0
    dcl_color v1
    dcl_texcoord v2
    dcl_blendindices v3
    dcl_texcoord o0.xy
    dcl_color o1
    dcl_position o2
    mad r0.x, v3.x, c0.x, c0.y
    mul r0.y, c0.x, v3.x
    frc r0.y, r0.y
    add r0.x, r0.x, -r0.y
    mad r0.y, v3.x, c0.x, -r0.y
    mova a0.xy, r0.yxzw
    mov r0, c6[a0.y]
    mad o1, v1, r0, c6[a0.x]
    dp4 o2.x, v0, c8[a0.x]
    dp4 o2.y, v0, c9[a0.x]
    mov o0.xy, v2
    mov o2.zw, v0

// approximately 12 instruction slots used
