Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<840fd9a4> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /home/sbosse/proj/conpro/test/random/src/cp
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
TDI: Opening tools file <tools>...
  Searching tools file <tools.def>...
  Opening tools file </opt/Conpro2/toolset/tools.def>...
  Info [line 5]: Added synthesis tool defintion <generic>, version 1.02.
  Info [line 25]: Added synthesis tool defintion <xilinx6>, version 1.02.
  Info [line 169]: Added synthesis tool defintion <alliance>, version 1.02.
  Info [line 191]: Added synthesis tool defintion <leonardo>, version 1.02.
  Info [line 213]: Added synthesis tool defintion <actel>, version 1.02.
  Info [line 235]: Added synthesis tool defintion <synplicity89>, version 1.02.
  Info [line 257]: Added synthesis tool defintion <synplicity89_xilinx6>, version 1.02.
TDI: Opening tool <xilinx6>...
  Searching tool file <xilinx6.tool>...
  Opening tool file </opt/Conpro2/toolset/xilinx6.tool>...
Searching Conpro file <t.cp>...
Opening file <t.cp>...
Compiling module <t>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <Timer>...
      Searching module file <timer.mod>...
      Opening module file </opt/Conpro2/lib/timer.mod>...
      EMI [Object Timer.timer.root]#init: Initializing module ...
      EMI <Object Timer.timer.root>: creating rules for module...
      Added module <Timer>.
        EMI <Timer>: adding object type <timer>...
    Added module <System>.
    EMI <Object Sys.sys.root>: creating object <sys>...
      EMI [Object Sys.sys.sys]#read_methods: added method <clock>.
      EMI [Object Sys.sys.sys]#read_methods: added method <clock_level>.
      EMI [Object Sys.sys.sys]#read_methods: added method <reset_level>.
      EMI [Object Sys.sys.sys]#read_methods: added method <reset_internal>.
      EMI [Object Sys.sys.sys]#read_methods: added method <simu_cycles>.
      EMI [Object Sys.sys.sys]#read_methods: added method <simu_res>.
      EMI [Object Sys.sys.sys]#read_methods: added method <target>.
      EMI [Object Sys.sys.sys]#read_methods: added method <expr_type>.
    EMI <Object Sys.sys.sys>: creating rules for module...
    EMI <Object Timer.timer.root>: creating object <t>...
      EMI [Object Timer.timer.t]#read_methods: added method <init>.
      EMI [Object Timer.timer.t]#read_methods: added method <time>.
      EMI [Object Timer.timer.t]#read_methods: added method <await>.
      EMI [Object Timer.timer.t]#read_methods: added method <wakeup>.
      EMI [Object Timer.timer.t]#read_methods: added method <start>.
      EMI [Object Timer.timer.t]#read_methods: added method <stop>.
      EMI [Object Timer.timer.t]#read_methods: added method <mode>.
      EMI [Object Timer.timer.t]#read_methods: added method <sig_action>.
    EMI <Object Timer.timer.t>: creating rules for module...
  Analyzing function blocks...
  Analyzing processes...
    Info [line 7]: Analyzing process <p_0>...
      Analyzing process <p_0>...
    Info [line 22]: Analyzing process <p_1>...
      Analyzing process <p_1>...
    Info [line 22]: Analyzing process <p_2>...
      Analyzing process <p_2>...
    Info [line 22]: Analyzing process <p_3>...
      Analyzing process <p_3>...
    Info [line 28]: Analyzing process <main>...
      Analyzing process <main>...
        Warning [line 33]: Changing non block array <p> to dynamic selection mode.
  Performing program graph transformations and optimization for module <T>...
    in process <p_0>...
      Resolving object dependencies for process <p_0>...
    in process <p_1>...
      Resolving object dependencies for process <p_1>...
    in process <p_2>...
      Resolving object dependencies for process <p_2>...
    in process <p_3>...
      Resolving object dependencies for process <p_3>...
    in process <main>...
      Resolving object dependencies for process <main>...
  Resolving object dependencies for process <MOD_T>...
  Found 13 primary toplevel symbols.
  Found 5 processes.
  Found 0 shared function blocks.
Synthesizing main module <T>...
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <T.p_0>
        Removed 0 instructions(s).
      in process <T.p_1>
        Removed 0 instructions(s).
      in process <T.p_2>
        Removed 0 instructions(s).
      in process <T.p_3>
        Removed 0 instructions(s).
      in process <T.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p_0> ...
      ... in process <p_1> ...
      ... in process <p_2> ...
      ... in process <p_3> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <T.p_0>
        Removed 0 operand(s).
      in process <T.p_1>
        Removed 0 operand(s).
      in process <T.p_2>
        Removed 0 operand(s).
      in process <T.p_3>
        Removed 0 operand(s).
      in process <T.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 0.
  Resolving object guards...
    Found 1 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
  EMI [Object Timer.timer.t]#compiler: Compiling external module interface...
  EMI [Object Timer.timer.t]#compiler: Environment is 
    [$arch001(d)=[1],$arch002(d)=[2],$time(i)=[1000,2000],
     $sig(?)=[?],$sig_action_level(?)=[?],$sig_def_level(?)=[?],$mode(d)=[0,0],
     $P(s)=[main,MOD_T,p_3,
    p_2,p_1,p_0],$P.init(s)=[main],$P.time(s)=[main,MOD_T],$P.await(s)=[p_3,p_2,p_1,p_0],
     $P.wakeup(s)=[],$P.start(s)=[main],$P.stop(s)=[],$P.mode(s)=[main],
     $P.sig_action(s)=[],$clock(d)=[10000000],$clock_level(d)=[1],$reset_level(d)=[1],
     $reset_internal(d)=[0],$state_enc(s)=[binary],$targets(s)=[xc18v01,xc2s100-tq144-5],$simu_cycles(d)=[300,50],
     $simu_res(d)=[0],$expr_type(s)=[flat],$synth_tool(?)=[?],$logic_type(s)=[std_logic],
     $alu_top_expr(d)=[1],$alu_thres(d)=[8]]
  Synthesizing process instructions...
    in process <T.p_0>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p_0>...
      Binding MicroCode instructions...
      Extracting ALU for process <p_0>...
      Post type alignment of expressions for process <p_0>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p_0>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p_0>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p_0>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p_0>...
        8 states created.
      Calculating block frame time estimations for process <p_0>...
    in process <T.p_1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p_1>...
      Binding MicroCode instructions...
      Extracting ALU for process <p_1>...
      Post type alignment of expressions for process <p_1>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p_1>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p_1>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p_1>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p_1>...
        8 states created.
      Calculating block frame time estimations for process <p_1>...
    in process <T.p_2>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p_2>...
      Binding MicroCode instructions...
      Extracting ALU for process <p_2>...
      Post type alignment of expressions for process <p_2>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p_2>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p_2>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p_2>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p_2>...
        8 states created.
      Calculating block frame time estimations for process <p_2>...
    in process <T.p_3>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p_3>...
      Binding MicroCode instructions...
      Extracting ALU for process <p_3>...
      Post type alignment of expressions for process <p_3>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p_3>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p_3>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p_3>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p_3>...
        8 states created.
      Calculating block frame time estimations for process <p_3>...
    in process <T.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Post type alignment of expressions for process <main>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        10 states created.
      Calculating block frame time estimations for process <main>...
  Creating entity <t_p_0>...
    Emitting state list for process <p_0>...
    Emitting state machine for process <p_0>...
    Port width: 15 bits
  Creating entity <t_p_1>...
    Emitting state list for process <p_1>...
    Emitting state machine for process <p_1>...
    Port width: 15 bits
  Creating entity <t_p_2>...
    Emitting state list for process <p_2>...
    Emitting state machine for process <p_2>...
    Port width: 15 bits
  Creating entity <t_p_3>...
    Emitting state list for process <p_3>...
    Emitting state machine for process <p_3>...
    Port width: 15 bits
  Creating entity <t_main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 14 bits
  Creating entity <t>...
    Creating global register <d> [DT_logic 4, scheduler=PRIOstat #rd=4 #wr=4]...
    EMI [Object Timer.timer.t]#read_process: compiling #process.TIMER_t_SCHED section...
  Emitting MicroCode for module T...
  Emitting object file for module T...
  Emitting MicroCode for process p_0...
  Emitting MicroCode for process p_1...
  Emitting MicroCode for process p_2...
  Emitting MicroCode for process p_3...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.p_0>: emitting MicroCode for process <p_0>.
  UCI <ucode.uci_out.p_1>: emitting MicroCode for process <p_1>.
  UCI <ucode.uci_out.p_2>: emitting MicroCode for process <p_2>.
  UCI <ucode.uci_out.p_3>: emitting MicroCode for process <p_3>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
Info : Emitting block frame informations in file <t.ft>...
TDI [Tool xilinx6.root]#new_obj: creating object <t>...
TDI [Tool xilinx6.t]#compile_all: Initializing tool ...
    TDI [Tool xilinx6.t]#read_parameters: compiling #parameter section...
    TDI [Tool xilinx6.t]#read_parameters: compiling #parameter section...
    TDI [Tool xilinx6.t]#read_parameters: compiling #parameter section...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <check>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <init>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <finish>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <make_xst_runscript>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <make_proj>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <do_synth>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <do_scram>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <do_trans>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <do_map>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <do_place>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <do_bitgen>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <do_ucf>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <do_prom>...
    TDI [Tool xilinx6.t]#read_funs: compiling #fun section <do_fpga>...
    TDI [Tool xilinx6.t]#read_targets: compiling #target section <init>...
    TDI [Tool xilinx6.t]#read_targets: compiling #target section <vhdl>...
    TDI [Tool xilinx6.t]#read_targets: compiling #target section <synth>...
    TDI [Tool xilinx6.t]#read_targets: compiling #target section <tech>...
    TDI [Tool xilinx6.t]#read_targets: compiling #target section <svf>...
    TDI [Tool xilinx6.t]#read_targets: compiling #target section <ucf>...
TDI [Tool xilinx6.t]#compiler_all: Compiling tool ...
    TDI [Tool xilinx6.t]#emit: Creating build script <t.xilinx6.tool.sh>...
        TDI [Tool xilinx6.t]: Environment is:
    PROM=[get_opt()],target_device=[|"xc2s100","xc18v01"|],
    target_class=[|"xc2s","unknown"|],TOP=[("MOD_") +.s ($proj)],
    LOG=[($proj) +.s (".log")],SRCDIR=["."],
    SCRAM=[$],clock=["10000000"],
    vhdl=[|"t","t_p_0","t_p_1",
    "t_p_2","t_p_3","t_main"|],syn_synth_set=[|"fsm_extract YES","fsm_encoding Sequential","fsm_style lut",
    "mux_extract YES","mux_style Auto","ram_extract Yes","ram_style Block",
    "rom_extract Yes","rom_style Auto","mult_style lut","priority_extract Yes",
    "shreg_extract Yes","decoder_extract Yes","shift_extract Yes","opt_mode speed",
    "opt_level 1","iobuf YES","iob Auto","max_fanout 100",
    "xor_collapse Yes","resource_sharing Yes","slice_packing Yes","slice_utilization_ratio 100",
    "slice_utilization_ratio_maxmargin 5","bufg 4","register_duplication Yes","register_balancing No",
    "equivalent_register_removal Yes","optimize_primitives No","tristate2logic No","glob_opt AllClockNets","iuc NO"|],
    VHDL=[|$|],target_speed=[|"5"|],
    syn_tech_set_par=[|"t 1"|],BITGEN_CONF=[get_opt()],
    target_library=[|"xis2","unknown"|],DUP=["tee"],
    RECLEN=[get_opt()],SYNSET=[$],
    period=["100"],DEVICE=[get_opt()],
    SPEED=[get_opt()],XILINX=[$],
    target_package=[|"tq144"|],syn_tech_set_map=[|"pr b","k 4","c 100","tx off"|],
    DESIGN=[$proj],port=[|"d_RD:out:std_logic_vector:3 downto 0","CLK:in:std_logic","RESET:in:std_logic"|],
    reclen=["1024"],target=[|"xc2s100-tq144-5","xc18v01"|],
    MAPSET=[$],target_family=[|"spartan2","unknown"|],
    proj=["t"],PARSET=[$],
    res=[$],OBJDIR=["obj"],
    bitgen_conf=["-g Gclkdel0:11111 -g Gclkdel1:11111 -g Gclkdel2:11111 -g Gclkdel3:11111 -g ConfigRate:4 -g DebugBitstream:No -g Binary:no -g CclkPin:PullUp -g M0Pin:PullUp -g M1Pin:PullUp -g M2Pin:PullUp -g ProgPin:PullUp -g DonePin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g StartUpClk:CClk -g DONE_cycle:4"],simu_cycles=["300"]
Total CPU time consumed: 1.2 seconds.
Total time elapsed: 2.0 seconds.
