-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--HB1_ram_rom_data_reg[0] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] at FF_X6_Y2_N13
--register power-up is low

HB1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L5, HB1L40, HB1_ram_rom_data_reg[1], HB1L20, HB1L45);


--T1_result_reg[0] is processor:top_inst|add_sub:L7|result_reg[0] at FF_X34_Y4_N25
--register power-up is low

T1_result_reg[0] = DFFEAS(T1L47, GLOBAL(A1L23), !S3_RisingEdge,  , T1_next_state.write_work, Z1L1,  ,  , T1_WideOr0);


--T1_result_reg[1] is processor:top_inst|add_sub:L7|result_reg[1] at FF_X34_Y4_N19
--register power-up is low

T1_result_reg[1] = DFFEAS(T1L49, GLOBAL(A1L23), !S3_RisingEdge,  , T1_next_state.write_work, Z1L2,  ,  , T1_WideOr0);


--T1_result_reg[2] is processor:top_inst|add_sub:L7|result_reg[2] at FF_X34_Y4_N28
--register power-up is low

T1_result_reg[2] = DFFEAS(T1L51, GLOBAL(A1L23), !S3_RisingEdge,  , T1_next_state.write_work, Z1L3,  ,  , T1_WideOr0);


--T1_result_reg[3] is processor:top_inst|add_sub:L7|result_reg[3] at FF_X34_Y4_N38
--register power-up is low

T1_result_reg[3] = DFFEAS(T1L53, GLOBAL(A1L23), !S3_RisingEdge,  , T1_next_state.write_work, Z1L4,  ,  , T1_WideOr0);


--T1_result_reg[4] is processor:top_inst|add_sub:L7|result_reg[4] at FF_X34_Y4_N41
--register power-up is low

T1_result_reg[4] = DFFEAS(T1L55, GLOBAL(A1L23), !S3_RisingEdge,  , T1_next_state.write_work, Z1L5,  ,  , T1_WideOr0);


--T1_result_reg[5] is processor:top_inst|add_sub:L7|result_reg[5] at FF_X34_Y4_N23
--register power-up is low

T1_result_reg[5] = DFFEAS(T1L57, GLOBAL(A1L23), !S3_RisingEdge,  , T1_next_state.write_work, Z1L6,  ,  , T1_WideOr0);


--T1_result_reg[7] is processor:top_inst|add_sub:L7|result_reg[7] at FF_X34_Y4_N32
--register power-up is low

T1_result_reg[7] = DFFEAS(T1L61, GLOBAL(A1L23), !S3_RisingEdge,  , T1_next_state.write_work, Z1L8,  ,  , T1_WideOr0);


--T1_result_reg[6] is processor:top_inst|add_sub:L7|result_reg[6] at FF_X34_Y4_N34
--register power-up is low

T1_result_reg[6] = DFFEAS(T1L59, GLOBAL(A1L23), !S3_RisingEdge,  , T1_next_state.write_work, Z1L7,  ,  , T1_WideOr0);


--GB1_q_a[0] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[0] at M10K_X5_Y2_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 20, Port B Depth: 32, Port B Width: 20
--Port A Logical Depth: 32, Port A Logical Width: 12, Port B Logical Depth: 32, Port B Logical Width: 12
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0] = GB1_q_a[0]_PORT_A_data_out_reg[0];

--GB1_q_b[0] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[0] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[0] = GB1_q_b[0]_PORT_B_data_out[0];

--GB1_q_a[11] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[11] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[11] = GB1_q_a[0]_PORT_A_data_out_reg[11];

--GB1_q_a[10] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[10] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[10] = GB1_q_a[0]_PORT_A_data_out_reg[10];

--GB1_q_a[9] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[9] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[9] = GB1_q_a[0]_PORT_A_data_out_reg[9];

--GB1_q_a[8] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[8] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[8] = GB1_q_a[0]_PORT_A_data_out_reg[8];

--GB1_q_a[7] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[7] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[7] = GB1_q_a[0]_PORT_A_data_out_reg[7];

--GB1_q_a[6] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[6] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[6] = GB1_q_a[0]_PORT_A_data_out_reg[6];

--GB1_q_a[5] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[5] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[5] = GB1_q_a[0]_PORT_A_data_out_reg[5];

--GB1_q_a[4] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[4] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[4] = GB1_q_a[0]_PORT_A_data_out_reg[4];

--GB1_q_a[3] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[3] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[3] = GB1_q_a[0]_PORT_A_data_out_reg[3];

--GB1_q_a[2] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[2] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[2] = GB1_q_a[0]_PORT_A_data_out_reg[2];

--GB1_q_a[1] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_a[1] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L23);
GB1_q_a[0]_clock_1 = A1L5;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[1] = GB1_q_a[0]_PORT_A_data_out_reg[1];

--GB1_q_b[11] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[11] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[11] = GB1_q_b[0]_PORT_B_data_out[11];

--GB1_q_b[10] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[10] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[10] = GB1_q_b[0]_PORT_B_data_out[10];

--GB1_q_b[9] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[9] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[9] = GB1_q_b[0]_PORT_B_data_out[9];

--GB1_q_b[8] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[8] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[8] = GB1_q_b[0]_PORT_B_data_out[8];

--GB1_q_b[7] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[7] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[7] = GB1_q_b[0]_PORT_B_data_out[7];

--GB1_q_b[6] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[6] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[6] = GB1_q_b[0]_PORT_B_data_out[6];

--GB1_q_b[5] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[5] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[5] = GB1_q_b[0]_PORT_B_data_out[5];

--GB1_q_b[4] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[4] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[4] = GB1_q_b[0]_PORT_B_data_out[4];

--GB1_q_b[3] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[3] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[3] = GB1_q_b[0]_PORT_B_data_out[3];

--GB1_q_b[2] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[2] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[2] = GB1_q_b[0]_PORT_B_data_out[2];

--GB1_q_b[1] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|altsyncram_pe73:altsyncram1|q_b[1] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , , , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], , , , , , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(D1L4Q, D1_count_sig[1], D1_count_sig[2], D1_count_sig[3], D1_count_sig[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L28Q, HB1_ram_rom_addr_reg[2], HB1L31Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L23);
GB1_q_b[0]_clock_1 = A1L5;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[1] = GB1_q_b[0]_PORT_B_data_out[1];


--HB1_ram_rom_data_reg[1] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] at FF_X6_Y2_N10
--register power-up is low

HB1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L5, HB1L42, HB1_ram_rom_data_reg[2], HB1L20, HB1L45);


--V1_result[0] is processor:top_inst|add_sub:L7|alu:alu_def|result[0] at FF_X35_Y3_N1
--register power-up is low

V1_result[0] = DFFEAS(V1L383, GLOBAL(A1L23), A1L117,  ,  , V1L380,  ,  , W2_prev_data_2[1]);


--Z1_ram_mem[1][0] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][0] at FF_X34_Y3_N29
--register power-up is low

Z1_ram_mem[1][0] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L21, T1L33,  , !A1L117, VCC);


--Z1_ram_mem[0][0] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][0] at FF_X35_Y4_N53
--register power-up is low

Z1_ram_mem[0][0] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L17, T1L33,  , !A1L117, VCC);


--V1_result[1] is processor:top_inst|add_sub:L7|alu:alu_def|result[1] at FF_X35_Y3_N10
--register power-up is low

V1_result[1] = DFFEAS(V1L385, GLOBAL(A1L23), A1L117,  ,  , V1L379,  ,  , W2_prev_data_2[1]);


--Z1_ram_mem[1][1] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][1] at FF_X30_Y3_N29
--register power-up is low

Z1_ram_mem[1][1] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L21, T1L34,  , !A1L117, VCC);


--Z1_ram_mem[0][1] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][1] at FF_X30_Y3_N5
--register power-up is low

Z1_ram_mem[0][1] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L17, T1L34,  , !A1L117, VCC);


--V1_result[2] is processor:top_inst|add_sub:L7|alu:alu_def|result[2] at FF_X35_Y3_N40
--register power-up is low

V1_result[2] = DFFEAS(V1L387, GLOBAL(A1L23), A1L117,  ,  , V1L378,  ,  , W2_prev_data_2[1]);


--Z1_ram_mem[1][2] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][2] at FF_X31_Y3_N53
--register power-up is low

Z1_ram_mem[1][2] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L21, T1L35,  , !A1L117, VCC);


--Z1_ram_mem[0][2] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][2] at FF_X31_Y3_N5
--register power-up is low

Z1_ram_mem[0][2] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L17, T1L35,  , !A1L117, VCC);


--V1_result[3] is processor:top_inst|add_sub:L7|alu:alu_def|result[3] at FF_X35_Y3_N34
--register power-up is low

V1_result[3] = DFFEAS(V1L389, GLOBAL(A1L23), A1L117,  ,  , V1L377,  ,  , W2_prev_data_2[1]);


--Z1_ram_mem[1][3] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][3] at FF_X31_Y3_N35
--register power-up is low

Z1_ram_mem[1][3] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L21, T1L36,  , !A1L117, VCC);


--Z1_ram_mem[0][3] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][3] at FF_X31_Y3_N8
--register power-up is low

Z1_ram_mem[0][3] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L17, T1L36,  , !A1L117, VCC);


--V1_result[4] is processor:top_inst|add_sub:L7|alu:alu_def|result[4] at FF_X35_Y3_N13
--register power-up is low

V1_result[4] = DFFEAS(V1L391, GLOBAL(A1L23), A1L117,  ,  , V1L376,  ,  , W2_prev_data_2[1]);


--Z1_ram_mem[1][4] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][4] at FF_X33_Y3_N5
--register power-up is low

Z1_ram_mem[1][4] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L21, T1L37,  , !A1L117, VCC);


--Z1_ram_mem[0][4] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][4] at FF_X33_Y3_N56
--register power-up is low

Z1_ram_mem[0][4] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L17, T1L37,  , !A1L117, VCC);


--V1_result[5] is processor:top_inst|add_sub:L7|alu:alu_def|result[5] at FF_X35_Y3_N16
--register power-up is low

V1_result[5] = DFFEAS(V1L393, GLOBAL(A1L23), A1L117,  ,  , V1L375,  ,  , W2_prev_data_2[1]);


--Z1_ram_mem[1][5] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][5] at FF_X34_Y3_N17
--register power-up is low

Z1_ram_mem[1][5] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L21, T1L38,  , !A1L117, VCC);


--Z1_ram_mem[0][5] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][5] at FF_X34_Y3_N2
--register power-up is low

Z1_ram_mem[0][5] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L17, T1L38,  , !A1L117, VCC);


--V1_result[7] is processor:top_inst|add_sub:L7|alu:alu_def|result[7] at FF_X35_Y3_N55
--register power-up is low

V1_result[7] = DFFEAS(V1L397, GLOBAL(A1L23), A1L117,  ,  , V1L373,  ,  , W2_prev_data_2[1]);


--Z1_ram_mem[1][7] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][7] at FF_X34_Y3_N59
--register power-up is low

Z1_ram_mem[1][7] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L21, T1L40,  , !A1L117, VCC);


--Z1_ram_mem[0][7] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][7] at FF_X34_Y3_N8
--register power-up is low

Z1_ram_mem[0][7] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L17, T1L40,  , !A1L117, VCC);


--V1_result[6] is processor:top_inst|add_sub:L7|alu:alu_def|result[6] at FF_X35_Y3_N59
--register power-up is low

V1_result[6] = DFFEAS(V1L395, GLOBAL(A1L23), A1L117,  ,  , V1L374,  ,  , W2_prev_data_2[1]);


--Z1_ram_mem[1][6] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][6] at FF_X34_Y3_N56
--register power-up is low

Z1_ram_mem[1][6] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L21, T1L39,  , !A1L117, VCC);


--Z1_ram_mem[0][6] is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][6] at FF_X36_Y3_N4
--register power-up is low

Z1_ram_mem[0][6] = DFFEAS( , GLOBAL(A1L23),  ,  , Z1L17, T1L39,  , !A1L117, VCC);


--HB1_ram_rom_data_reg[2] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] at FF_X6_Y2_N1
--register power-up is low

HB1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L5, HB1L46, HB1_ram_rom_data_reg[3], HB1L20, HB1L45);


--V1L2 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~1 at MLABCELL_X34_Y3_N33
V1L2_adder_eqn = ( !W2_prev_data_2[0] $ (!W3L14Q) ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][0]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][0])) ) + ( V1L35 );
V1L2 = SUM(V1L2_adder_eqn);

--V1L3 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~2 at MLABCELL_X34_Y3_N33
V1L3_adder_eqn = ( !W2_prev_data_2[0] $ (!W3L14Q) ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][0]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][0])) ) + ( V1L35 );
V1L3 = CARRY(V1L3_adder_eqn);


--DB1L162 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~1 at LABCELL_X29_Y3_N27
DB1L162_adder_eqn = ( VCC ) + ( GND ) + ( DB1L167 );
DB1L162 = SUM(DB1L162_adder_eqn);


--V1_mul_result[0] is processor:top_inst|add_sub:L7|alu:alu_def|mul_result[0] at DSP_X32_Y2_N0
V1_mul_result[0] = EQUATION NOT SUPPORTED;

--V1_mul_result[1] is processor:top_inst|add_sub:L7|alu:alu_def|mul_result[1] at DSP_X32_Y2_N0
V1_mul_result[1] = EQUATION NOT SUPPORTED;

--V1_mul_result[2] is processor:top_inst|add_sub:L7|alu:alu_def|mul_result[2] at DSP_X32_Y2_N0
V1_mul_result[2] = EQUATION NOT SUPPORTED;

--V1_mul_result[3] is processor:top_inst|add_sub:L7|alu:alu_def|mul_result[3] at DSP_X32_Y2_N0
V1_mul_result[3] = EQUATION NOT SUPPORTED;

--V1_mul_result[4] is processor:top_inst|add_sub:L7|alu:alu_def|mul_result[4] at DSP_X32_Y2_N0
V1_mul_result[4] = EQUATION NOT SUPPORTED;

--V1_mul_result[5] is processor:top_inst|add_sub:L7|alu:alu_def|mul_result[5] at DSP_X32_Y2_N0
V1_mul_result[5] = EQUATION NOT SUPPORTED;

--V1_mul_result[6] is processor:top_inst|add_sub:L7|alu:alu_def|mul_result[6] at DSP_X32_Y2_N0
V1_mul_result[6] = EQUATION NOT SUPPORTED;

--V1_mul_result[7] is processor:top_inst|add_sub:L7|alu:alu_def|mul_result[7] at DSP_X32_Y2_N0
V1_mul_result[7] = EQUATION NOT SUPPORTED;


--V1L6 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~5 at MLABCELL_X34_Y3_N36
V1L6_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][1]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][1])) ) + ( !W2_prev_data_2[0] $ (!W3L17Q) ) + ( V1L3 );
V1L6 = SUM(V1L6_adder_eqn);

--V1L7 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~6 at MLABCELL_X34_Y3_N36
V1L7_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][1]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][1])) ) + ( !W2_prev_data_2[0] $ (!W3L17Q) ) + ( V1L3 );
V1L7 = CARRY(V1L7_adder_eqn);


--DB1L126 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~1 at LABCELL_X30_Y3_N48
DB1L126_adder_eqn = ( VCC ) + ( GND ) + ( DB1L131 );
DB1L126 = SUM(DB1L126_adder_eqn);


--V1L10 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~9 at MLABCELL_X34_Y3_N39
V1L10_adder_eqn = ( !W2_prev_data_2[0] $ (!W3L19Q) ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][2]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][2])) ) + ( V1L7 );
V1L10 = SUM(V1L10_adder_eqn);

--V1L11 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~10 at MLABCELL_X34_Y3_N39
V1L11_adder_eqn = ( !W2_prev_data_2[0] $ (!W3L19Q) ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][2]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][2])) ) + ( V1L7 );
V1L11 = CARRY(V1L11_adder_eqn);


--DB1L94 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~1 at LABCELL_X31_Y3_N27
DB1L94_adder_eqn = ( VCC ) + ( GND ) + ( DB1L99 );
DB1L94 = SUM(DB1L94_adder_eqn);


--V1L14 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~13 at MLABCELL_X34_Y3_N42
V1L14_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][3]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][3])) ) + ( !W2_prev_data_2[0] $ (!W3L22Q) ) + ( V1L11 );
V1L14 = SUM(V1L14_adder_eqn);

--V1L15 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~14 at MLABCELL_X34_Y3_N42
V1L15_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][3]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][3])) ) + ( !W2_prev_data_2[0] $ (!W3L22Q) ) + ( V1L11 );
V1L15 = CARRY(V1L15_adder_eqn);


--DB1L66 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1 at LABCELL_X31_Y3_N48
DB1L66_adder_eqn = ( VCC ) + ( GND ) + ( DB1L71 );
DB1L66 = SUM(DB1L66_adder_eqn);


--V1L18 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~17 at MLABCELL_X34_Y3_N45
V1L18_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][4]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][4])) ) + ( !W2_prev_data_2[0] $ (!W3L24Q) ) + ( V1L15 );
V1L18 = SUM(V1L18_adder_eqn);

--V1L19 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~18 at MLABCELL_X34_Y3_N45
V1L19_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][4]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][4])) ) + ( !W2_prev_data_2[0] $ (!W3L24Q) ) + ( V1L15 );
V1L19 = CARRY(V1L19_adder_eqn);


--DB1L42 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1 at LABCELL_X33_Y3_N45
DB1L42_adder_eqn = ( VCC ) + ( GND ) + ( DB1L47 );
DB1L42 = SUM(DB1L42_adder_eqn);


--V1L22 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~21 at MLABCELL_X34_Y3_N48
V1L22_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][5]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][5])) ) + ( !W2_prev_data_2[0] $ (!W3L26Q) ) + ( V1L19 );
V1L22 = SUM(V1L22_adder_eqn);

--V1L23 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~22 at MLABCELL_X34_Y3_N48
V1L23_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][5]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][5])) ) + ( !W2_prev_data_2[0] $ (!W3L26Q) ) + ( V1L19 );
V1L23 = CARRY(V1L23_adder_eqn);


--DB1L22 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~1 at MLABCELL_X34_Y3_N24
DB1L22_adder_eqn = ( VCC ) + ( GND ) + ( DB1L27 );
DB1L22 = SUM(DB1L22_adder_eqn);


--V1L26 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~25 at MLABCELL_X34_Y3_N54
V1L26_adder_eqn = ( !W2_prev_data_2[0] $ (!W3L30Q) ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][7]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][7])) ) + ( V1L31 );
V1L26 = SUM(V1L26_adder_eqn);


--DB1L6 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_0_result_int[1]~1 at MLABCELL_X34_Y2_N3
DB1L6_adder_eqn = ( VCC ) + ( DB1L4 ) + ( DB1L3 );
DB1L6 = SUM(DB1L6_adder_eqn);


--V1L30 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~29 at MLABCELL_X34_Y3_N51
V1L30_adder_eqn = ( !W2_prev_data_2[0] $ (!W3L28Q) ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][6]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][6])) ) + ( V1L23 );
V1L30 = SUM(V1L30_adder_eqn);

--V1L31 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~30 at MLABCELL_X34_Y3_N51
V1L31_adder_eqn = ( !W2_prev_data_2[0] $ (!W3L28Q) ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][6]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][6])) ) + ( V1L23 );
V1L31 = CARRY(V1L31_adder_eqn);


--DB1L18 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_1_result_int[2]~1 at MLABCELL_X34_Y2_N36
DB1L18_adder_eqn = ( VCC ) + ( DB1L16 ) + ( DB1L15 );
DB1L18 = SUM(DB1L18_adder_eqn);


--HB1_ram_rom_data_reg[3] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] at FF_X6_Y2_N58
--register power-up is low

HB1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L5, HB1L48, HB1_ram_rom_data_reg[4], HB1L20, HB1L45);


--V1L35 is processor:top_inst|add_sub:L7|alu:alu_def|Add0~34 at MLABCELL_X34_Y3_N30
V1L35_adder_eqn = ( W2_prev_data_2[0] ) + ( VCC ) + ( !VCC );
V1L35 = CARRY(V1L35_adder_eqn);


--DB1L167 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~6 at LABCELL_X29_Y3_N24
DB1L167_adder_eqn = ( !W3L30Q ) + ( (!DB1_selnose[54] & (DB1L130)) # (DB1_selnose[54] & (((DB1L235) # (DB1L234)))) ) + ( DB1L171 );
DB1L167 = CARRY(DB1L167_adder_eqn);


--DB1L130 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~5 at LABCELL_X30_Y3_N45
DB1L130_adder_eqn = ( !W3L28Q ) + ( (!DB1L94 & ((!DB1_sel[45] & ((DB1L98))) # (DB1_sel[45] & (DB1L228)))) # (DB1L94 & (((DB1L228)))) ) + ( DB1L135 );
DB1L130 = SUM(DB1L130_adder_eqn);

--DB1L131 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~6 at LABCELL_X30_Y3_N45
DB1L131_adder_eqn = ( !W3L28Q ) + ( (!DB1L94 & ((!DB1_sel[45] & ((DB1L98))) # (DB1_sel[45] & (DB1L228)))) # (DB1L94 & (((DB1L228)))) ) + ( DB1L135 );
DB1L131 = CARRY(DB1L131_adder_eqn);


--DB1L98 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~5 at LABCELL_X31_Y3_N24
DB1L98_adder_eqn = ( (!DB1_selnose[36] & (((DB1L70)))) # (DB1_selnose[36] & (((DB1L223)) # (DB1L222))) ) + ( !W3L26Q ) + ( DB1L103 );
DB1L98 = SUM(DB1L98_adder_eqn);

--DB1L99 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~6 at LABCELL_X31_Y3_N24
DB1L99_adder_eqn = ( (!DB1_selnose[36] & (((DB1L70)))) # (DB1_selnose[36] & (((DB1L223)) # (DB1L222))) ) + ( !W3L26Q ) + ( DB1L103 );
DB1L99 = CARRY(DB1L99_adder_eqn);


--DB1L70 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5 at LABCELL_X31_Y3_N45
DB1L70_adder_eqn = ( !W3L24Q ) + ( (!DB1_sel[27] & ((!DB1L42 & ((DB1L46))) # (DB1L42 & (DB1L218)))) # (DB1_sel[27] & (((DB1L218)))) ) + ( DB1L75 );
DB1L70 = SUM(DB1L70_adder_eqn);

--DB1L71 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~6 at LABCELL_X31_Y3_N45
DB1L71_adder_eqn = ( !W3L24Q ) + ( (!DB1_sel[27] & ((!DB1L42 & ((DB1L46))) # (DB1L42 & (DB1L218)))) # (DB1_sel[27] & (((DB1L218)))) ) + ( DB1L75 );
DB1L71 = CARRY(DB1L71_adder_eqn);


--DB1L46 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5 at LABCELL_X33_Y3_N42
DB1L46_adder_eqn = ( (!DB1_selnose[18] & (DB1L26)) # (DB1_selnose[18] & (((DB1L215) # (DB1L214)))) ) + ( !W3L22Q ) + ( DB1L51 );
DB1L46 = SUM(DB1L46_adder_eqn);

--DB1L47 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~6 at LABCELL_X33_Y3_N42
DB1L47_adder_eqn = ( (!DB1_selnose[18] & (DB1L26)) # (DB1_selnose[18] & (((DB1L215) # (DB1L214)))) ) + ( !W3L22Q ) + ( DB1L51 );
DB1L47 = CARRY(DB1L47_adder_eqn);


--DB1L26 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5 at MLABCELL_X34_Y3_N21
DB1L26_adder_eqn = ( !W3L19Q ) + ( (!DB1_sel[1] & ((!DB1L18 & (DB1L14)) # (DB1L18 & ((DB1L212))))) # (DB1_sel[1] & (((DB1L212)))) ) + ( DB1L31 );
DB1L26 = SUM(DB1L26_adder_eqn);

--DB1L27 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~6 at MLABCELL_X34_Y3_N21
DB1L27_adder_eqn = ( !W3L19Q ) + ( (!DB1_sel[1] & ((!DB1L18 & (DB1L14)) # (DB1L18 & ((DB1L212))))) # (DB1_sel[1] & (((DB1L212)))) ) + ( DB1L31 );
DB1L27 = CARRY(DB1L27_adder_eqn);


--DB1L2 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_0_result_int[0]~5 at MLABCELL_X34_Y2_N0
DB1L2_adder_eqn = ( !W3L14Q $ (!Z1L8) ) + ( !VCC ) + ( !VCC );
DB1L2 = SUM(DB1L2_adder_eqn);

--DB1L3 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_0_result_int[0]~6 at MLABCELL_X34_Y2_N0
DB1L3_adder_eqn = ( !W3L14Q $ (!Z1L8) ) + ( !VCC ) + ( !VCC );
DB1L3 = CARRY(DB1L3_adder_eqn);

--DB1L4 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_0_result_int[0]~7 at MLABCELL_X34_Y2_N0
DB1L4_share_eqn = (!W3L14Q) # (Z1L8);
DB1L4 = SHARE(DB1L4_share_eqn);


--DB1L14 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_1_result_int[1]~5 at MLABCELL_X34_Y2_N33
DB1L14_adder_eqn = ( !W3L16Q $ (((!DB1_selnose[0] & ((DB1L2))) # (DB1_selnose[0] & (Z1L8)))) ) + ( DB1L12 ) + ( DB1L11 );
DB1L14 = SUM(DB1L14_adder_eqn);

--DB1L15 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_1_result_int[1]~6 at MLABCELL_X34_Y2_N33
DB1L15_adder_eqn = ( !W3L16Q $ (((!DB1_selnose[0] & ((DB1L2))) # (DB1_selnose[0] & (Z1L8)))) ) + ( DB1L12 ) + ( DB1L11 );
DB1L15 = CARRY(DB1L15_adder_eqn);

--DB1L16 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_1_result_int[1]~7 at MLABCELL_X34_Y2_N33
DB1L16_share_eqn = (!W3L16Q & ((!DB1_selnose[0] & ((DB1L2))) # (DB1_selnose[0] & (Z1L8))));
DB1L16 = SHARE(DB1L16_share_eqn);


--HB1_ram_rom_data_reg[4] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] at FF_X6_Y2_N25
--register power-up is low

HB1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L5, HB1L50, HB1_ram_rom_data_reg[5], HB1L20, HB1L45);


--DB1L171 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~10 at LABCELL_X29_Y3_N21
DB1L171_adder_eqn = ( !W3L28Q ) + ( (!DB1L126 & ((!W3L30Q & ((DB1L134))) # (W3L30Q & (DB1L233)))) # (DB1L126 & (((DB1L233)))) ) + ( DB1L175 );
DB1L171 = CARRY(DB1L171_adder_eqn);


--DB1L134 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~9 at LABCELL_X30_Y3_N42
DB1L134_adder_eqn = ( (!DB1L94 & ((!DB1_sel[45] & ((DB1L102))) # (DB1_sel[45] & (DB1L227)))) # (DB1L94 & (((DB1L227)))) ) + ( !W3L26Q ) + ( DB1L139 );
DB1L134 = SUM(DB1L134_adder_eqn);

--DB1L135 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~10 at LABCELL_X30_Y3_N42
DB1L135_adder_eqn = ( (!DB1L94 & ((!DB1_sel[45] & ((DB1L102))) # (DB1_sel[45] & (DB1L227)))) # (DB1L94 & (((DB1L227)))) ) + ( !W3L26Q ) + ( DB1L139 );
DB1L135 = CARRY(DB1L135_adder_eqn);


--DB1L102 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~9 at LABCELL_X31_Y3_N21
DB1L102_adder_eqn = ( !W3L24Q ) + ( (!DB1L66 & ((!DB1_sel[36] & ((DB1L74))) # (DB1_sel[36] & (DB1L221)))) # (DB1L66 & (((DB1L221)))) ) + ( DB1L107 );
DB1L102 = SUM(DB1L102_adder_eqn);

--DB1L103 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~10 at LABCELL_X31_Y3_N21
DB1L103_adder_eqn = ( !W3L24Q ) + ( (!DB1L66 & ((!DB1_sel[36] & ((DB1L74))) # (DB1_sel[36] & (DB1L221)))) # (DB1L66 & (((DB1L221)))) ) + ( DB1L107 );
DB1L103 = CARRY(DB1L103_adder_eqn);


--DB1L74 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9 at LABCELL_X31_Y3_N42
DB1L74_adder_eqn = ( (!DB1_sel[27] & ((!DB1L42 & ((DB1L50))) # (DB1L42 & (DB1L217)))) # (DB1_sel[27] & (((DB1L217)))) ) + ( !W3L22Q ) + ( DB1L79 );
DB1L74 = SUM(DB1L74_adder_eqn);

--DB1L75 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~10 at LABCELL_X31_Y3_N42
DB1L75_adder_eqn = ( (!DB1_sel[27] & ((!DB1L42 & ((DB1L50))) # (DB1L42 & (DB1L217)))) # (DB1_sel[27] & (((DB1L217)))) ) + ( !W3L22Q ) + ( DB1L79 );
DB1L75 = CARRY(DB1L75_adder_eqn);


--DB1L50 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~9 at LABCELL_X33_Y3_N39
DB1L50_adder_eqn = ( !W3L19Q ) + ( (!DB1L22 & ((!DB1_sel[18] & (DB1L30)) # (DB1_sel[18] & ((DB1L213))))) # (DB1L22 & (((DB1L213)))) ) + ( DB1L55 );
DB1L50 = SUM(DB1L50_adder_eqn);

--DB1L51 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~10 at LABCELL_X33_Y3_N39
DB1L51_adder_eqn = ( !W3L19Q ) + ( (!DB1L22 & ((!DB1_sel[18] & (DB1L30)) # (DB1_sel[18] & ((DB1L213))))) # (DB1L22 & (((DB1L213)))) ) + ( DB1L55 );
DB1L51 = CARRY(DB1L51_adder_eqn);


--DB1L30 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~9 at MLABCELL_X34_Y3_N18
DB1L30_adder_eqn = ( (!DB1_sel[1] & ((!DB1L18 & (DB1L10)) # (DB1L18 & ((Z1L7))))) # (DB1_sel[1] & (((Z1L7)))) ) + ( !W3L17Q ) + ( DB1L35 );
DB1L30 = SUM(DB1L30_adder_eqn);

--DB1L31 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~10 at MLABCELL_X34_Y3_N18
DB1L31_adder_eqn = ( (!DB1_sel[1] & ((!DB1L18 & (DB1L10)) # (DB1L18 & ((Z1L7))))) # (DB1_sel[1] & (((Z1L7)))) ) + ( !W3L17Q ) + ( DB1L35 );
DB1L31 = CARRY(DB1L31_adder_eqn);


--DB1L10 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_1_result_int[0]~9 at MLABCELL_X34_Y2_N30
DB1L10_adder_eqn = ( !Z1L7 $ (!W3L14Q) ) + ( !VCC ) + ( !VCC );
DB1L10 = SUM(DB1L10_adder_eqn);

--DB1L11 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_1_result_int[0]~10 at MLABCELL_X34_Y2_N30
DB1L11_adder_eqn = ( !Z1L7 $ (!W3L14Q) ) + ( !VCC ) + ( !VCC );
DB1L11 = CARRY(DB1L11_adder_eqn);

--DB1L12 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_1_result_int[0]~11 at MLABCELL_X34_Y2_N30
DB1L12_share_eqn = (!W3L14Q) # (Z1L7);
DB1L12 = SHARE(DB1L12_share_eqn);


--HB1_ram_rom_data_reg[5] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] at FF_X6_Y2_N34
--register power-up is low

HB1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L5, HB1L52, HB1_ram_rom_data_reg[6], HB1L20, HB1L45);


--HB1_ram_rom_data_reg[10] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] at FF_X6_Y2_N40
--register power-up is low

HB1_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L5, HB1L62, HB1_ram_rom_data_reg[11], HB1L20, HB1L45);


--DB1L175 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~14 at LABCELL_X29_Y3_N18
DB1L175_adder_eqn = ( !W3L26Q ) + ( (!DB1L126 & ((!W3L30Q & ((DB1L138))) # (W3L30Q & (DB1L232)))) # (DB1L126 & (((DB1L232)))) ) + ( DB1L179 );
DB1L175 = CARRY(DB1L175_adder_eqn);


--HB1_ram_rom_data_reg[11] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] at FF_X6_Y2_N20
--register power-up is low

HB1_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L5, HB1L64, A1L6, HB1L20, HB1L45);


--HB1_ram_rom_data_reg[7] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] at FF_X6_Y2_N52
--register power-up is low

HB1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L5, HB1L56, HB1_ram_rom_data_reg[8], HB1L20, HB1L45);


--DB1L138 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~13 at LABCELL_X30_Y3_N39
DB1L138_adder_eqn = ( !W3L24Q ) + ( (!DB1L94 & ((!DB1_sel[45] & ((DB1L106))) # (DB1_sel[45] & (DB1L226)))) # (DB1L94 & (((DB1L226)))) ) + ( DB1L143 );
DB1L138 = SUM(DB1L138_adder_eqn);

--DB1L139 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~14 at LABCELL_X30_Y3_N39
DB1L139_adder_eqn = ( !W3L24Q ) + ( (!DB1L94 & ((!DB1_sel[45] & ((DB1L106))) # (DB1_sel[45] & (DB1L226)))) # (DB1L94 & (((DB1L226)))) ) + ( DB1L143 );
DB1L139 = CARRY(DB1L139_adder_eqn);


--HB1_ram_rom_data_reg[6] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] at FF_X6_Y2_N49
--register power-up is low

HB1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L5, HB1L54, HB1_ram_rom_data_reg[7], HB1L20, HB1L45);


--DB1L106 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~13 at LABCELL_X31_Y3_N18
DB1L106_adder_eqn = ( !W3L22Q ) + ( (!DB1L66 & ((!DB1_sel[36] & ((DB1L78))) # (DB1_sel[36] & (DB1L220)))) # (DB1L66 & (((DB1L220)))) ) + ( DB1L111 );
DB1L106 = SUM(DB1L106_adder_eqn);

--DB1L107 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~14 at LABCELL_X31_Y3_N18
DB1L107_adder_eqn = ( !W3L22Q ) + ( (!DB1L66 & ((!DB1_sel[36] & ((DB1L78))) # (DB1_sel[36] & (DB1L220)))) # (DB1L66 & (((DB1L220)))) ) + ( DB1L111 );
DB1L107 = CARRY(DB1L107_adder_eqn);


--DB1L78 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13 at LABCELL_X31_Y3_N39
DB1L78_adder_eqn = ( (!DB1_sel[27] & ((!DB1L42 & (DB1L54)) # (DB1L42 & ((DB1L216))))) # (DB1_sel[27] & (((DB1L216)))) ) + ( !W3L19Q ) + ( DB1L83 );
DB1L78 = SUM(DB1L78_adder_eqn);

--DB1L79 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~14 at LABCELL_X31_Y3_N39
DB1L79_adder_eqn = ( (!DB1_sel[27] & ((!DB1L42 & (DB1L54)) # (DB1L42 & ((DB1L216))))) # (DB1_sel[27] & (((DB1L216)))) ) + ( !W3L19Q ) + ( DB1L83 );
DB1L79 = CARRY(DB1L79_adder_eqn);


--DB1L54 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13 at LABCELL_X33_Y3_N36
DB1L54_adder_eqn = ( !W3L17Q ) + ( (!DB1L22 & ((!DB1_sel[18] & (DB1L34)) # (DB1_sel[18] & ((Z1L6))))) # (DB1L22 & (((Z1L6)))) ) + ( DB1L59 );
DB1L54 = SUM(DB1L54_adder_eqn);

--DB1L55 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~14 at LABCELL_X33_Y3_N36
DB1L55_adder_eqn = ( !W3L17Q ) + ( (!DB1L22 & ((!DB1_sel[18] & (DB1L34)) # (DB1_sel[18] & ((Z1L6))))) # (DB1L22 & (((Z1L6)))) ) + ( DB1L59 );
DB1L55 = CARRY(DB1L55_adder_eqn);


--DB1L34 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~13 at MLABCELL_X34_Y3_N15
DB1L34_adder_eqn = ( (!Z1_read_addr[0] & (Z1_ram_mem[0][5])) # (Z1_read_addr[0] & ((Z1_ram_mem[1][5]))) ) + ( !W3L14Q ) + ( DB1L39 );
DB1L34 = SUM(DB1L34_adder_eqn);

--DB1L35 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~14 at MLABCELL_X34_Y3_N15
DB1L35_adder_eqn = ( (!Z1_read_addr[0] & (Z1_ram_mem[0][5])) # (Z1_read_addr[0] & ((Z1_ram_mem[1][5]))) ) + ( !W3L14Q ) + ( DB1L39 );
DB1L35 = CARRY(DB1L35_adder_eqn);


--DB1L179 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~18 at LABCELL_X29_Y3_N15
DB1L179_adder_eqn = ( !W3L24Q ) + ( (!DB1L126 & ((!W3L30Q & ((DB1L142))) # (W3L30Q & (DB1L231)))) # (DB1L126 & (((DB1L231)))) ) + ( DB1L183 );
DB1L179 = CARRY(DB1L179_adder_eqn);


--HB1_ram_rom_data_reg[8] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8] at FF_X6_Y2_N43
--register power-up is low

HB1_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L5, HB1L58, HB1_ram_rom_data_reg[9], HB1L20, HB1L45);


--DB1L142 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~17 at LABCELL_X30_Y3_N36
DB1L142_adder_eqn = ( !W3L22Q ) + ( (!DB1L94 & ((!DB1_sel[45] & ((DB1L110))) # (DB1_sel[45] & (DB1L225)))) # (DB1L94 & (((DB1L225)))) ) + ( DB1L147 );
DB1L142 = SUM(DB1L142_adder_eqn);

--DB1L143 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~18 at LABCELL_X30_Y3_N36
DB1L143_adder_eqn = ( !W3L22Q ) + ( (!DB1L94 & ((!DB1_sel[45] & ((DB1L110))) # (DB1_sel[45] & (DB1L225)))) # (DB1L94 & (((DB1L225)))) ) + ( DB1L147 );
DB1L143 = CARRY(DB1L143_adder_eqn);


--DB1L110 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17 at LABCELL_X31_Y3_N15
DB1L110_adder_eqn = ( (!DB1L66 & ((!DB1_sel[36] & (DB1L82)) # (DB1_sel[36] & ((DB1L219))))) # (DB1L66 & (((DB1L219)))) ) + ( !W3L19Q ) + ( DB1L115 );
DB1L110 = SUM(DB1L110_adder_eqn);

--DB1L111 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~18 at LABCELL_X31_Y3_N15
DB1L111_adder_eqn = ( (!DB1L66 & ((!DB1_sel[36] & (DB1L82)) # (DB1_sel[36] & ((DB1L219))))) # (DB1L66 & (((DB1L219)))) ) + ( !W3L19Q ) + ( DB1L115 );
DB1L111 = CARRY(DB1L111_adder_eqn);


--DB1L82 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17 at LABCELL_X31_Y3_N36
DB1L82_adder_eqn = ( (!DB1_sel[27] & ((!DB1L42 & (DB1L58)) # (DB1L42 & ((Z1L5))))) # (DB1_sel[27] & (((Z1L5)))) ) + ( !W3L17Q ) + ( DB1L87 );
DB1L82 = SUM(DB1L82_adder_eqn);

--DB1L83 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~18 at LABCELL_X31_Y3_N36
DB1L83_adder_eqn = ( (!DB1_sel[27] & ((!DB1L42 & (DB1L58)) # (DB1L42 & ((Z1L5))))) # (DB1_sel[27] & (((Z1L5)))) ) + ( !W3L17Q ) + ( DB1L87 );
DB1L83 = CARRY(DB1L83_adder_eqn);


--DB1L58 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17 at LABCELL_X33_Y3_N33
DB1L58_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][4]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][4])) ) + ( !W3L14Q ) + ( DB1L63 );
DB1L58 = SUM(DB1L58_adder_eqn);

--DB1L59 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~18 at LABCELL_X33_Y3_N33
DB1L59_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][4]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][4])) ) + ( !W3L14Q ) + ( DB1L63 );
DB1L59 = CARRY(DB1L59_adder_eqn);


--DB1L39 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~18 at MLABCELL_X34_Y3_N12
DB1L39_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
DB1L39 = CARRY(DB1L39_adder_eqn);


--DB1L183 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~22 at LABCELL_X29_Y3_N12
DB1L183_adder_eqn = ( !W3L22Q ) + ( (!DB1L126 & ((!W3L30Q & ((DB1L146))) # (W3L30Q & (DB1L230)))) # (DB1L126 & (((DB1L230)))) ) + ( DB1L187 );
DB1L183 = CARRY(DB1L183_adder_eqn);


--HB1_ram_rom_data_reg[9] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9] at FF_X6_Y2_N47
--register power-up is low

HB1_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L5, HB1L60, HB1_ram_rom_data_reg[10], HB1L20, HB1L45);


--DB1L146 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~21 at LABCELL_X30_Y3_N33
DB1L146_adder_eqn = ( !W3L19Q ) + ( (!DB1L94 & ((!DB1_sel[45] & (DB1L114)) # (DB1_sel[45] & ((DB1L224))))) # (DB1L94 & (((DB1L224)))) ) + ( DB1L151 );
DB1L146 = SUM(DB1L146_adder_eqn);

--DB1L147 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~22 at LABCELL_X30_Y3_N33
DB1L147_adder_eqn = ( !W3L19Q ) + ( (!DB1L94 & ((!DB1_sel[45] & (DB1L114)) # (DB1_sel[45] & ((DB1L224))))) # (DB1L94 & (((DB1L224)))) ) + ( DB1L151 );
DB1L147 = CARRY(DB1L147_adder_eqn);


--DB1L114 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~21 at LABCELL_X31_Y3_N12
DB1L114_adder_eqn = ( (!DB1L66 & ((!DB1_sel[36] & (DB1L86)) # (DB1_sel[36] & ((Z1L4))))) # (DB1L66 & (((Z1L4)))) ) + ( !W3L17Q ) + ( DB1L119 );
DB1L114 = SUM(DB1L114_adder_eqn);

--DB1L115 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~22 at LABCELL_X31_Y3_N12
DB1L115_adder_eqn = ( (!DB1L66 & ((!DB1_sel[36] & (DB1L86)) # (DB1_sel[36] & ((Z1L4))))) # (DB1L66 & (((Z1L4)))) ) + ( !W3L17Q ) + ( DB1L119 );
DB1L115 = CARRY(DB1L115_adder_eqn);


--DB1L86 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21 at LABCELL_X31_Y3_N33
DB1L86_adder_eqn = ( !W3L14Q ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][3]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][3])) ) + ( DB1L91 );
DB1L86 = SUM(DB1L86_adder_eqn);

--DB1L87 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~22 at LABCELL_X31_Y3_N33
DB1L87_adder_eqn = ( !W3L14Q ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][3]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][3])) ) + ( DB1L91 );
DB1L87 = CARRY(DB1L87_adder_eqn);


--DB1L63 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~22 at LABCELL_X33_Y3_N30
DB1L63_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
DB1L63 = CARRY(DB1L63_adder_eqn);


--DB1L187 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~26 at LABCELL_X29_Y3_N9
DB1L187_adder_eqn = ( !W3L19Q ) + ( (!DB1L126 & ((!W3L30Q & (DB1L150)) # (W3L30Q & ((DB1L229))))) # (DB1L126 & (((DB1L229)))) ) + ( DB1L191 );
DB1L187 = CARRY(DB1L187_adder_eqn);


--DB1L150 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~25 at LABCELL_X30_Y3_N30
DB1L150_adder_eqn = ( !W3L17Q ) + ( (!DB1L94 & ((!DB1_sel[45] & (DB1L118)) # (DB1_sel[45] & ((Z1L3))))) # (DB1L94 & (((Z1L3)))) ) + ( DB1L155 );
DB1L150 = SUM(DB1L150_adder_eqn);

--DB1L151 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~26 at LABCELL_X30_Y3_N30
DB1L151_adder_eqn = ( !W3L17Q ) + ( (!DB1L94 & ((!DB1_sel[45] & (DB1L118)) # (DB1_sel[45] & ((Z1L3))))) # (DB1L94 & (((Z1L3)))) ) + ( DB1L155 );
DB1L151 = CARRY(DB1L151_adder_eqn);


--DB1L118 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~25 at LABCELL_X31_Y3_N9
DB1L118_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][2]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][2])) ) + ( !W3L14Q ) + ( DB1L123 );
DB1L118 = SUM(DB1L118_adder_eqn);

--DB1L119 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~26 at LABCELL_X31_Y3_N9
DB1L119_adder_eqn = ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][2]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][2])) ) + ( !W3L14Q ) + ( DB1L123 );
DB1L119 = CARRY(DB1L119_adder_eqn);


--DB1L91 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~26 at LABCELL_X31_Y3_N30
DB1L91_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
DB1L91 = CARRY(DB1L91_adder_eqn);


--DB1L191 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~30 at LABCELL_X29_Y3_N6
DB1L191_adder_eqn = ( !W3L17Q ) + ( (!DB1L126 & ((!W3L30Q & (DB1L154)) # (W3L30Q & ((Z1L2))))) # (DB1L126 & (((Z1L2)))) ) + ( DB1L195 );
DB1L191 = CARRY(DB1L191_adder_eqn);


--DB1L154 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~29 at LABCELL_X30_Y3_N27
DB1L154_adder_eqn = ( (!Z1_read_addr[0] & (Z1_ram_mem[0][1])) # (Z1_read_addr[0] & ((Z1_ram_mem[1][1]))) ) + ( !W3L14Q ) + ( DB1L159 );
DB1L154 = SUM(DB1L154_adder_eqn);

--DB1L155 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~30 at LABCELL_X30_Y3_N27
DB1L155_adder_eqn = ( (!Z1_read_addr[0] & (Z1_ram_mem[0][1])) # (Z1_read_addr[0] & ((Z1_ram_mem[1][1]))) ) + ( !W3L14Q ) + ( DB1L159 );
DB1L155 = CARRY(DB1L155_adder_eqn);


--DB1L123 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~30 at LABCELL_X31_Y3_N6
DB1L123_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
DB1L123 = CARRY(DB1L123_adder_eqn);


--DB1L195 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~34 at LABCELL_X29_Y3_N3
DB1L195_adder_eqn = ( !W3L14Q ) + ( (!Z1_read_addr[0] & ((Z1_ram_mem[0][0]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][0])) ) + ( DB1L199 );
DB1L195 = CARRY(DB1L195_adder_eqn);


--DB1L159 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~34 at LABCELL_X30_Y3_N24
DB1L159_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
DB1L159 = CARRY(DB1L159_adder_eqn);


--DB1L199 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~38 at LABCELL_X29_Y3_N0
DB1L199_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
DB1L199 = CARRY(DB1L199_adder_eqn);


--HB1L2 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|adapted_tdo~0 at LABCELL_X2_Y4_N24
HB1L2 = AMPP_FUNCTION(!N1_irf_reg[1][1], !HB1_ram_rom_data_reg[0], !P1_WORD_SR[0], !N1_irf_reg[1][5], !N1_irf_reg[1][0], !HB1_bypass_reg_out, !N1_irf_reg[1][2]);


--T1_out_12b[0] is processor:top_inst|add_sub:L7|out_12b[0] at FF_X37_Y6_N37
--register power-up is low

T1_out_12b[0] = DFFEAS(T1L22, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--T1_out_12b[1] is processor:top_inst|add_sub:L7|out_12b[1] at FF_X37_Y6_N55
--register power-up is low

T1_out_12b[1] = DFFEAS( , GLOBAL(A1L23), !S3_RisingEdge,  ,  , T1L34,  ,  , VCC);


--T1_out_12b[2] is processor:top_inst|add_sub:L7|out_12b[2] at FF_X37_Y6_N16
--register power-up is low

T1_out_12b[2] = DFFEAS(T1L25, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--T1_out_12b[3] is processor:top_inst|add_sub:L7|out_12b[3] at FF_X33_Y4_N37
--register power-up is low

T1_out_12b[3] = DFFEAS( , GLOBAL(A1L23), !S3_RisingEdge,  ,  , T1L36,  ,  , VCC);


--T1_out_12b[4] is processor:top_inst|add_sub:L7|out_12b[4] at FF_X34_Y4_N52
--register power-up is low

T1_out_12b[4] = DFFEAS( , GLOBAL(A1L23), !S3_RisingEdge,  ,  , T1L37,  ,  , VCC);


--T1_out_12b[5] is processor:top_inst|add_sub:L7|out_12b[5] at FF_X33_Y4_N43
--register power-up is low

T1_out_12b[5] = DFFEAS(T1L29, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--T1_out_12b[7] is processor:top_inst|add_sub:L7|out_12b[7] at FF_X34_Y4_N11
--register power-up is low

T1_out_12b[7] = DFFEAS(T1L40, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--T1_out_12b[6] is processor:top_inst|add_sub:L7|out_12b[6] at FF_X37_Y6_N22
--register power-up is low

T1_out_12b[6] = DFFEAS(T1L31, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--Y1L1 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|bcd~0 at MLABCELL_X84_Y10_N0
Y1L1 = ( T1_out_12b[5] & ( T1_out_12b[4] & ( (!T1_out_12b[7] & (!T1_out_12b[6] & !T1_out_12b[3])) # (T1_out_12b[7] & ((T1_out_12b[3]))) ) ) ) # ( !T1_out_12b[5] & ( T1_out_12b[4] & ( !T1_out_12b[7] $ (!T1_out_12b[3]) ) ) ) # ( T1_out_12b[5] & ( !T1_out_12b[4] & ( (!T1_out_12b[6] & (T1_out_12b[7] & T1_out_12b[3])) # (T1_out_12b[6] & (!T1_out_12b[7] $ (!T1_out_12b[3]))) ) ) ) # ( !T1_out_12b[5] & ( !T1_out_12b[4] & ( (!T1_out_12b[6] & (!T1_out_12b[7] $ (!T1_out_12b[3]))) # (T1_out_12b[6] & (!T1_out_12b[7] & !T1_out_12b[3])) ) ) );


--Y1L2 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|bcd~1 at MLABCELL_X84_Y10_N9
Y1L2 = ( T1_out_12b[5] & ( T1_out_12b[6] & ( (!T1_out_12b[4] & ((!T1_out_12b[3]) # (!T1_out_12b[7]))) ) ) ) # ( !T1_out_12b[5] & ( T1_out_12b[6] & ( (!T1_out_12b[3] & (!T1_out_12b[4] & !T1_out_12b[7])) # (T1_out_12b[3] & (T1_out_12b[4] & T1_out_12b[7])) ) ) ) # ( T1_out_12b[5] & ( !T1_out_12b[6] & ( (T1_out_12b[4] & ((T1_out_12b[7]) # (T1_out_12b[3]))) ) ) ) # ( !T1_out_12b[5] & ( !T1_out_12b[6] & ( !T1_out_12b[4] $ (((!T1_out_12b[3]) # (!T1_out_12b[7]))) ) ) );


--Y1L3 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|LessThan12~0 at MLABCELL_X84_Y10_N24
Y1L3 = ( T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[7] & (!T1_out_12b[6] $ (((!T1_out_12b[3] & T1_out_12b[5]))))) # (T1_out_12b[7] & ((!T1_out_12b[6]) # ((T1_out_12b[3] & !T1_out_12b[5])))) ) ) ) # ( !T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[6] & ((!T1_out_12b[7] & (T1_out_12b[3] & !T1_out_12b[5])) # (T1_out_12b[7] & ((!T1_out_12b[5]) # (T1_out_12b[3]))))) # (T1_out_12b[6] & (!T1_out_12b[7] & (!T1_out_12b[3] & T1_out_12b[5]))) ) ) ) # ( T1_out_12b[2] & ( !T1_out_12b[4] & ( (!T1_out_12b[7] & (((!T1_out_12b[3] & T1_out_12b[5])) # (T1_out_12b[6]))) # (T1_out_12b[7] & (!T1_out_12b[6] $ (((!T1_out_12b[3]) # (T1_out_12b[5]))))) ) ) ) # ( !T1_out_12b[2] & ( !T1_out_12b[4] & ( (!T1_out_12b[7] & (!T1_out_12b[6] $ (((!T1_out_12b[5]) # (T1_out_12b[3]))))) # (T1_out_12b[7] & (T1_out_12b[6] & ((!T1_out_12b[3]) # (T1_out_12b[5])))) ) ) );


--Y1L5 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|ones[1]~0 at LABCELL_X85_Y10_N15
Y1L5 = ( T1_out_12b[1] & ( Y1L3 & ( (Y1L2 & (!T1_out_12b[2] $ (!Y1L1))) ) ) ) # ( !T1_out_12b[1] & ( Y1L3 & ( (!Y1L2) # ((!T1_out_12b[2] & !Y1L1)) ) ) ) # ( T1_out_12b[1] & ( !Y1L3 & ( (!Y1L2 & !Y1L1) ) ) ) # ( !T1_out_12b[1] & ( !Y1L3 & ( ((T1_out_12b[2] & Y1L1)) # (Y1L2) ) ) );


--Y1L6 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|ones[2]~1 at LABCELL_X85_Y10_N6
Y1L6 = ( Y1L3 & ( (!T1_out_12b[2] & (((Y1L2 & Y1L1)) # (T1_out_12b[1]))) # (T1_out_12b[2] & (!Y1L2 & (!T1_out_12b[1]))) ) ) # ( !Y1L3 & ( (!T1_out_12b[2] & (Y1L2 & (!T1_out_12b[1]))) # (T1_out_12b[2] & (((!Y1L2 & !Y1L1)) # (T1_out_12b[1]))) ) );


--Y1L7 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|ones[3]~2 at LABCELL_X85_Y10_N9
Y1L7 = ( Y1L3 & ( (!T1_out_12b[2] & (!Y1L2 & (Y1L1))) # (T1_out_12b[2] & ((!Y1L1 & (!Y1L2 & T1_out_12b[1])) # (Y1L1 & ((!T1_out_12b[1]))))) ) ) # ( !Y1L3 & ( (!Y1L1 & (Y1L2 & ((T1_out_12b[1]) # (T1_out_12b[2])))) # (Y1L1 & (!T1_out_12b[2] & ((!T1_out_12b[1])))) ) );


--X3L7 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexOne|Mux6~0 at LABCELL_X85_Y10_N39
X3L7 = ( Y1L5 & ( (Y1L7 & (!Y1L6 & T1_out_12b[0])) ) ) # ( !Y1L5 & ( (!Y1L7 & (!Y1L6 $ (!T1_out_12b[0]))) # (Y1L7 & (Y1L6 & T1_out_12b[0])) ) );


--X3L6 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexOne|Mux5~0 at LABCELL_X85_Y10_N18
X3L6 = ( Y1L6 & ( (!Y1L7 & (!Y1L5 $ (!T1_out_12b[0]))) # (Y1L7 & ((!T1_out_12b[0]) # (Y1L5))) ) ) # ( !Y1L6 & ( (Y1L7 & (Y1L5 & T1_out_12b[0])) ) );


--X3L5 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexOne|Mux4~0 at LABCELL_X85_Y10_N21
X3L5 = ( Y1L6 & ( (Y1L7 & ((!T1_out_12b[0]) # (Y1L5))) ) ) # ( !Y1L6 & ( (!Y1L7 & (Y1L5 & !T1_out_12b[0])) ) );


--X3L4 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexOne|Mux3~0 at LABCELL_X85_Y10_N24
X3L4 = ( Y1L6 & ( (!Y1L5 & (!Y1L7 & !T1_out_12b[0])) # (Y1L5 & ((T1_out_12b[0]))) ) ) # ( !Y1L6 & ( (!Y1L7 & (!Y1L5 & T1_out_12b[0])) # (Y1L7 & (Y1L5 & !T1_out_12b[0])) ) );


--X3L3 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexOne|Mux2~0 at LABCELL_X85_Y10_N27
X3L3 = ( Y1L6 & ( (!Y1L7 & ((!Y1L5) # (T1_out_12b[0]))) ) ) # ( !Y1L6 & ( (T1_out_12b[0] & ((!Y1L7) # (!Y1L5))) ) );


--X3L2 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexOne|Mux1~0 at LABCELL_X85_Y10_N30
X3L2 = ( Y1L6 & ( (T1_out_12b[0] & (!Y1L7 $ (!Y1L5))) ) ) # ( !Y1L6 & ( (!Y1L7 & ((T1_out_12b[0]) # (Y1L5))) ) );


--X3L1 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexOne|Mux0~0 at LABCELL_X85_Y10_N33
X3L1 = ( Y1L6 & ( (!Y1L5 & ((!Y1L7) # (T1_out_12b[0]))) # (Y1L5 & ((!T1_out_12b[0]) # (Y1L7))) ) ) # ( !Y1L6 & ( (Y1L7) # (Y1L5) ) );


--Y1L8 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|tens[0]~0 at LABCELL_X85_Y10_N48
Y1L8 = ( T1_out_12b[1] & ( Y1L3 & ( !Y1L2 $ (((!T1_out_12b[2]) # (!Y1L1))) ) ) ) # ( !T1_out_12b[1] & ( Y1L3 & ( Y1L2 ) ) ) # ( T1_out_12b[1] & ( !Y1L3 & ( !Y1L2 $ (Y1L1) ) ) ) # ( !T1_out_12b[1] & ( !Y1L3 & ( !Y1L2 $ (((T1_out_12b[2] & Y1L1))) ) ) );


--Y1L9 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|tens[1]~1 at MLABCELL_X84_Y10_N54
Y1L9 = ( T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[6] & (!T1_out_12b[7] & ((!T1_out_12b[5]) # (T1_out_12b[3])))) # (T1_out_12b[6] & (T1_out_12b[3] & (!T1_out_12b[7] $ (!T1_out_12b[5])))) ) ) ) # ( !T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[7] & (T1_out_12b[3] & (!T1_out_12b[6] $ (T1_out_12b[5])))) # (T1_out_12b[7] & (!T1_out_12b[6] & (!T1_out_12b[3] & T1_out_12b[5]))) ) ) ) # ( T1_out_12b[2] & ( !T1_out_12b[4] & ( (!T1_out_12b[6] & ((!T1_out_12b[7] & (!T1_out_12b[3] & T1_out_12b[5])) # (T1_out_12b[7] & ((!T1_out_12b[3]) # (T1_out_12b[5]))))) # (T1_out_12b[6] & (!T1_out_12b[7] $ (((T1_out_12b[5]))))) ) ) ) # ( !T1_out_12b[2] & ( !T1_out_12b[4] & ( (!T1_out_12b[6] & (((!T1_out_12b[3] & T1_out_12b[5])) # (T1_out_12b[7]))) # (T1_out_12b[6] & (!T1_out_12b[7] $ (((T1_out_12b[5]))))) ) ) );


--Y1L10 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|tens[2]~2 at MLABCELL_X84_Y10_N48
Y1L10 = ( T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[6] & (!T1_out_12b[7] $ (!T1_out_12b[5]))) # (T1_out_12b[6] & (T1_out_12b[7] & T1_out_12b[5])) ) ) ) # ( !T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[6] & ((!T1_out_12b[7] & ((T1_out_12b[5]))) # (T1_out_12b[7] & ((!T1_out_12b[3]) # (!T1_out_12b[5]))))) # (T1_out_12b[6] & (T1_out_12b[7] & ((T1_out_12b[5])))) ) ) ) # ( T1_out_12b[2] & ( !T1_out_12b[4] & ( (!T1_out_12b[6] & ((!T1_out_12b[7] & (T1_out_12b[3] & T1_out_12b[5])) # (T1_out_12b[7] & ((T1_out_12b[5]) # (T1_out_12b[3]))))) # (T1_out_12b[6] & (!T1_out_12b[7] & ((!T1_out_12b[5])))) ) ) ) # ( !T1_out_12b[2] & ( !T1_out_12b[4] & ( (!T1_out_12b[6] & (T1_out_12b[5] & ((T1_out_12b[3]) # (T1_out_12b[7])))) # (T1_out_12b[6] & (!T1_out_12b[7] & ((!T1_out_12b[5])))) ) ) );


--Y1L11 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|tens[3]~3 at MLABCELL_X84_Y10_N42
Y1L11 = ( T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[6] & (T1_out_12b[7] & T1_out_12b[5])) # (T1_out_12b[6] & (!T1_out_12b[7] & !T1_out_12b[5])) ) ) ) # ( !T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[6] & (T1_out_12b[7] & (T1_out_12b[3] & T1_out_12b[5]))) # (T1_out_12b[6] & (!T1_out_12b[7] & ((!T1_out_12b[5])))) ) ) ) # ( T1_out_12b[2] & ( !T1_out_12b[4] & ( (T1_out_12b[6] & (T1_out_12b[7] & (!T1_out_12b[3] & !T1_out_12b[5]))) ) ) ) # ( !T1_out_12b[2] & ( !T1_out_12b[4] & ( (T1_out_12b[6] & (!T1_out_12b[3] & (!T1_out_12b[7] $ (!T1_out_12b[5])))) ) ) );


--X2L7 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexTen|Mux6~0 at LABCELL_X85_Y10_N57
X2L7 = ( Y1L9 & ( (!Y1L8 & (!Y1L10 & Y1L11)) ) ) # ( !Y1L9 & ( (!Y1L8 & (!Y1L10 $ (Y1L11))) # (Y1L8 & (Y1L10 & !Y1L11)) ) );


--X2L6 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexTen|Mux5~0 at LABCELL_X85_Y10_N0
X2L6 = ( Y1L9 & ( (!Y1L8 & ((Y1L11))) # (Y1L8 & (Y1L10)) ) ) # ( !Y1L9 & ( (Y1L10 & (!Y1L8 $ (Y1L11))) ) );


--X2L5 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexTen|Mux4~0 at LABCELL_X85_Y10_N3
X2L5 = ( Y1L9 & ( (!Y1L10 & (Y1L8 & !Y1L11)) # (Y1L10 & ((Y1L11))) ) ) # ( !Y1L9 & ( (Y1L8 & (Y1L10 & Y1L11)) ) );


--X2L4 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexTen|Mux3~0 at LABCELL_X85_Y10_N42
X2L4 = ( Y1L9 & ( (!Y1L8 & (Y1L10)) # (Y1L8 & (!Y1L10 & Y1L11)) ) ) # ( !Y1L9 & ( (!Y1L11 & (!Y1L8 $ (Y1L10))) ) );


--X2L3 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexTen|Mux2~0 at LABCELL_X85_Y10_N45
X2L3 = ( Y1L9 & ( (!Y1L8 & !Y1L11) ) ) # ( !Y1L9 & ( (!Y1L10 & (!Y1L8)) # (Y1L10 & ((!Y1L11))) ) );


--X2L2 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexTen|Mux1~0 at LABCELL_X85_Y10_N36
X2L2 = ( Y1L8 & ( (!Y1L11 & (Y1L9 & !Y1L10)) ) ) # ( !Y1L8 & ( !Y1L11 $ (((!Y1L9 & Y1L10))) ) );


--X2L1 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexTen|Mux0~0 at LABCELL_X85_Y10_N54
X2L1 = ( Y1L9 & ( ((!Y1L10) # (Y1L11)) # (Y1L8) ) ) # ( !Y1L9 & ( (!Y1L10 & ((Y1L11))) # (Y1L10 & ((!Y1L8) # (!Y1L11))) ) );


--X1L1 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexHund|Mux1~0 at MLABCELL_X84_Y10_N36
X1L1 = ( T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[6] & (!T1_out_12b[7])) # (T1_out_12b[6] & ((!T1_out_12b[5]) # (T1_out_12b[7]))) ) ) ) # ( !T1_out_12b[2] & ( T1_out_12b[4] & ( (!T1_out_12b[6] & (!T1_out_12b[7])) # (T1_out_12b[6] & ((!T1_out_12b[5]) # (T1_out_12b[7]))) ) ) ) # ( T1_out_12b[2] & ( !T1_out_12b[4] & ( (!T1_out_12b[6] & (!T1_out_12b[7])) # (T1_out_12b[6] & ((!T1_out_12b[7] & ((!T1_out_12b[5]))) # (T1_out_12b[7] & ((T1_out_12b[5]) # (T1_out_12b[3]))))) ) ) ) # ( !T1_out_12b[2] & ( !T1_out_12b[4] & ( (!T1_out_12b[6] & (!T1_out_12b[7])) # (T1_out_12b[6] & ((!T1_out_12b[7] & ((!T1_out_12b[3]) # (!T1_out_12b[5]))) # (T1_out_12b[7] & ((T1_out_12b[5]) # (T1_out_12b[3]))))) ) ) );


--X1L2 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexHund|Mux1~1 at MLABCELL_X84_Y10_N18
X1L2 = ( T1_out_12b[5] & ( T1_out_12b[4] & ( (T1_out_12b[6] & T1_out_12b[7]) ) ) ) # ( !T1_out_12b[5] & ( T1_out_12b[4] & ( (T1_out_12b[6] & T1_out_12b[7]) ) ) ) # ( T1_out_12b[5] & ( !T1_out_12b[4] & ( (T1_out_12b[6] & T1_out_12b[7]) ) ) ) # ( !T1_out_12b[5] & ( !T1_out_12b[4] & ( (T1_out_12b[6] & (T1_out_12b[7] & T1_out_12b[3])) ) ) );


--X1L3 is processor:top_inst|add_sub:L7|bcd2seven_seg:hexHund|Mux1~2 at MLABCELL_X84_Y10_N12
X1L3 = ( T1_out_12b[2] & ( T1_out_12b[4] & ( ((T1_out_12b[6] & T1_out_12b[5])) # (T1_out_12b[7]) ) ) ) # ( !T1_out_12b[2] & ( T1_out_12b[4] & ( ((T1_out_12b[6] & T1_out_12b[5])) # (T1_out_12b[7]) ) ) ) # ( T1_out_12b[2] & ( !T1_out_12b[4] & ( ((T1_out_12b[6] & T1_out_12b[5])) # (T1_out_12b[7]) ) ) ) # ( !T1_out_12b[2] & ( !T1_out_12b[4] & ( ((T1_out_12b[6] & (T1_out_12b[3] & T1_out_12b[5]))) # (T1_out_12b[7]) ) ) );


--Y1L4 is processor:top_inst|add_sub:L7|double_dabble:hexOuts|LessThan13~0 at MLABCELL_X84_Y10_N33
Y1L4 = ( T1_out_12b[5] & ( T1_out_12b[6] & ( T1_out_12b[7] ) ) ) # ( !T1_out_12b[5] & ( T1_out_12b[6] & ( (T1_out_12b[7] & ((T1_out_12b[4]) # (T1_out_12b[3]))) ) ) );


--D1_count_sig[0] is processor:top_inst|count_sig[0] at FF_X29_Y2_N5
--register power-up is low

D1_count_sig[0] = DFFEAS(D1L3, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--D1_count_sig[1] is processor:top_inst|count_sig[1] at FF_X29_Y2_N19
--register power-up is low

D1_count_sig[1] = DFFEAS(D1L6, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--D1_count_sig[2] is processor:top_inst|count_sig[2] at FF_X29_Y2_N22
--register power-up is low

D1_count_sig[2] = DFFEAS(D1L8, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--D1_count_sig[3] is processor:top_inst|count_sig[3] at FF_X29_Y2_N37
--register power-up is low

D1_count_sig[3] = DFFEAS(D1L10, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--HB1_is_in_use_reg is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg at FF_X3_Y3_N53
--register power-up is low

HB1_is_in_use_reg = AMPP_FUNCTION(A1L5, HB1L17, !N1_clr_reg, GND);


--HB1_ir_loaded_address_reg[0] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] at FF_X4_Y2_N1
--register power-up is low

HB1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L5, HB1L26Q, !HB1L19, GND, N1_irf_reg[1][3]);


--HB1_ir_loaded_address_reg[1] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] at FF_X4_Y2_N4
--register power-up is low

HB1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L5, HB1L28Q, !HB1L19, GND, N1_irf_reg[1][3]);


--HB1_ir_loaded_address_reg[2] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] at FF_X4_Y2_N31
--register power-up is low

HB1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L5, HB1_ram_rom_addr_reg[2], !HB1L19, GND, N1_irf_reg[1][3]);


--HB1_ir_loaded_address_reg[3] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] at FF_X4_Y2_N34
--register power-up is low

HB1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L5, HB1L31Q, !HB1L19, GND, N1_irf_reg[1][3]);


--HB1_ir_loaded_address_reg[4] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4] at FF_X4_Y2_N25
--register power-up is low

HB1_ir_loaded_address_reg[4] = AMPP_FUNCTION(A1L5, HB1_ram_rom_addr_reg[4], !HB1L19, GND, N1_irf_reg[1][3]);


--P1_WORD_SR[0] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] at FF_X3_Y3_N22
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L5, P1L23, P1L21);


--HB1_bypass_reg_out is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out at FF_X2_Y4_N26
--register power-up is low

HB1_bypass_reg_out = AMPP_FUNCTION(A1L5, HB1L8, !N1_clr_reg, GND);


--S3_RisingEdge is processor:top_inst|add_sub:L7|edge_detect:resetEdge|RisingEdge at FF_X35_Y3_N50
--register power-up is low

S3_RisingEdge = DFFEAS(S3L5, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--T1L33 is processor:top_inst|add_sub:L7|output[0]~0 at LABCELL_X35_Y4_N42
T1L33 = ( T1_result_reg[0] & ( !S3_RisingEdge ) );


--T1L34 is processor:top_inst|add_sub:L7|output[1]~1 at LABCELL_X35_Y4_N48
T1L34 = (T1_result_reg[1] & !S3_RisingEdge);


--T1L35 is processor:top_inst|add_sub:L7|output[2]~2 at LABCELL_X35_Y4_N24
T1L35 = ( T1_result_reg[2] & ( !S3_RisingEdge ) );


--T1L36 is processor:top_inst|add_sub:L7|output[3]~3 at LABCELL_X33_Y4_N0
T1L36 = ( T1_result_reg[3] & ( !S3_RisingEdge ) );


--T1L37 is processor:top_inst|add_sub:L7|output[4]~4 at MLABCELL_X34_Y4_N6
T1L37 = ( T1_result_reg[4] & ( !S3_RisingEdge ) );


--T1L38 is processor:top_inst|add_sub:L7|output[5]~5 at LABCELL_X33_Y4_N18
T1L38 = ( T1_result_reg[5] & ( !S3_RisingEdge ) );


--T1L40 is processor:top_inst|add_sub:L7|output[7]~6 at MLABCELL_X34_Y4_N9
T1L40 = ( T1_result_reg[7] & ( !S3_RisingEdge ) );


--T1L39 is processor:top_inst|add_sub:L7|output[6]~7 at LABCELL_X35_Y4_N21
T1L39 = ( T1_result_reg[6] & ( !S3_RisingEdge ) );


--S2_FallingEdge is processor:top_inst|edge_detect:exeDelay|FallingEdge at FF_X29_Y2_N55
--register power-up is low

S2_FallingEdge = DFFEAS(S2L2, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--D1L3 is processor:top_inst|count_sig[0]~0 at LABCELL_X29_Y2_N3
D1L3 = ( D1_count_sig[0] & ( !S2_FallingEdge ) ) # ( !D1_count_sig[0] & ( S2_FallingEdge ) );


--D1L6 is processor:top_inst|count_sig[1]~1 at LABCELL_X29_Y2_N18
D1L6 = !D1_count_sig[1] $ (((!D1_count_sig[0]) # (!S2_FallingEdge)));


--D1L8 is processor:top_inst|count_sig[2]~2 at LABCELL_X29_Y2_N21
D1L8 = ( D1_count_sig[1] & ( !D1_count_sig[2] $ (((!D1_count_sig[0]) # (!S2_FallingEdge))) ) ) # ( !D1_count_sig[1] & ( D1_count_sig[2] ) );


--D1L10 is processor:top_inst|count_sig[3]~3 at LABCELL_X29_Y2_N36
D1L10 = ( D1_count_sig[3] & ( D1_count_sig[1] & ( (!D1_count_sig[0]) # ((!D1_count_sig[2]) # (!S2_FallingEdge)) ) ) ) # ( !D1_count_sig[3] & ( D1_count_sig[1] & ( (D1_count_sig[0] & (D1_count_sig[2] & S2_FallingEdge)) ) ) ) # ( D1_count_sig[3] & ( !D1_count_sig[1] ) );


--HB1L17 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 at MLABCELL_X3_Y2_N36
HB1L17 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1_irf_reg[1][4], !HB1_is_in_use_reg);


--HB1_ram_rom_addr_reg[0] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] at FF_X2_Y4_N44
--register power-up is low

HB1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L5, HB1L33, !N1_irf_reg[1][0], GND, HB1L25);


--HB1L19 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 at MLABCELL_X3_Y2_N45
HB1L19 = AMPP_FUNCTION(!N1_irf_reg[1][4], !N1_irf_reg[1][0]);


--HB1_ram_rom_addr_reg[1] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] at FF_X2_Y4_N53
--register power-up is low

HB1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L5, HB1L34, !N1_irf_reg[1][0], GND, HB1L25);


--HB1_ram_rom_addr_reg[2] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] at FF_X2_Y4_N10
--register power-up is low

HB1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L5, HB1L35, !N1_irf_reg[1][0], GND, HB1L25);


--HB1_ram_rom_addr_reg[3] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] at FF_X2_Y4_N17
--register power-up is low

HB1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L5, HB1L36, !N1_irf_reg[1][0], GND, HB1L25);


--HB1_ram_rom_addr_reg[4] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] at FF_X2_Y4_N14
--register power-up is low

HB1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L5, HB1L37, !N1_irf_reg[1][0], HB1L25);


--P1_word_counter[3] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] at FF_X3_Y3_N38
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L5, P1L11, GND, P1L5);


--P1_WORD_SR[1] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] at FF_X3_Y3_N19
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L5, P1L25, P1L21);


--P1_word_counter[0] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] at FF_X3_Y3_N47
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L5, P1L12, GND, P1L5);


--P1_word_counter[4] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] at FF_X3_Y3_N29
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L5, P1L13, GND, P1L5);


--P1_word_counter[1] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] at FF_X3_Y3_N44
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L5, P1L14, GND, P1L5);


--P1_word_counter[2] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] at FF_X3_Y3_N35
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L5, P1L15, GND, P1L5);


--P1L22 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 at MLABCELL_X3_Y3_N45
P1L22 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[4], !P1_word_counter[1], !P1_word_counter[0]);


--P1L23 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 at MLABCELL_X3_Y3_N21
P1L23 = AMPP_FUNCTION(!Q1_state[4], !P1L9Q, !Q1_state[8], !N1_virtual_ir_scan_reg, !P1_WORD_SR[1], !P1L22);


--P1L21 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2 at MLABCELL_X3_Y3_N0
P1L21 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8], !H1_splitter_nodes_receive_0[3], !Q1_state[4], !Q1_state[3]);


--HB1L8 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0 at LABCELL_X2_Y4_N30
HB1L8 = AMPP_FUNCTION(!A1L6, !HB1_bypass_reg_out, !H1_splitter_nodes_receive_0[3]);


--HB1_ram_rom_data_shift_cntr_reg[1] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] at FF_X4_Y2_N47
--register power-up is low

HB1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L5, HB1L69, !N1_irf_reg[1][3], GND);


--HB1_ram_rom_data_shift_cntr_reg[3] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] at FF_X4_Y2_N53
--register power-up is low

HB1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L5, HB1L73, !N1_irf_reg[1][3], GND);


--HB1_ram_rom_data_shift_cntr_reg[2] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] at FF_X4_Y2_N11
--register power-up is low

HB1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L5, HB1L71, !N1_irf_reg[1][3], GND);


--HB1_ram_rom_data_shift_cntr_reg[0] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] at FF_X4_Y2_N41
--register power-up is low

HB1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L5, HB1L67, !N1_irf_reg[1][3], GND);


--HB1L20 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 at LABCELL_X4_Y2_N48
HB1L20 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[3], !HB1_ram_rom_data_shift_cntr_reg[0], !N1_irf_reg[1][3], !N1_irf_reg[1][1], !HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[2]);


--HB1L44 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~0 at LABCELL_X4_Y2_N21
HB1L44 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !N1_irf_reg[1][1], !Q1_state[4], !N1_irf_reg[1][2]);


--HB1L45 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1 at MLABCELL_X6_Y2_N36
HB1L45 = AMPP_FUNCTION(!HB1L44, !HB1L20);


--S3_PrevDataIn1 is processor:top_inst|add_sub:L7|edge_detect:resetEdge|PrevDataIn1 at FF_X35_Y3_N43
--register power-up is low

S3_PrevDataIn1 = DFFEAS(S3L2, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--S3_PrevDataIn2 is processor:top_inst|add_sub:L7|edge_detect:resetEdge|PrevDataIn2 at FF_X35_Y3_N47
--register power-up is low

S3_PrevDataIn2 = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , S3_PrevDataIn1,  ,  , VCC);


--S3L5 is processor:top_inst|add_sub:L7|edge_detect:resetEdge|RisingEdge~0 at LABCELL_X35_Y3_N48
S3L5 = ( !S3_PrevDataIn2 & ( S3_PrevDataIn1 ) );


--Z1_read_addr[0] is processor:top_inst|add_sub:L7|raminfr:ramUnit|read_addr[0] at FF_X34_Y4_N2
--register power-up is low

Z1_read_addr[0] = DFFEAS(T1_WideOr0, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--Z1L1 is processor:top_inst|add_sub:L7|raminfr:ramUnit|dout[0]~0 at MLABCELL_X34_Y2_N6
Z1L1 = ( Z1_read_addr[0] & ( Z1_ram_mem[0][0] & ( Z1_ram_mem[1][0] ) ) ) # ( !Z1_read_addr[0] & ( Z1_ram_mem[0][0] ) ) # ( Z1_read_addr[0] & ( !Z1_ram_mem[0][0] & ( Z1_ram_mem[1][0] ) ) );


--T1_current_state.read_work is processor:top_inst|add_sub:L7|current_state.read_work at FF_X34_Y4_N58
--register power-up is low

T1_current_state.read_work = DFFEAS(T1L63, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--T1_current_state.write_work is processor:top_inst|add_sub:L7|current_state.write_work at FF_X34_Y4_N56
--register power-up is low

T1_current_state.write_work = DFFEAS(T1_next_state.write_work, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--T1_current_state.write_work_wait is processor:top_inst|add_sub:L7|current_state.write_work_wait at FF_X34_Y4_N14
--register power-up is low

T1_current_state.write_work_wait = DFFEAS(T1L18, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--T1_WideOr0 is processor:top_inst|add_sub:L7|WideOr0 at MLABCELL_X34_Y4_N0
T1_WideOr0 = ( !T1_current_state.write_work_wait & ( (T1_current_state.read_work & !T1_current_state.write_work) ) );


--T1_current_state.write_save_wait is processor:top_inst|add_sub:L7|current_state.write_save_wait at FF_X34_Y4_N17
--register power-up is low

T1_current_state.write_save_wait = DFFEAS(T1_next_state.write_save_wait, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--T1_next_state.write_work is processor:top_inst|add_sub:L7|next_state.write_work at MLABCELL_X34_Y4_N54
T1_next_state.write_work = ( T1_current_state.write_save_wait ) # ( !T1_current_state.write_save_wait & ( T1_current_state.write_work_wait ) );


--Z1L2 is processor:top_inst|add_sub:L7|raminfr:ramUnit|dout[1]~1 at LABCELL_X30_Y3_N3
Z1L2 = ( Z1_ram_mem[1][1] & ( (Z1_ram_mem[0][1]) # (Z1_read_addr[0]) ) ) # ( !Z1_ram_mem[1][1] & ( (!Z1_read_addr[0] & Z1_ram_mem[0][1]) ) );


--Z1L3 is processor:top_inst|add_sub:L7|raminfr:ramUnit|dout[2]~2 at LABCELL_X30_Y3_N18
Z1L3 = ( Z1_ram_mem[1][2] & ( (Z1_read_addr[0]) # (Z1_ram_mem[0][2]) ) ) # ( !Z1_ram_mem[1][2] & ( (Z1_ram_mem[0][2] & !Z1_read_addr[0]) ) );


--Z1L4 is processor:top_inst|add_sub:L7|raminfr:ramUnit|dout[3]~3 at MLABCELL_X34_Y3_N9
Z1L4 = ( Z1_ram_mem[1][3] & ( (Z1_ram_mem[0][3]) # (Z1_read_addr[0]) ) ) # ( !Z1_ram_mem[1][3] & ( (!Z1_read_addr[0] & Z1_ram_mem[0][3]) ) );


--Z1L5 is processor:top_inst|add_sub:L7|raminfr:ramUnit|dout[4]~4 at LABCELL_X33_Y3_N0
Z1L5 = ( Z1_ram_mem[0][4] & ( (!Z1_read_addr[0]) # (Z1_ram_mem[1][4]) ) ) # ( !Z1_ram_mem[0][4] & ( (Z1_read_addr[0] & Z1_ram_mem[1][4]) ) );


--Z1L6 is processor:top_inst|add_sub:L7|raminfr:ramUnit|dout[5]~5 at MLABCELL_X34_Y3_N0
Z1L6 = (!Z1_read_addr[0] & ((Z1_ram_mem[0][5]))) # (Z1_read_addr[0] & (Z1_ram_mem[1][5]));


--Z1L8 is processor:top_inst|add_sub:L7|raminfr:ramUnit|dout[7]~6 at MLABCELL_X34_Y3_N6
Z1L8 = ( Z1_ram_mem[1][7] & ( (Z1_ram_mem[0][7]) # (Z1_read_addr[0]) ) ) # ( !Z1_ram_mem[1][7] & ( (!Z1_read_addr[0] & Z1_ram_mem[0][7]) ) );


--Z1L7 is processor:top_inst|add_sub:L7|raminfr:ramUnit|dout[6]~7 at LABCELL_X36_Y3_N3
Z1L7 = ( Z1_ram_mem[0][6] & ( (!Z1_read_addr[0]) # (Z1_ram_mem[1][6]) ) ) # ( !Z1_ram_mem[0][6] & ( (Z1_read_addr[0] & Z1_ram_mem[1][6]) ) );


--W1_prev_data_1[2] is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_1[2] at FF_X29_Y2_N26
--register power-up is low

W1_prev_data_1[2] = DFFEAS(W1L6, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--W1_prev_data_2[2] is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_2[2] at FF_X29_Y2_N28
--register power-up is low

W1_prev_data_2[2] = DFFEAS(W1L13, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--S2L2 is processor:top_inst|edge_detect:exeDelay|FallingEdge~0 at LABCELL_X29_Y2_N54
S2L2 = ( W1_prev_data_2[2] & ( !W1_prev_data_1[2] ) );


--HB1L33 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~0 at LABCELL_X4_Y2_N27
HB1L33 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !Q1_state[4], !N1_irf_reg[1][3], !HB1L28Q, !HB1L26Q);


--HB1L24 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~1 at LABCELL_X4_Y2_N6
HB1L24 = AMPP_FUNCTION(!N1_irf_reg[1][2], !Q1_state[4], !N1_irf_reg[1][3], !N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !Q1_state[8]);


--HB1L25 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~2 at LABCELL_X4_Y2_N42
HB1L25 = AMPP_FUNCTION(!N1_irf_reg[1][1], !HB1_ram_rom_data_shift_cntr_reg[2], !HB1_ram_rom_data_shift_cntr_reg[3], !HB1L24, !HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[0]);


--HB1L21 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 at LABCELL_X4_Y2_N18
HB1L21 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irf_reg[1][3], !H1_splitter_nodes_receive_0[3], !Q1_state[4]);


--HB1L34 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~3 at LABCELL_X2_Y4_N33
HB1L34 = AMPP_FUNCTION(!HB1L21, !HB1_ram_rom_addr_reg[0], !HB1_ram_rom_addr_reg[2], !HB1_ram_rom_addr_reg[1]);


--HB1L35 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~4 at LABCELL_X2_Y4_N6
HB1L35 = AMPP_FUNCTION(!HB1L21, !HB1_ram_rom_addr_reg[0], !HB1_ram_rom_addr_reg[1], !HB1_ram_rom_addr_reg[3], !HB1_ram_rom_addr_reg[2]);


--HB1L36 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~5 at LABCELL_X2_Y4_N48
HB1L36 = AMPP_FUNCTION(!HB1_ram_rom_addr_reg[1], !HB1_ram_rom_addr_reg[0], !HB1L21, !HB1_ram_rom_addr_reg[3], !HB1_ram_rom_addr_reg[2], !HB1_ram_rom_addr_reg[4]);


--HB1L6 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~0 at LABCELL_X2_Y4_N45
HB1L6 = AMPP_FUNCTION(!HB1_ram_rom_addr_reg[0], !HB1_ram_rom_addr_reg[3], !HB1_ram_rom_addr_reg[1], !HB1_ram_rom_addr_reg[2], !HB1_ram_rom_addr_reg[4]);


--HB1L37 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~6 at LABCELL_X2_Y4_N12
HB1L37 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !HB1L6, !A1L6, !Q1_state[4], !N1_irf_reg[1][3], !H1_splitter_nodes_receive_0[3]);


--P1_clear_signal is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal at MLABCELL_X3_Y3_N30
P1_clear_signal = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8]);


--P1L11 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 at MLABCELL_X3_Y3_N24
P1L11 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[0], !P1_word_counter[3], !P1_clear_signal);


--P1L5 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 at MLABCELL_X3_Y3_N3
P1L5 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8], !Q1_state[3], !Q1_state[4], !H1_splitter_nodes_receive_0[3]);


--P1_WORD_SR[2] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] at FF_X3_Y3_N55
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L5, P1L27, P1L21);


--P1L24 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 at MLABCELL_X3_Y3_N27
P1L24 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[0], !P1_word_counter[4], !P1_word_counter[2]);


--P1L25 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 at MLABCELL_X3_Y3_N18
P1L25 = AMPP_FUNCTION(!Q1_state[4], !P1L9Q, !N1_virtual_ir_scan_reg, !Q1_state[8], !P1_WORD_SR[2], !P1L24);


--P1L2 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 at MLABCELL_X3_Y3_N42
P1L2 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[4], !P1_word_counter[3], !P1_word_counter[1], !P1_word_counter[0]);


--P1L12 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 at MLABCELL_X3_Y3_N12
P1L12 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !P1L2, !P1_word_counter[0], !Q1_state[8]);


--P1L13 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 at MLABCELL_X3_Y3_N39
P1L13 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[0], !P1L9Q, !P1_word_counter[4], !P1_word_counter[1], !P1_clear_signal);


--P1L14 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 at MLABCELL_X3_Y3_N15
P1L14 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !P1L2, !P1_word_counter[0], !Q1_state[8], !P1_word_counter[1]);


--P1L15 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 at MLABCELL_X3_Y3_N48
P1L15 = AMPP_FUNCTION(!P1_word_counter[4], !P1_word_counter[0], !P1_word_counter[2], !P1L9Q, !P1_word_counter[1], !P1_clear_signal);


--HB1L9 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0 at MLABCELL_X3_Y2_N42
HB1L9 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !N1_irf_reg[1][2], !Q1_state[5]);


--D1_count_sig[4] is processor:top_inst|count_sig[4] at FF_X29_Y2_N31
--register power-up is low

D1_count_sig[4] = DFFEAS(D1L12, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--HB1L69 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 at LABCELL_X4_Y2_N15
HB1L69 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[3], !HB1_ram_rom_data_shift_cntr_reg[0], !HB1_ram_rom_data_shift_cntr_reg[1], !HB1L44, !HB1_ram_rom_data_shift_cntr_reg[2]);


--HB1L73 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 at LABCELL_X4_Y2_N36
HB1L73 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[3], !HB1_ram_rom_data_shift_cntr_reg[0], !HB1L44, !HB1_ram_rom_data_shift_cntr_reg[2]);


--HB1L71 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 at LABCELL_X4_Y2_N12
HB1L71 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[3], !HB1_ram_rom_data_shift_cntr_reg[0], !HB1L44, !HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[2]);


--HB1L67 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 at LABCELL_X4_Y2_N57
HB1L67 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[2], !HB1_ram_rom_data_shift_cntr_reg[0], !HB1L44, !HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[3]);


--W2_prev_data_2[0] is processor:top_inst|add_sub:L7|clock_synchronizer:opSync|prev_data_2[0] at FF_X34_Y2_N52
--register power-up is low

W2_prev_data_2[0] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W2_prev_data_1[0],  ,  , VCC);


--V1L380 is processor:top_inst|add_sub:L7|alu:alu_def|Mux7~0 at LABCELL_X35_Y3_N3
V1L380 = ( DB1L162 & ( (V1_mul_result[0] & !W2_prev_data_2[0]) ) ) # ( !DB1L162 & ( (W2_prev_data_2[0]) # (V1_mul_result[0]) ) );


--W2_prev_data_2[1] is processor:top_inst|add_sub:L7|clock_synchronizer:opSync|prev_data_2[1] at FF_X35_Y3_N29
--register power-up is low

W2_prev_data_2[1] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W2_prev_data_1[1],  ,  , VCC);


--T1_current_state.write_save is processor:top_inst|add_sub:L7|current_state.write_save at FF_X34_Y4_N47
--register power-up is low

T1_current_state.write_save = DFFEAS(T1L16, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--Z1L21 is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[1][0]~0 at MLABCELL_X34_Y4_N3
Z1L21 = ( A1L117 & ( T1_current_state.write_save ) ) # ( !A1L117 );


--T1_current_state.read_save is processor:top_inst|add_sub:L7|current_state.read_save at FF_X34_Y4_N43
--register power-up is low

T1_current_state.read_save = DFFEAS(T1L14, GLOBAL(A1L23), !S3_RisingEdge,  ,  ,  ,  ,  ,  );


--Z1L17 is processor:top_inst|add_sub:L7|raminfr:ramUnit|ram_mem[0][6]~1 at MLABCELL_X34_Y4_N48
Z1L17 = ( T1_current_state.read_save & ( T1_current_state.read_work & ( !A1L117 ) ) ) # ( !T1_current_state.read_save & ( T1_current_state.read_work & ( (!A1L117) # ((!T1_current_state.write_save_wait & ((T1_current_state.write_work) # (T1_current_state.write_work_wait)))) ) ) ) # ( T1_current_state.read_save & ( !T1_current_state.read_work & ( !A1L117 ) ) ) # ( !T1_current_state.read_save & ( !T1_current_state.read_work & ( !A1L117 ) ) );


--S6_FallingEdge is processor:top_inst|add_sub:L7|edge_detect:restoreEdge|FallingEdge at FF_X27_Y3_N37
--register power-up is low

S6_FallingEdge = DFFEAS(S6L2, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--S5_FallingEdge is processor:top_inst|add_sub:L7|edge_detect:saveEdge|FallingEdge at FF_X35_Y3_N22
--register power-up is low

S5_FallingEdge = DFFEAS(S5L2, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--S4_FallingEdge is processor:top_inst|add_sub:L7|edge_detect:execEdge|FallingEdge at FF_X29_Y2_N16
--register power-up is low

S4_FallingEdge = DFFEAS(S4L2, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--T1L63 is processor:top_inst|add_sub:L7|Selector0~0 at MLABCELL_X34_Y4_N57
T1L63 = ( S4_FallingEdge & ( !T1_current_state.write_work ) ) # ( !S4_FallingEdge & ( (!T1_current_state.write_work & (((T1_current_state.read_work) # (S6_FallingEdge)) # (S5_FallingEdge))) ) );


--T1L18 is processor:top_inst|add_sub:L7|next_state.write_work_wait~0 at MLABCELL_X34_Y4_N12
T1L18 = ( !T1_current_state.read_work & ( S4_FallingEdge ) );


--T1_next_state.write_save_wait is processor:top_inst|add_sub:L7|next_state.write_save_wait at MLABCELL_X34_Y4_N15
T1_next_state.write_save_wait = (T1_current_state.read_save) # (T1_current_state.write_save);


--W3L30Q is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[7]~_Duplicate_1 at FF_X29_Y3_N46
--register power-up is low

W3L30Q = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W3_prev_data_1[7],  ,  , VCC);


--V1L379 is processor:top_inst|add_sub:L7|alu:alu_def|Mux6~0 at LABCELL_X29_Y3_N51
V1L379 = ( W2_prev_data_2[0] & ( (!DB1L126 & !W3L30Q) ) ) # ( !W2_prev_data_2[0] & ( V1_mul_result[1] ) );


--W3L28Q is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[6]~_Duplicate_1 at FF_X29_Y3_N56
--register power-up is low

W3L28Q = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W3_prev_data_1[6],  ,  , VCC);


--DB1_sel[45] is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|sel[45] at LABCELL_X29_Y3_N54
DB1_sel[45] = (W3L28Q) # (W3L30Q);


--V1L378 is processor:top_inst|add_sub:L7|alu:alu_def|Mux5~0 at LABCELL_X29_Y3_N36
V1L378 = ( W2_prev_data_2[0] & ( (!DB1_sel[45] & !DB1L94) ) ) # ( !W2_prev_data_2[0] & ( V1_mul_result[2] ) );


--W3L26Q is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[5]~_Duplicate_1 at FF_X29_Y3_N41
--register power-up is low

W3L26Q = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W3_prev_data_1[5],  ,  , VCC);


--DB1_sel[36] is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|sel[36] at LABCELL_X29_Y3_N39
DB1_sel[36] = (W3L26Q) # (DB1_sel[45]);


--DB1_selnose[36] is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|selnose[36] at LABCELL_X31_Y3_N57
DB1_selnose[36] = (DB1_sel[36]) # (DB1L66);


--V1L377 is processor:top_inst|add_sub:L7|alu:alu_def|Mux4~0 at LABCELL_X35_Y3_N30
V1L377 = (!W2_prev_data_2[0] & (V1_mul_result[3])) # (W2_prev_data_2[0] & ((!DB1_selnose[36])));


--W3L24Q is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[4]~_Duplicate_1 at FF_X30_Y3_N23
--register power-up is low

W3L24Q = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W3_prev_data_1[4],  ,  , VCC);


--DB1_sel[27] is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|sel[27] at LABCELL_X29_Y3_N30
DB1_sel[27] = (W3L24Q) # (DB1_sel[36]);


--V1L376 is processor:top_inst|add_sub:L7|alu:alu_def|Mux3~0 at LABCELL_X33_Y3_N12
V1L376 = (!W2_prev_data_2[0] & (((V1_mul_result[4])))) # (W2_prev_data_2[0] & (!DB1_sel[27] & ((!DB1L42))));


--W3L22Q is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[3]~_Duplicate_1 at FF_X29_Y3_N59
--register power-up is low

W3L22Q = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W3_prev_data_1[3],  ,  , VCC);


--DB1_sel[18] is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|sel[18] at LABCELL_X29_Y3_N57
DB1_sel[18] = ( W3L26Q ) # ( !W3L26Q & ( ((W3L22Q) # (DB1_sel[45])) # (W3L24Q) ) );


--DB1_selnose[18] is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|selnose[18] at LABCELL_X33_Y3_N21
DB1_selnose[18] = (DB1_sel[18]) # (DB1L22);


--V1L375 is processor:top_inst|add_sub:L7|alu:alu_def|Mux2~0 at LABCELL_X33_Y3_N15
V1L375 = (!W2_prev_data_2[0] & (V1_mul_result[5])) # (W2_prev_data_2[0] & ((!DB1_selnose[18])));


--W3L16Q is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[1]~_Duplicate_1 at FF_X34_Y2_N59
--register power-up is low

W3L16Q = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W3_prev_data_1[1],  ,  , VCC);


--W3L19Q is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[2]~_Duplicate_1 at FF_X31_Y2_N4
--register power-up is low

W3L19Q = DFFEAS(W3L20, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--DB1_sel[1] is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|sel[1] at LABCELL_X29_Y3_N42
DB1_sel[1] = ( W3L19Q & ( W3L26Q ) ) # ( !W3L19Q & ( W3L26Q ) ) # ( W3L19Q & ( !W3L26Q ) ) # ( !W3L19Q & ( !W3L26Q & ( (((W3L30Q) # (W3L24Q)) # (W3L22Q)) # (W3L28Q) ) ) );


--DB1_selnose[0] is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|selnose[0] at MLABCELL_X34_Y2_N27
DB1_selnose[0] = ( W3L17Q ) # ( !W3L17Q & ( (DB1L6) # (DB1_sel[1]) ) );


--V1L373 is processor:top_inst|add_sub:L7|alu:alu_def|Mux0~0 at MLABCELL_X34_Y2_N24
V1L373 = ( V1_mul_result[7] & ( (!DB1_selnose[0]) # (!W2_prev_data_2[0]) ) ) # ( !V1_mul_result[7] & ( (!DB1_selnose[0] & W2_prev_data_2[0]) ) );


--V1L374 is processor:top_inst|add_sub:L7|alu:alu_def|Mux1~0 at MLABCELL_X34_Y2_N54
V1L374 = ( W2_prev_data_2[0] & ( V1_mul_result[6] & ( (!DB1_sel[1] & !DB1L18) ) ) ) # ( !W2_prev_data_2[0] & ( V1_mul_result[6] ) ) # ( W2_prev_data_2[0] & ( !V1_mul_result[6] & ( (!DB1_sel[1] & !DB1L18) ) ) );


--S1_FallingEdge is processor:top_inst|edge_detect:resetEdge|FallingEdge at FF_X29_Y2_N44
--register power-up is low

S1_FallingEdge = DFFEAS(S1L2, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--P1L26 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 at MLABCELL_X3_Y3_N33
P1L26 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8], !Q1_state[4], !P1_word_counter[2], !P1L9Q);


--P1_WORD_SR[3] is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] at FF_X3_Y3_N7
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L5, P1L29, P1L21);


--P1L27 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 at MLABCELL_X3_Y3_N54
P1L27 = AMPP_FUNCTION(!P1_WORD_SR[3], !P1L26, !Q1_state[4], !P1_clear_signal, !P1_word_counter[1], !P1_word_counter[4]);


--D1L12 is processor:top_inst|count_sig[4]~4 at LABCELL_X29_Y2_N30
D1L12 = ( D1_count_sig[4] & ( D1_count_sig[1] & ( (!D1_count_sig[0]) # ((!D1_count_sig[3]) # ((!D1_count_sig[2]) # (!S2_FallingEdge))) ) ) ) # ( !D1_count_sig[4] & ( D1_count_sig[1] & ( (D1_count_sig[0] & (D1_count_sig[3] & (D1_count_sig[2] & S2_FallingEdge))) ) ) ) # ( D1_count_sig[4] & ( !D1_count_sig[1] ) );


--W3L14Q is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[0]~_Duplicate_1 at FF_X29_Y2_N34
--register power-up is low

W3L14Q = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W3_prev_data_1[0],  ,  , VCC);


--W2_prev_data_1[0] is processor:top_inst|add_sub:L7|clock_synchronizer:opSync|prev_data_1[0] at FF_X28_Y2_N37
--register power-up is low

W2_prev_data_1[0] = DFFEAS(W2L3, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--W2_prev_data_1[1] is processor:top_inst|add_sub:L7|clock_synchronizer:opSync|prev_data_1[1] at FF_X35_Y3_N52
--register power-up is low

W2_prev_data_1[1] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , GB1_q_a[11],  ,  , VCC);


--T1L16 is processor:top_inst|add_sub:L7|next_state.write_save~0 at MLABCELL_X34_Y4_N45
T1L16 = ( !S4_FallingEdge & ( (!T1_current_state.read_work & S5_FallingEdge) ) );


--T1L14 is processor:top_inst|add_sub:L7|next_state.read_save~0 at MLABCELL_X34_Y4_N42
T1L14 = ( !S4_FallingEdge & ( (!T1_current_state.read_work & (!S5_FallingEdge & S6_FallingEdge)) ) );


--S6_PrevDataIn1 is processor:top_inst|add_sub:L7|edge_detect:restoreEdge|PrevDataIn1 at FF_X27_Y3_N32
--register power-up is low

S6_PrevDataIn1 = DFFEAS(S6L4, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--S6_PrevDataIn2 is processor:top_inst|add_sub:L7|edge_detect:restoreEdge|PrevDataIn2 at FF_X27_Y3_N29
--register power-up is low

S6_PrevDataIn2 = DFFEAS(S6L6, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--S6L2 is processor:top_inst|add_sub:L7|edge_detect:restoreEdge|FallingEdge~0 at LABCELL_X27_Y3_N36
S6L2 = ( S6_PrevDataIn2 & ( !S6_PrevDataIn1 ) );


--S5_PrevDataIn1 is processor:top_inst|add_sub:L7|edge_detect:saveEdge|PrevDataIn1 at FF_X29_Y2_N1
--register power-up is low

S5_PrevDataIn1 = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W1_prev_data_2[1],  ,  , VCC);


--S5_PrevDataIn2 is processor:top_inst|add_sub:L7|edge_detect:saveEdge|PrevDataIn2 at FF_X35_Y3_N20
--register power-up is low

S5_PrevDataIn2 = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , S5_PrevDataIn1,  ,  , VCC);


--S5L2 is processor:top_inst|add_sub:L7|edge_detect:saveEdge|FallingEdge~0 at LABCELL_X35_Y3_N21
S5L2 = ( !S5_PrevDataIn1 & ( S5_PrevDataIn2 ) );


--S4_PrevDataIn1 is processor:top_inst|add_sub:L7|edge_detect:execEdge|PrevDataIn1 at FF_X29_Y2_N58
--register power-up is low

S4_PrevDataIn1 = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W1_prev_data_2[2],  ,  , VCC);


--S4_PrevDataIn2 is processor:top_inst|add_sub:L7|edge_detect:execEdge|PrevDataIn2 at FF_X29_Y2_N14
--register power-up is low

S4_PrevDataIn2 = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , S4_PrevDataIn1,  ,  , VCC);


--S4L2 is processor:top_inst|add_sub:L7|edge_detect:execEdge|FallingEdge~0 at LABCELL_X29_Y2_N15
S4L2 = ( !S4_PrevDataIn1 & ( S4_PrevDataIn2 ) );


--W3_prev_data_1[7] is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[7] at FF_X27_Y2_N25
--register power-up is low

W3_prev_data_1[7] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , GB1_q_a[7],  ,  , VCC);


--W3_prev_data_1[6] is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[6] at FF_X27_Y2_N19
--register power-up is low

W3_prev_data_1[6] = DFFEAS(W3L10, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--W3_prev_data_1[5] is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[5] at FF_X27_Y2_N16
--register power-up is low

W3_prev_data_1[5] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , GB1_q_a[5],  ,  , VCC);


--W3_prev_data_1[4] is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[4] at FF_X30_Y3_N52
--register power-up is low

W3_prev_data_1[4] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , GB1_q_a[4],  ,  , VCC);


--W3_prev_data_1[3] is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[3] at FF_X27_Y2_N31
--register power-up is low

W3_prev_data_1[3] = DFFEAS(W3L6, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--W3_prev_data_1[1] is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[1] at FF_X34_Y2_N40
--register power-up is low

W3_prev_data_1[1] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , GB1_q_a[1],  ,  , VCC);


--W3_prev_data_1[2] is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[2] at FF_X27_Y2_N40
--register power-up is low

W3_prev_data_1[2] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , GB1_q_a[2],  ,  , VCC);


--S1_PrevDataIn1 is processor:top_inst|edge_detect:resetEdge|PrevDataIn1 at FF_X29_Y2_N50
--register power-up is low

S1_PrevDataIn1 = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , A1L111,  ,  , VCC);


--S1_PrevDataIn2 is processor:top_inst|edge_detect:resetEdge|PrevDataIn2 at FF_X29_Y2_N47
--register power-up is low

S1_PrevDataIn2 = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , S1_PrevDataIn1,  ,  , VCC);


--S1L2 is processor:top_inst|edge_detect:resetEdge|FallingEdge~0 at LABCELL_X29_Y2_N42
S1L2 = ( S1_PrevDataIn2 & ( !S1_PrevDataIn1 ) );


--P1L28 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 at MLABCELL_X3_Y3_N9
P1L28 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[4], !P1_word_counter[0]);


--P1L29 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 at MLABCELL_X3_Y3_N6
P1L29 = AMPP_FUNCTION(!P1L28, !P1L26, !Q1_state[4], !A1L6, !P1_clear_signal);


--W3_prev_data_1[0] is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[0] at FF_X27_Y2_N43
--register power-up is low

W3_prev_data_1[0] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , GB1_q_a[0],  ,  , VCC);


--DB1_selnose[54] is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|selnose[54] at LABCELL_X29_Y3_N48
DB1_selnose[54] = (W3L30Q) # (DB1L126);


--DB1L234 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[45]~0 at LABCELL_X30_Y3_N21
DB1L234 = ( DB1L98 & ( (!DB1L94 & !DB1_sel[45]) ) );


--DB1L222 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~1 at LABCELL_X33_Y3_N48
DB1L222 = ( DB1L46 & ( (!DB1L42 & !DB1_sel[27]) ) );


--DB1L214 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~2 at MLABCELL_X34_Y3_N3
DB1L214 = ( !DB1L18 & ( (!DB1_sel[1] & DB1L14) ) );


--DB1L212 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[0]~3 at MLABCELL_X34_Y2_N42
DB1L212 = ( DB1L6 & ( Z1L8 ) ) # ( !DB1L6 & ( Z1L8 & ( ((W3L17Q) # (DB1_sel[1])) # (DB1L2) ) ) ) # ( !DB1L6 & ( !Z1L8 & ( (DB1L2 & (!DB1_sel[1] & !W3L17Q)) ) ) );


--DB1L215 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~4 at MLABCELL_X34_Y2_N15
DB1L215 = ( DB1L212 & ( (DB1_sel[1]) # (DB1L18) ) );


--DB1L218 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~5 at LABCELL_X33_Y3_N24
DB1L218 = ( DB1_sel[18] & ( (DB1L214) # (DB1L215) ) ) # ( !DB1_sel[18] & ( (!DB1L22 & (((DB1L26)))) # (DB1L22 & (((DB1L214)) # (DB1L215))) ) );


--DB1L223 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~6 at LABCELL_X33_Y3_N27
DB1L223 = ( DB1L218 & ( (DB1_sel[27]) # (DB1L42) ) );


--DB1L228 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[36]~7 at LABCELL_X31_Y3_N0
DB1L228 = ( DB1L222 & ( ((DB1L70) # (DB1_sel[36])) # (DB1L66) ) ) # ( !DB1L222 & ( (!DB1L66 & ((!DB1_sel[36] & ((DB1L70))) # (DB1_sel[36] & (DB1L223)))) # (DB1L66 & (((DB1L223)))) ) );


--DB1L235 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[45]~8 at LABCELL_X29_Y3_N33
DB1L235 = ( DB1L94 & ( DB1L228 ) ) # ( !DB1L94 & ( (DB1L228 & DB1_sel[45]) ) );


--W1_prev_data_2[0] is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_2[0] at FF_X27_Y3_N35
--register power-up is low

W1_prev_data_2[0] = DFFEAS(W1L9, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--W1_prev_data_2[1] is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_2[1] at FF_X29_Y2_N11
--register power-up is low

W1_prev_data_2[1] = DFFEAS(W1L11, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--DB1L213 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[8]~9 at MLABCELL_X34_Y2_N12
DB1L213 = ( DB1L10 & ( ((!DB1L18 & !DB1_sel[1])) # (Z1L7) ) ) # ( !DB1L10 & ( (Z1L7 & ((DB1_sel[1]) # (DB1L18))) ) );


--DB1L217 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~10 at LABCELL_X33_Y3_N51
DB1L217 = ( DB1L30 & ( ((!DB1_sel[18] & !DB1L22)) # (DB1L213) ) ) # ( !DB1L30 & ( (DB1L213 & ((DB1L22) # (DB1_sel[18]))) ) );


--DB1L221 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[26]~11 at LABCELL_X33_Y3_N6
DB1L221 = ( DB1L50 & ( ((!DB1L42 & !DB1_sel[27])) # (DB1L217) ) ) # ( !DB1L50 & ( (DB1L217 & ((DB1_sel[27]) # (DB1L42))) ) );


--DB1L227 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~12 at LABCELL_X31_Y3_N54
DB1L227 = ( DB1L221 & ( ((DB1_sel[36]) # (DB1L74)) # (DB1L66) ) ) # ( !DB1L221 & ( (!DB1L66 & (DB1L74 & !DB1_sel[36])) ) );


--DB1L233 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[44]~13 at LABCELL_X30_Y3_N12
DB1L233 = ( DB1L227 & ( ((DB1L102) # (DB1_sel[45])) # (DB1L94) ) ) # ( !DB1L227 & ( (!DB1L94 & (!DB1_sel[45] & DB1L102)) ) );


--W1_prev_data_1[0] is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_1[0] at FF_X27_Y3_N26
--register power-up is low

W1_prev_data_1[0] = DFFEAS(W1L3, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--W1_prev_data_1[1] is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_1[1] at FF_X29_Y2_N8
--register power-up is low

W1_prev_data_1[1] = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , GB1_q_a[9],  ,  , VCC);


--DB1L216 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[16]~14 at LABCELL_X33_Y3_N18
DB1L216 = ( Z1L6 & ( ((DB1L34) # (DB1_sel[18])) # (DB1L22) ) ) # ( !Z1L6 & ( (!DB1L22 & (!DB1_sel[18] & DB1L34)) ) );


--DB1L220 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~15 at LABCELL_X33_Y3_N57
DB1L220 = ( DB1L54 & ( ((!DB1_sel[27] & !DB1L42)) # (DB1L216) ) ) # ( !DB1L54 & ( (DB1L216 & ((DB1L42) # (DB1_sel[27]))) ) );


--DB1L226 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[34]~16 at LABCELL_X31_Y3_N3
DB1L226 = ( DB1L220 & ( ((DB1L78) # (DB1_sel[36])) # (DB1L66) ) ) # ( !DB1L220 & ( (!DB1L66 & (!DB1_sel[36] & DB1L78)) ) );


--DB1L232 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[43]~17 at LABCELL_X30_Y3_N0
DB1L232 = ( DB1L106 & ( ((!DB1L94 & !DB1_sel[45])) # (DB1L226) ) ) # ( !DB1L106 & ( (DB1L226 & ((DB1_sel[45]) # (DB1L94))) ) );


--DB1L219 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[24]~18 at LABCELL_X33_Y3_N9
DB1L219 = ( DB1L58 & ( ((!DB1L42 & !DB1_sel[27])) # (Z1L5) ) ) # ( !DB1L58 & ( (Z1L5 & ((DB1_sel[27]) # (DB1L42))) ) );


--DB1L225 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~19 at LABCELL_X30_Y3_N6
DB1L225 = (!DB1_sel[36] & ((!DB1L66 & ((DB1L82))) # (DB1L66 & (DB1L219)))) # (DB1_sel[36] & (((DB1L219))));


--DB1L231 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[42]~20 at LABCELL_X30_Y3_N57
DB1L231 = ( DB1L225 & ( ((DB1_sel[45]) # (DB1L110)) # (DB1L94) ) ) # ( !DB1L225 & ( (!DB1L94 & (DB1L110 & !DB1_sel[45])) ) );


--DB1L224 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[32]~21 at LABCELL_X30_Y3_N9
DB1L224 = ( DB1L86 & ( ((!DB1_sel[36] & !DB1L66)) # (Z1L4) ) ) # ( !DB1L86 & ( (Z1L4 & ((DB1L66) # (DB1_sel[36]))) ) );


--DB1L230 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[41]~22 at LABCELL_X30_Y3_N54
DB1L230 = ( DB1L114 & ( ((!DB1L94 & !DB1_sel[45])) # (DB1L224) ) ) # ( !DB1L114 & ( (DB1L224 & ((DB1_sel[45]) # (DB1L94))) ) );


--DB1L229 is processor:top_inst|add_sub:L7|alu:alu_def|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[40]~23 at LABCELL_X30_Y3_N15
DB1L229 = ( Z1L3 & ( ((DB1L118) # (DB1_sel[45])) # (DB1L94) ) ) # ( !Z1L3 & ( (!DB1L94 & (!DB1_sel[45] & DB1L118)) ) );


--A1L128 is ~GND at MLABCELL_X3_Y2_N39
A1L128 = GND;


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L6 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X2_Y1_N26
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L5, Q1L5, A1L8);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X3_Y4_N14
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L5, Q1L9, A1L8);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X3_Y4_N20
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L5, Q1L32, A1L8, GND);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X2_Y1_N56
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L5, Q1L18, A1L8);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X2_Y1_N14
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L5, Q1L21, A1L8);


--N1_irsr_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] at FF_X2_Y3_N2
--register power-up is low

N1_irsr_reg[8] = AMPP_FUNCTION(A1L5, N1L81, A1L129, !N1_clr_reg, Q1_state[3], N1_virtual_ir_scan_reg);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X1_Y1_N2
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L5, Q1L44, !A1L8, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X1_Y1_N23
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L5, Q1L46, !A1L8, GND);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L5, N1L139);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X3_Y4_N5
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5, H1L14, !N1_clr_reg);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X2_Y2_N2
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5, N1L23, Q1_state[0], N1L141);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X1_Y1_N14
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L5, N1L4);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X1_Y1_N11
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L5, Q1L26, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y2_N41
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L5, Q1L28);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y2_N14
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L5, Q1L29);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y2_N44
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L5, Q1L31, GND);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y2_N56
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L5, Q1L33, GND);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y2_N5
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L5, Q1L34);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y2_N47
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L5, Q1L15);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y2_N2
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L5, Q1L35, GND);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X1_Y2_N17
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L5, Q1L37);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X1_Y1_N26
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L5, Q1L23);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X1_Y1_N35
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L5, Q1L25);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X3_Y2_N53
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1_irsr_reg[0], !N1_clr_reg, GND, N1L54);


--N1_irf_reg[1][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] at FF_X3_Y2_N32
--register power-up is low

N1_irf_reg[1][1] = AMPP_FUNCTION(A1L5, N1_irsr_reg[1], !N1_clr_reg, GND, N1L54);


--N1_irf_reg[1][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] at FF_X3_Y2_N35
--register power-up is low

N1_irf_reg[1][2] = AMPP_FUNCTION(A1L5, N1L57, !N1_clr_reg, N1L54);


--N1_irf_reg[1][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] at FF_X3_Y2_N2
--register power-up is low

N1_irf_reg[1][3] = AMPP_FUNCTION(A1L5, N1_irsr_reg[3], !N1_clr_reg, GND, N1L54);


--N1_irf_reg[1][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] at FF_X3_Y2_N56
--register power-up is low

N1_irf_reg[1][4] = AMPP_FUNCTION(A1L5, N1_irsr_reg[4], !N1_clr_reg, GND, N1L54);


--N1_irf_reg[1][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] at FF_X3_Y2_N58
--register power-up is low

N1_irf_reg[1][5] = AMPP_FUNCTION(A1L5, N1L61, !N1_clr_reg, N1L54);


--N1_irf_reg[1][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] at FF_X3_Y2_N50
--register power-up is low

N1_irf_reg[1][6] = AMPP_FUNCTION(A1L5, N1L63, !N1_clr_reg, N1L54);


--N1_irf_reg[1][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] at FF_X3_Y2_N5
--register power-up is low

N1_irf_reg[1][7] = AMPP_FUNCTION(A1L5, N1_irsr_reg[7], !N1_clr_reg, GND, N1L54);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X3_Y4_N32
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L5, N1_irsr_reg[8], !N1_clr_reg, GND, N1L127);


--N1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at MLABCELL_X3_Y4_N30
N1L132 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irsr_reg[8], !N1_virtual_ir_tdo_sel_reg[0]);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N38
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L5, N1L131, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X3_Y2_N26
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L5, N1L83, !N1_clr_reg, N1L69);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X3_Y2_N7
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L5, N1L84, !N1_clr_reg, N1L69);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X3_Y2_N28
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L5, N1L85, !N1_clr_reg, N1L69);


--N1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal3~0 at LABCELL_X1_Y4_N0
N1L24 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[1], !N1_irsr_reg[0]);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y4_N11
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L5, N1L14, N1L11);


--N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y4_N3
N1L133 = AMPP_FUNCTION(!Q1_state[3], !N1_tdo_bypass_reg, !N1_design_hash_reg[0], !N1L24, !Q1_state[4]);


--N1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N6
N1L134 = AMPP_FUNCTION(!Q1_state[4], !HB1L2, !Q1_state[3]);


--N1L135 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X1_Y2_N18
N1L135 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_irsr_reg[1], !N1_virtual_ir_scan_reg);


--P2_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X1_Y3_N1
--register power-up is low

P2_WORD_SR[0] = AMPP_FUNCTION(A1L5, P2L21, P2L18);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y2_N32
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5, N1L33, N1L27);


--N1L136 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X1_Y2_N57
N1L136 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_hub_minor_ver_reg[0], !N1_virtual_ir_scan_reg, !N1_irsr_reg[2], !N1_irsr_reg[0], !P2_WORD_SR[0]);


--N1L137 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X2_Y2_N30
N1L137 = AMPP_FUNCTION(!Q1_state[3], !N1L136, !N1_virtual_ir_scan_reg, !N1_virtual_ir_tdo_sel_reg[0], !Q1_state[4], !N1_irsr_reg[8]);


--N1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N0
N1L138 = AMPP_FUNCTION(!N1_tdo_bypass_reg, !Q1_state[3], !Q1_state[8], !Q1_state[4]);


--N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L139 = AMPP_FUNCTION(!N1L132, !N1L138, !N1L135, !N1L134, !N1L133, !N1L137);


--N1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at MLABCELL_X8_Y2_N24
N1L122 = AMPP_FUNCTION(!A1L8, !Q1_state[2]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X2_Y2_N50
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5, N1L22, Q1_state[0], N1L141);


--N1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at MLABCELL_X3_Y4_N51
N1L123 = AMPP_FUNCTION(!A1L8, !Q1_state[4], !N1_virtual_dr_scan_reg, !N1_virtual_ir_scan_reg, !Q1_state[15]);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X1_Y1_N41
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5, N1L42, !N1_clr_reg);


--N1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X4_Y4_N51
N1L124 = AMPP_FUNCTION(!N1_irsr_reg[8], !A1L6, !Q1_state[4], !A1L8);


--N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X2_Y4_N39
N1L125 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1L124, !H1_splitter_nodes_receive_0[3], !N1L122, !N1L123);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X2_Y2_N34
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[2], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X2_Y2_N23
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5, N1L98, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X2_Y2_N38
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X2_Y2_N10
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5, N1L95, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X2_Y2_N25
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5, N1L92, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X2_Y2_N56
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5, N1L106, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X2_Y2_N58
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5, N1L104, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X2_Y2_N14
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[8], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X2_Y2_N43
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5, N1L102Q, Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X2_Y2_N17
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X2_Y2_N15
N1L21 = AMPP_FUNCTION(!N1_jtag_ir_reg[5], !N1_jtag_ir_reg[7], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[8]);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X2_Y2_N0
N1L23 = AMPP_FUNCTION(!N1_jtag_ir_reg[1], !N1L21, !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[2]);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X2_Y1_N18
N1L141 = AMPP_FUNCTION(!A1L8, !Q1_state[12], !Q1_state[14]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X1_Y2_N8
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5, N1L44, N1_virtual_ir_scan_reg, GND);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X2_Y1_N51
N1L2 = AMPP_FUNCTION(!N1_hub_mode_reg[2], !Q1_state[1]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X1_Y1_N0
Q1L26 = AMPP_FUNCTION(!A1L8, !Q1_state[9], !Q1_tms_cnt[2], !Q1_state[0]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X2_Y1_N6
Q1L27 = AMPP_FUNCTION(!Q1_state[15], !Q1_state[8], !Q1_state[0], !Q1_state[1]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X1_Y2_N39
Q1L28 = AMPP_FUNCTION(!Q1_state[15], !A1L8, !Q1_state[1], !Q1_state[8]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y2_N12
Q1L29 = AMPP_FUNCTION(!A1L8, !Q1_state[2]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at MLABCELL_X3_Y4_N48
Q1L30 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[7], !Q1_state[3]);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at MLABCELL_X3_Y2_N15
Q1L31 = AMPP_FUNCTION(!Q1_state[3], !A1L8, !Q1_state[4]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at MLABCELL_X3_Y4_N21
Q1L32 = AMPP_FUNCTION(!Q1_state[6], !Q1_state[5]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at MLABCELL_X3_Y4_N45
Q1L33 = AMPP_FUNCTION(!A1L8, !Q1_state[6]);


--Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X1_Y2_N3
Q1L34 = AMPP_FUNCTION(!Q1_state[5], !A1L8, !Q1_state[7]);


--Q1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X7_Y2_N15
Q1L35 = AMPP_FUNCTION(!A1L8, !Q1_state[9]);


--Q1L36 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X2_Y1_N36
Q1L36 = AMPP_FUNCTION(!Q1_state[11], !Q1_state[10], !Q1_state[14]);


--Q1L37 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X1_Y2_N15
Q1L37 = AMPP_FUNCTION(!A1L8, !Q1_state[11], !Q1_state[10]);


--Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X2_Y1_N33
Q1L38 = AMPP_FUNCTION(!Q1_state[12], !Q1_state[13]);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X2_Y1_N0
Q1L39 = AMPP_FUNCTION(!A1L8, !Q1_state[13]);


--N1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X1_Y2_N33
N1L54 = AMPP_FUNCTION(!N1_irsr_reg[8], !Q1_state[7], !Q1_state[5], !N1_virtual_ir_scan_reg, !A1L8);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X1_Y1_N43
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L5, N1L75, !N1_clr_reg);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X3_Y2_N11
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L5, N1L86, !N1_clr_reg, N1L69);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X3_Y2_N13
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L5, N1L87, !N1_clr_reg, N1L69);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X3_Y2_N22
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L5, N1L88, !N1_clr_reg, N1L69);


--N1_irsr_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] at FF_X3_Y2_N19
--register power-up is low

N1_irsr_reg[7] = AMPP_FUNCTION(A1L5, N1L89, !N1_clr_reg, N1L69);


--N1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at MLABCELL_X3_Y4_N27
N1L127 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5], !N1_virtual_ir_scan_reg, !A1L8);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X2_Y3_N33
N1L82 = AMPP_FUNCTION(!N1_irsr_reg[8], !Q1_state[4], !A1L6);


--N1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X1_Y2_N9
N1L131 = AMPP_FUNCTION(!Q1_state[4], !A1L6, !N1_tdo_bypass_reg);


--N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 at MLABCELL_X3_Y2_N24
N1L83 = AMPP_FUNCTION(!HB1_is_in_use_reg, !Q1_state[3], !N1_irsr_reg[1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X3_Y4_N35
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5, N1L45, !N1_clr_reg, N1L127);


--N1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at MLABCELL_X3_Y4_N6
N1L69 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[3], !N1_hub_mode_reg[0], !N1_irsr_reg[8], !N1_virtual_ir_scan_reg, !Q1_state[4]);


--N1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at MLABCELL_X3_Y2_N6
N1L84 = AMPP_FUNCTION(!Q1_state[3], !HB1_ir_loaded_address_reg[1], !N1_irsr_reg[3]);


--N1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at MLABCELL_X3_Y2_N27
N1L85 = AMPP_FUNCTION(!Q1_state[3], !HB1_ir_loaded_address_reg[0], !N1_irsr_reg[2]);


--N1L5 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y4_N36
N1L5 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X1_Y5_N49
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5, N1L116, N1L111);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X1_Y3_N8
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5, N1L118, GND, N1L111);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X1_Y5_N19
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5, N1L113, N1L111);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X1_Y3_N29
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5, N1L120, GND, N1L111);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X1_Y5_N26
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5, N1L121, GND, N1L111);


--N1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 at LABCELL_X1_Y5_N54
N1L10 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1L112Q);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X1_Y5_N39
N1L13 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3]);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y4_N7
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L5, N1L16, N1L11);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y4_N22
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5, H1L7, H1L6);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y4_N9
N1L14 = AMPP_FUNCTION(!N1L5, !N1L10, !N1L13, !N1_design_hash_reg[1], !H1_sldfabric_ident_writedata[0]);


--N1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 at LABCELL_X1_Y4_N39
N1L11 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg, !Q1_state[4]);


--P2_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X1_Y3_N19
--register power-up is low

P2_word_counter[0] = AMPP_FUNCTION(A1L5, P2L10, GND, P2L4);


--P2_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X1_Y3_N50
--register power-up is low

P2_word_counter[2] = AMPP_FUNCTION(A1L5, P2L11, GND, P2L4);


--P2_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X1_Y3_N59
--register power-up is low

P2_word_counter[3] = AMPP_FUNCTION(A1L5, P2L12, GND, P2L4);


--P2_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X1_Y3_N9
P2_clear_signal = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8]);


--P2_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X1_Y3_N41
--register power-up is low

P2_WORD_SR[1] = AMPP_FUNCTION(A1L5, P2L23, P2L18);


--P2L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X1_Y3_N0
P2L21 = AMPP_FUNCTION(!P2_WORD_SR[1], !P2_word_counter[0], !Q1_state[4], !P2L7Q, !P2_clear_signal, !P2_word_counter[3]);


--P2L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1 at LABCELL_X1_Y3_N45
P2L18 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[8], !Q1_state[3], !N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y2_N28
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5, N1L34, N1L27);


--N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y2_N30
N1L33 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[1], !Q1_state[3]);


--N1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X1_Y2_N24
N1L27 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4]);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X2_Y2_N48
N1L22 = AMPP_FUNCTION(!N1_jtag_ir_reg[1], !N1L21, !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[2]);


--N1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X2_Y4_N54
N1L40 = AMPP_FUNCTION(!N1_irsr_reg[8], !N1L127, !N1_hub_mode_reg[1], !N1_irsr_reg[2], !N1_irsr_reg[0], !N1_irsr_reg[1]);


--N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 at LABCELL_X2_Y4_N0
N1L41 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[2]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X1_Y2_N58
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L5, N1L127, GND);


--N1L44 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y4_N18
N1L44 = AMPP_FUNCTION(!N1L41, !N1_reset_ena_reg, !N1_hub_mode_reg[1], !N1_hub_mode_reg[2], !N1_irsr_reg[0], !N1_irsr_reg[8]);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X1_Y1_N53
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L5, Q1L45, GND);


--Q1L44 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X1_Y1_N21
Q1L44 = AMPP_FUNCTION(!Q1_tms_cnt[2], !Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--N1L70 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 at MLABCELL_X3_Y4_N39
N1L70 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irsr_reg[3], !N1_irsr_reg[8], !Q1_state[3], !N1_hub_mode_reg[0]);


--N1L72 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 at MLABCELL_X3_Y4_N54
N1L72 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[0], !N1_irsr_reg[8], !N1_irsr_reg[3]);


--N1L73 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 at MLABCELL_X3_Y4_N36
N1L73 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irsr_reg[3], !N1_irsr_reg[4], !Q1_state[3], !Q1_state[4]);


--N1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 at MLABCELL_X3_Y4_N57
N1L74 = AMPP_FUNCTION(!N1L73, !HB1_ir_loaded_address_reg[2], !N1L72, !N1L70);


--N1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 at MLABCELL_X3_Y2_N9
N1L86 = AMPP_FUNCTION(!Q1_state[3], !HB1_ir_loaded_address_reg[3], !N1_irsr_reg[5]);


--N1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 at MLABCELL_X3_Y2_N12
N1L87 = AMPP_FUNCTION(!Q1_state[3], !HB1_ir_loaded_address_reg[4], !N1_irsr_reg[6]);


--N1L88 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 at MLABCELL_X3_Y2_N21
N1L88 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[7], !A1L128);


--N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 at MLABCELL_X3_Y2_N18
N1L89 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[8], !A1L128);


--N1L45 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at MLABCELL_X3_Y4_N33
N1L45 = AMPP_FUNCTION(!N1_irsr_reg[8], !N1_irsr_reg[1], !N1_irsr_reg[0], !N1_irsr_reg[2]);


--N1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal7~0 at LABCELL_X1_Y5_N45
N1L25 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1]);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X1_Y5_N0
N1L117 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[3], !N1L25, !N1L112Q, !N1_mixer_addr_reg_internal[4], !P2_clear_signal);


--N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 at LABCELL_X1_Y3_N12
N1L111 = AMPP_FUNCTION(!Q1_state[8], !Q1_state[3], !N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X1_Y5_N36
N1L118 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !P2_clear_signal);


--N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X1_Y5_N42
N1L119 = AMPP_FUNCTION(!N1L25, !N1L112Q, !P2_clear_signal);


--N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X1_Y5_N27
N1L120 = AMPP_FUNCTION(!P2_clear_signal, !N1_mixer_addr_reg_internal[0]);


--N1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X1_Y5_N3
N1L121 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[3], !N1L25, !P2_clear_signal, !N1L112Q);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X1_Y5_N33
N1L15 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1L112Q, !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3]);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y4_N52
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L5, N1L18, N1L11);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y4_N19
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[1], GND, H1L6);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y4_N6
N1L16 = AMPP_FUNCTION(!N1L5, !N1L10, !N1L15, !N1_design_hash_reg[2], !H1_sldfabric_ident_writedata[1]);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X1_Y4_N58
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[1], GND, N1L48);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X1_Y4_N12
H1L6 = AMPP_FUNCTION(!N1L41, !N1_irsr_reg[0], !Q1_state[8], !N1_virtual_dr_scan_reg, !N1_irsr_reg[8], !Q1_state[4]);


--P2_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X1_Y3_N53
--register power-up is low

P2_word_counter[1] = AMPP_FUNCTION(A1L5, P2L13, GND, P2L4);


--P2_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X1_Y3_N56
--register power-up is low

P2_word_counter[4] = AMPP_FUNCTION(A1L5, P2L14, GND, P2L4);


--P2L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X1_Y3_N54
P2L10 = AMPP_FUNCTION(!P2_clear_signal, !P2_word_counter[3], !P2_word_counter[1], !P2_word_counter[0], !P2_word_counter[4], !P2_word_counter[2]);


--P2L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 at LABCELL_X1_Y3_N6
P2L4 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8], !Q1_state[4], !Q1_state[3], !N1_virtual_dr_scan_reg);


--P2L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X1_Y3_N27
P2L11 = AMPP_FUNCTION(!P2_word_counter[2], !P2_word_counter[0], !P2_clear_signal, !P2_word_counter[1]);


--P2L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X1_Y3_N24
P2L12 = AMPP_FUNCTION(!P2_word_counter[2], !P2_word_counter[0], !P2_word_counter[3], !P2_clear_signal, !P2_word_counter[1]);


--P2_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X1_Y3_N43
--register power-up is low

P2_WORD_SR[2] = AMPP_FUNCTION(A1L5, P2L24, P2L18);


--P2L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~2 at LABCELL_X1_Y3_N51
P2L22 = AMPP_FUNCTION(!P2_word_counter[4], !P2_word_counter[0], !P2_word_counter[1], !P2_word_counter[2]);


--P2L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X1_Y3_N39
P2L23 = AMPP_FUNCTION(!Q1_state[4], !P2_clear_signal, !P2L22, !P2_WORD_SR[2]);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y2_N22
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5, N1L35, N1L27);


--N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y2_N27
N1L34 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[2], !Q1_state[3]);


--Q1L45 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X1_Y1_N57
Q1L45 = AMPP_FUNCTION(!A1L8, !Q1_tms_cnt[0]);


--Q1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X1_Y1_N6
Q1L46 = AMPP_FUNCTION(!Q1_tms_cnt[0], !Q1_tms_cnt[1]);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X1_Y5_N12
N1L17 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1L112Q);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y4_N49
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L5, N1L20, N1L11);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y4_N16
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[2], GND, H1L6);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y4_N51
N1L18 = AMPP_FUNCTION(!N1L5, !N1L10, !N1L17, !H1_sldfabric_ident_writedata[2], !N1_design_hash_reg[3]);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X1_Y4_N31
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[2], GND, N1L48);


--N1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y4_N24
N1L48 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[0], !N1_irsr_reg[2], !N1_virtual_dr_scan_reg, !N1_irsr_reg[8], !Q1_state[4]);


--P2L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X1_Y3_N36
P2L13 = AMPP_FUNCTION(!P2_word_counter[1], !P2_clear_signal, !P2_word_counter[0]);


--P2L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X1_Y3_N21
P2L14 = AMPP_FUNCTION(!P2_word_counter[1], !P2_clear_signal, !P2_word_counter[0], !P2_word_counter[4], !P2_word_counter[3], !P2_word_counter[2]);


--P2_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X1_Y3_N32
--register power-up is low

P2_WORD_SR[3] = AMPP_FUNCTION(A1L5, P2L26, P2L18);


--P2L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X1_Y3_N42
P2L24 = AMPP_FUNCTION(!Q1_state[4], !P2_clear_signal, !P2_WORD_SR[3], !P2L22);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y2_N19
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5, N1L36, GND, N1L27);


--N1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y2_N21
N1L35 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[3], !Q1_state[3]);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y4_N46
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[3], GND, H1L6);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X1_Y5_N9
N1L19 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1L112Q, !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y4_N48
N1L20 = AMPP_FUNCTION(!N1L5, !N1L10, !N1L19, !A1L6, !H1_sldfabric_ident_writedata[3]);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X1_Y4_N34
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[3], GND, N1L48);


--P2L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X1_Y3_N15
P2L25 = AMPP_FUNCTION(!P2_word_counter[1], !P2_word_counter[3], !P2L7Q);


--P2L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X1_Y3_N30
P2L26 = AMPP_FUNCTION(!Q1_state[4], !P2L25, !P2_word_counter[4], !P2_word_counter[0], !A1L6, !P2_clear_signal);


--N1L36 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y4_N42
N1L36 = AMPP_FUNCTION(!A1L6, !Q1_state[3]);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X1_Y4_N56
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5, A1L6, GND, N1L48);


--N1L95 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X2_Y2_N9
N1L95 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L92 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X2_Y2_N24
N1L92 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();



--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();


--A1L39 is HEX0[0]~output at IOOBUF_X89_Y8_N39
A1L39 = OUTPUT_BUFFER.O(.I(X3L7), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[0] is HEX0[0] at PIN_AE26
HEX0[0] = OUTPUT();


--A1L41 is HEX0[1]~output at IOOBUF_X89_Y11_N79
A1L41 = OUTPUT_BUFFER.O(.I(X3L6), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[1] is HEX0[1] at PIN_AE27
HEX0[1] = OUTPUT();


--A1L43 is HEX0[2]~output at IOOBUF_X89_Y11_N96
A1L43 = OUTPUT_BUFFER.O(.I(X3L5), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[2] is HEX0[2] at PIN_AE28
HEX0[2] = OUTPUT();


--A1L45 is HEX0[3]~output at IOOBUF_X89_Y4_N79
A1L45 = OUTPUT_BUFFER.O(.I(X3L4), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[3] is HEX0[3] at PIN_AG27
HEX0[3] = OUTPUT();


--A1L47 is HEX0[4]~output at IOOBUF_X89_Y13_N56
A1L47 = OUTPUT_BUFFER.O(.I(X3L3), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[4] is HEX0[4] at PIN_AF28
HEX0[4] = OUTPUT();


--A1L49 is HEX0[5]~output at IOOBUF_X89_Y13_N39
A1L49 = OUTPUT_BUFFER.O(.I(X3L2), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[5] is HEX0[5] at PIN_AG28
HEX0[5] = OUTPUT();


--A1L51 is HEX0[6]~output at IOOBUF_X89_Y4_N96
A1L51 = OUTPUT_BUFFER.O(.I(!X3L1), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[6] is HEX0[6] at PIN_AH28
HEX0[6] = OUTPUT();


--A1L54 is HEX1[0]~output at IOOBUF_X89_Y6_N39
A1L54 = OUTPUT_BUFFER.O(.I(X2L7), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[0] is HEX1[0] at PIN_AJ29
HEX1[0] = OUTPUT();


--A1L56 is HEX1[1]~output at IOOBUF_X89_Y6_N56
A1L56 = OUTPUT_BUFFER.O(.I(X2L6), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[1] is HEX1[1] at PIN_AH29
HEX1[1] = OUTPUT();


--A1L58 is HEX1[2]~output at IOOBUF_X89_Y16_N39
A1L58 = OUTPUT_BUFFER.O(.I(X2L5), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[2] is HEX1[2] at PIN_AH30
HEX1[2] = OUTPUT();


--A1L60 is HEX1[3]~output at IOOBUF_X89_Y16_N56
A1L60 = OUTPUT_BUFFER.O(.I(X2L4), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[3] is HEX1[3] at PIN_AG30
HEX1[3] = OUTPUT();


--A1L62 is HEX1[4]~output at IOOBUF_X89_Y15_N39
A1L62 = OUTPUT_BUFFER.O(.I(X2L3), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[4] is HEX1[4] at PIN_AF29
HEX1[4] = OUTPUT();


--A1L64 is HEX1[5]~output at IOOBUF_X89_Y15_N56
A1L64 = OUTPUT_BUFFER.O(.I(X2L2), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[5] is HEX1[5] at PIN_AF30
HEX1[5] = OUTPUT();


--A1L66 is HEX1[6]~output at IOOBUF_X89_Y8_N56
A1L66 = OUTPUT_BUFFER.O(.I(!X2L1), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[6] is HEX1[6] at PIN_AD27
HEX1[6] = OUTPUT();


--A1L69 is HEX2[0]~output at IOOBUF_X89_Y9_N22
A1L69 = OUTPUT_BUFFER.O(.I(!X1L1), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[0] is HEX2[0] at PIN_AB23
HEX2[0] = OUTPUT();


--A1L71 is HEX2[1]~output at IOOBUF_X89_Y23_N39
A1L71 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[1] is HEX2[1] at PIN_AE29
HEX2[1] = OUTPUT();


--A1L73 is HEX2[2]~output at IOOBUF_X89_Y23_N56
A1L73 = OUTPUT_BUFFER.O(.I(X1L2), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[2] is HEX2[2] at PIN_AD29
HEX2[2] = OUTPUT();


--A1L75 is HEX2[3]~output at IOOBUF_X89_Y20_N79
A1L75 = OUTPUT_BUFFER.O(.I(!X1L1), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[3] is HEX2[3] at PIN_AC28
HEX2[3] = OUTPUT();


--A1L77 is HEX2[4]~output at IOOBUF_X89_Y25_N39
A1L77 = OUTPUT_BUFFER.O(.I(!X1L1), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[4] is HEX2[4] at PIN_AD30
HEX2[4] = OUTPUT();


--A1L79 is HEX2[5]~output at IOOBUF_X89_Y20_N96
A1L79 = OUTPUT_BUFFER.O(.I(X1L3), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[5] is HEX2[5] at PIN_AC29
HEX2[5] = OUTPUT();


--A1L81 is HEX2[6]~output at IOOBUF_X89_Y25_N56
A1L81 = OUTPUT_BUFFER.O(.I(!Y1L4), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[6] is HEX2[6] at PIN_AC30
HEX2[6] = OUTPUT();


--A1L120 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L120 = OUTPUT_BUFFER.O(.I(D1L4Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L122 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L122 = OUTPUT_BUFFER.O(.I(D1_count_sig[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L124 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L124 = OUTPUT_BUFFER.O(.I(D1_count_sig[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L126 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L126 = OUTPUT_BUFFER.O(.I(D1_count_sig[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L22 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L22 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L117 is KEY[3]~input at IOIBUF_X40_Y0_N18
A1L117 = INPUT_BUFFER(.I(KEY[3]), );


--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L111 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L111 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();










--A1L129 is ~QIC_CREATED_GND~I at LABCELL_X2_Y3_N24
A1L129 = GND;



--A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L23 = cyclonev_clkena(.INCLK = A1L22) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--HB1L40 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~feeder at MLABCELL_X6_Y2_N12
HB1L40 = AMPP_FUNCTION(!GB1_q_b[0]);


--T1L47 is processor:top_inst|add_sub:L7|result_reg[0]~feeder at MLABCELL_X34_Y4_N24
T1L47 = ( V1_result[0] );


--T1L49 is processor:top_inst|add_sub:L7|result_reg[1]~feeder at MLABCELL_X34_Y4_N18
T1L49 = ( V1_result[1] );


--T1L51 is processor:top_inst|add_sub:L7|result_reg[2]~feeder at MLABCELL_X34_Y4_N27
T1L51 = V1_result[2];


--T1L53 is processor:top_inst|add_sub:L7|result_reg[3]~feeder at MLABCELL_X34_Y4_N36
T1L53 = V1_result[3];


--T1L55 is processor:top_inst|add_sub:L7|result_reg[4]~feeder at MLABCELL_X34_Y4_N39
T1L55 = ( V1_result[4] );


--T1L57 is processor:top_inst|add_sub:L7|result_reg[5]~feeder at MLABCELL_X34_Y4_N21
T1L57 = ( V1_result[5] );


--T1L61 is processor:top_inst|add_sub:L7|result_reg[7]~feeder at MLABCELL_X34_Y4_N30
T1L61 = V1_result[7];


--T1L59 is processor:top_inst|add_sub:L7|result_reg[6]~feeder at MLABCELL_X34_Y4_N33
T1L59 = V1_result[6];


--HB1L42 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~feeder at MLABCELL_X6_Y2_N9
HB1L42 = AMPP_FUNCTION(!GB1_q_b[1]);


--V1L383 is processor:top_inst|add_sub:L7|alu:alu_def|result[0]~feeder at LABCELL_X35_Y3_N0
V1L383 = V1L2;


--V1L385 is processor:top_inst|add_sub:L7|alu:alu_def|result[1]~feeder at LABCELL_X35_Y3_N9
V1L385 = ( V1L6 );


--V1L387 is processor:top_inst|add_sub:L7|alu:alu_def|result[2]~feeder at LABCELL_X35_Y3_N39
V1L387 = ( V1L10 );


--V1L389 is processor:top_inst|add_sub:L7|alu:alu_def|result[3]~feeder at LABCELL_X35_Y3_N33
V1L389 = V1L14;


--V1L391 is processor:top_inst|add_sub:L7|alu:alu_def|result[4]~feeder at LABCELL_X35_Y3_N12
V1L391 = V1L18;


--V1L393 is processor:top_inst|add_sub:L7|alu:alu_def|result[5]~feeder at LABCELL_X35_Y3_N15
V1L393 = V1L22;


--V1L397 is processor:top_inst|add_sub:L7|alu:alu_def|result[7]~feeder at LABCELL_X35_Y3_N54
V1L397 = ( V1L26 );


--V1L395 is processor:top_inst|add_sub:L7|alu:alu_def|result[6]~feeder at LABCELL_X35_Y3_N57
V1L395 = ( V1L30 );


--HB1L46 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~feeder at MLABCELL_X6_Y2_N0
HB1L46 = AMPP_FUNCTION(!GB1_q_b[2]);


--W3L6 is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[3]~feeder at LABCELL_X27_Y2_N30
W3L6 = ( GB1_q_a[3] );


--HB1L48 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~feeder at MLABCELL_X6_Y2_N57
HB1L48 = AMPP_FUNCTION(!GB1_q_b[3]);


--W2L3 is processor:top_inst|add_sub:L7|clock_synchronizer:opSync|prev_data_1[0]~feeder at MLABCELL_X28_Y2_N36
W2L3 = ( GB1_q_a[10] );


--HB1L62 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]~feeder at MLABCELL_X6_Y2_N39
HB1L62 = AMPP_FUNCTION(!GB1_q_b[10]);


--HB1L64 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~feeder at MLABCELL_X6_Y2_N18
HB1L64 = AMPP_FUNCTION(!GB1_q_b[11]);


--HB1L56 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~feeder at MLABCELL_X6_Y2_N51
HB1L56 = AMPP_FUNCTION(!GB1_q_b[7]);


--W3L10 is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_1[6]~feeder at LABCELL_X27_Y2_N18
W3L10 = ( GB1_q_a[6] );


--HB1L54 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~feeder at MLABCELL_X6_Y2_N48
HB1L54 = AMPP_FUNCTION(!GB1_q_b[6]);


--HB1L52 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~feeder at MLABCELL_X6_Y2_N33
HB1L52 = AMPP_FUNCTION(!GB1_q_b[5]);


--HB1L50 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~feeder at MLABCELL_X6_Y2_N24
HB1L50 = AMPP_FUNCTION(!GB1_q_b[4]);


--W1L3 is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_1[0]~feeder at LABCELL_X27_Y3_N24
W1L3 = ( GB1_q_a[8] );


--HB1L58 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~feeder at MLABCELL_X6_Y2_N42
HB1L58 = AMPP_FUNCTION(!GB1_q_b[8]);


--HB1L60 is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~feeder at MLABCELL_X6_Y2_N45
HB1L60 = AMPP_FUNCTION(!GB1_q_b[9]);


--T1L22 is processor:top_inst|add_sub:L7|out_12b[0]~feeder at LABCELL_X37_Y6_N36
T1L22 = ( T1L33 );


--T1L25 is processor:top_inst|add_sub:L7|out_12b[2]~feeder at LABCELL_X37_Y6_N15
T1L25 = ( T1L35 );


--T1L29 is processor:top_inst|add_sub:L7|out_12b[5]~feeder at LABCELL_X33_Y4_N42
T1L29 = ( T1L38 );


--T1L31 is processor:top_inst|add_sub:L7|out_12b[6]~feeder at LABCELL_X37_Y6_N21
T1L31 = ( T1L39 );


--W1L13 is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_2[2]~feeder at LABCELL_X29_Y2_N27
W1L13 = ( W1_prev_data_1[2] );


--W1L6 is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_1[2]~feeder at LABCELL_X29_Y2_N24
W1L6 = ( S1_FallingEdge );


--S6L6 is processor:top_inst|add_sub:L7|edge_detect:restoreEdge|PrevDataIn2~feeder at LABCELL_X27_Y3_N27
S6L6 = ( S6_PrevDataIn1 );


--W3L20 is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[2]~_Duplicate_1feeder at LABCELL_X31_Y2_N3
W3L20 = ( W3_prev_data_1[2] );


--S6L4 is processor:top_inst|add_sub:L7|edge_detect:restoreEdge|PrevDataIn1~feeder at LABCELL_X27_Y3_N30
S6L4 = ( W1_prev_data_2[0] );


--W1L9 is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_2[0]~feeder at LABCELL_X27_Y3_N33
W1L9 = ( W1_prev_data_1[0] );


--W1L11 is processor:top_inst|add_sub:L7|clock_synchronizer:pbSync|prev_data_2[1]~feeder at LABCELL_X29_Y2_N9
W1L11 = ( W1_prev_data_1[1] );


--N1L106 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder at LABCELL_X2_Y2_N54
N1L106 = AMPP_FUNCTION(!A1L6);


--N1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder at MLABCELL_X3_Y2_N33
N1L57 = AMPP_FUNCTION(!N1_irsr_reg[2]);


--Q1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]~feeder at LABCELL_X1_Y2_N45
Q1L15 = AMPP_FUNCTION(!N1L122);


--H1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]~feeder at MLABCELL_X3_Y4_N3
H1L14 = AMPP_FUNCTION(!N1L125);


--N1L104 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at LABCELL_X2_Y2_N57
N1L104 = AMPP_FUNCTION(!N1_jtag_ir_reg[9]);


--N1L98 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder at LABCELL_X2_Y2_N21
N1L98 = AMPP_FUNCTION(!N1_jtag_ir_reg[5]);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]~feeder at LABCELL_X1_Y1_N33
Q1L25 = AMPP_FUNCTION(!N1L141);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~feeder at LABCELL_X1_Y1_N12
N1L4 = AMPP_FUNCTION(!N1L2);


--Q1L5 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]~feeder at LABCELL_X2_Y1_N24
Q1L5 = AMPP_FUNCTION(!Q1L27);


--Q1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]~feeder at MLABCELL_X3_Y4_N12
Q1L9 = AMPP_FUNCTION(!Q1L30);


--Q1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]~feeder at LABCELL_X2_Y1_N54
Q1L18 = AMPP_FUNCTION(!Q1L36);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]~feeder at LABCELL_X2_Y1_N12
Q1L21 = AMPP_FUNCTION(!Q1L38);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]~feeder at LABCELL_X1_Y1_N24
Q1L23 = AMPP_FUNCTION(!Q1L39);


--N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder at MLABCELL_X3_Y2_N57
N1L61 = AMPP_FUNCTION(!N1_irsr_reg[5]);


--N1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder at MLABCELL_X3_Y2_N48
N1L63 = AMPP_FUNCTION(!N1_irsr_reg[6]);


--N1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder at LABCELL_X2_Y3_N0
N1L81 = AMPP_FUNCTION(!N1L82);


--N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder at LABCELL_X1_Y1_N39
N1L42 = AMPP_FUNCTION(!N1L40);


--N1L75 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder at LABCELL_X1_Y1_N42
N1L75 = AMPP_FUNCTION(!N1L74);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder at LABCELL_X1_Y5_N48
N1L116 = AMPP_FUNCTION(!N1L117);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder at LABCELL_X1_Y5_N18
N1L113 = AMPP_FUNCTION(!N1L119);


--H1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder at LABCELL_X1_Y4_N21
H1L7 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[0]);


--S3L2 is processor:top_inst|add_sub:L7|edge_detect:resetEdge|PrevDataIn1~feeder at LABCELL_X35_Y3_N42
S3L2 = VCC;


--D1L4Q is processor:top_inst|count_sig[0]~DUPLICATE at FF_X29_Y2_N4
--register power-up is low

D1L4Q = DFFEAS(D1L3, GLOBAL(A1L23), A1L117,  ,  ,  ,  ,  ,  );


--HB1L26Q is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE at FF_X2_Y4_N43
--register power-up is low

HB1L26Q = AMPP_FUNCTION(A1L5, HB1L33, !N1_irf_reg[1][0], GND, HB1L25);


--HB1L28Q is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE at FF_X2_Y4_N52
--register power-up is low

HB1L28Q = AMPP_FUNCTION(A1L5, HB1L34, !N1_irf_reg[1][0], GND, HB1L25);


--HB1L31Q is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~DUPLICATE at FF_X2_Y4_N16
--register power-up is low

HB1L31Q = AMPP_FUNCTION(A1L5, HB1L36, !N1_irf_reg[1][0], GND, HB1L25);


--P1L9Q is processor:top_inst|lab8rom:rom1|altsyncram:altsyncram_component|altsyncram_sl64:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE at FF_X3_Y3_N37
--register power-up is low

P1L9Q = AMPP_FUNCTION(A1L5, P1L11, GND, P1L5);


--W3L17Q is processor:top_inst|add_sub:L7|clock_synchronizer:ASync|prev_data_2[1]~_Duplicate_1DUPLICATE at FF_X34_Y2_N58
--register power-up is low

W3L17Q = DFFEAS( , GLOBAL(A1L23), A1L117,  ,  , W3_prev_data_1[1],  ,  , VCC);


--N1L102Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE at FF_X2_Y2_N13
--register power-up is low

N1L102Q = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[8], Q1_state[0], GND, Q1_state[11]);


--N1L112Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE at FF_X1_Y5_N20
--register power-up is low

N1L112Q = AMPP_FUNCTION(A1L5, N1L113, N1L111);


--P2L7Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X1_Y3_N49
--register power-up is low

P2L7Q = AMPP_FUNCTION(A1L5, P2L11, GND, P2L4);


