{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543963789189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543963789189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 14:49:49 2018 " "Processing started: Tue Dec 04 14:49:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543963789189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543963789189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off falling_blocks -c falling_blocks " "Command: quartus_map --read_settings_files=on --write_settings_files=off falling_blocks -c falling_blocks" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543963789189 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543963789553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/synthesis/vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll/synthesis/vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-rtl " "Found design unit 1: vga_pll-rtl" {  } { { "vga_pll/synthesis/vga_pll.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/vga_pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543963789964 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll/synthesis/vga_pll.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/vga_pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543963789964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543963789964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/synthesis/submodules/vga_pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file vga_pll/synthesis/submodules/vga_pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll_0_dffpipe_l2c " "Found entity 1: vga_pll_altpll_0_dffpipe_l2c" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543963789969 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_pll_altpll_0_stdsync_sv6 " "Found entity 2: vga_pll_altpll_0_stdsync_sv6" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543963789969 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_pll_altpll_0 " "Found entity 3: vga_pll_altpll_0" {  } { { "vga_pll/synthesis/submodules/vga_pll_altpll_0.v" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543963789969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543963789969 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator falling_blocks.vhd(144) " "VHDL syntax error at falling_blocks.vhd(144) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "falling_blocks.vhd" "" { Text "C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd" 144 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543963790022 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543963790257 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 04 14:49:50 2018 " "Processing ended: Tue Dec 04 14:49:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543963790257 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543963790257 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543963790257 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543963790257 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 1  " "Quartus II Flow was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543963790884 ""}
