-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L83Q is FX2_SLRD~reg0 at LCFF_X1_Y6_N29
A1L83Q = DFFEAS(A1L85, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--A1L87Q is FX2_SLWR~reg0 at LCFF_X20_Y8_N1
A1L87Q = DFFEAS(A1L88, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11] at LCFF_X20_Y3_N7
U1_dffe8a[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[11],  ,  , VCC);


--U1_dffe8a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6] at LCFF_X20_Y3_N1
U1_dffe8a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[6],  ,  , VCC);


--Q1_power_modified_counter_values[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6] at LCFF_X19_Y3_N17
Q1_power_modified_counter_values[6] = DFFEAS(Q1_countera6, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] at LCFF_X19_Y3_N27
Q1_power_modified_counter_values[11] = DFFEAS(Q1_countera11, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1L58 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~77 at LCCOMB_X20_Y3_N0
H1L58 = U1_dffe8a[11] & Q1_power_modified_counter_values[11] & (U1_dffe8a[6] $ !Q1_power_modified_counter_values[6]) # !U1_dffe8a[11] & !Q1_power_modified_counter_values[11] & (U1_dffe8a[6] $ !Q1_power_modified_counter_values[6]);


--U1_dffe8a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5] at LCFF_X20_Y3_N23
U1_dffe8a[5] = DFFEAS(U1L8, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9] at LCFF_X20_Y3_N15
U1_dffe8a[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[9],  ,  , VCC);


--Q1_power_modified_counter_values[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9] at LCFF_X19_Y3_N23
Q1_power_modified_counter_values[9] = DFFEAS(Q1_countera9, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] at LCFF_X19_Y3_N15
Q1_power_modified_counter_values[5] = DFFEAS(Q1_countera5, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1L59 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~78 at LCCOMB_X20_Y3_N14
H1L59 = Q1_power_modified_counter_values[5] & U1_dffe8a[5] & (Q1_power_modified_counter_values[9] $ !U1_dffe8a[9]) # !Q1_power_modified_counter_values[5] & !U1_dffe8a[5] & (Q1_power_modified_counter_values[9] $ !U1_dffe8a[9]);


--U1_dffe8a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1] at LCFF_X20_Y3_N5
U1_dffe8a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[1],  ,  , VCC);


--U1_dffe8a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7] at LCFF_X20_Y3_N31
U1_dffe8a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[7],  ,  , VCC);


--Q1_power_modified_counter_values[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] at LCFF_X19_Y3_N19
Q1_power_modified_counter_values[7] = DFFEAS(Q1_countera7, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] at LCFF_X19_Y3_N7
Q1_power_modified_counter_values[1] = DFFEAS(Q1_countera1, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1L60 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79 at LCCOMB_X20_Y3_N30
H1L60 = U1_dffe8a[1] & Q1_power_modified_counter_values[1] & (U1_dffe8a[7] $ !Q1_power_modified_counter_values[7]) # !U1_dffe8a[1] & !Q1_power_modified_counter_values[1] & (U1_dffe8a[7] $ !Q1_power_modified_counter_values[7]);


--U1_dffe8a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4] at LCFF_X18_Y3_N15
U1_dffe8a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[4],  ,  , VCC);


--U1_dffe8a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3] at LCFF_X18_Y3_N31
U1_dffe8a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[3],  ,  , VCC);


--Q1_power_modified_counter_values[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] at LCFF_X19_Y3_N11
Q1_power_modified_counter_values[3] = DFFEAS(Q1_countera3, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] at LCFF_X19_Y3_N13
Q1_power_modified_counter_values[4] = DFFEAS(Q1_countera4, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1L61 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~80 at LCCOMB_X18_Y3_N30
H1L61 = U1_dffe8a[4] & Q1_power_modified_counter_values[4] & (U1_dffe8a[3] $ !Q1_power_modified_counter_values[3]) # !U1_dffe8a[4] & !Q1_power_modified_counter_values[4] & (U1_dffe8a[3] $ !Q1_power_modified_counter_values[3]);


--H1L62 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81 at LCCOMB_X19_Y3_N30
H1L62 = H1L61 & H1L59 & H1L58 & H1L60;


--U1_dffe8a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10] at LCFF_X20_Y3_N11
U1_dffe8a[10] = DFFEAS(U1L14, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] at LCFF_X19_Y3_N25
Q1_power_modified_counter_values[10] = DFFEAS(Q1_countera10, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0] at LCFF_X20_Y3_N13
U1_dffe8a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[0],  ,  , VCC);


--Q1_counter_ffa[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0] at LCFF_X19_Y3_N5
Q1_counter_ffa[0] = DFFEAS(Q1_countera0, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1L63 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~82 at LCCOMB_X20_Y3_N12
H1L63 = Q1_power_modified_counter_values[10] & U1_dffe8a[10] & (Q1_counter_ffa[0] $ U1_dffe8a[0]) # !Q1_power_modified_counter_values[10] & !U1_dffe8a[10] & (Q1_counter_ffa[0] $ U1_dffe8a[0]);


--U1_dffe8a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2] at LCFF_X18_Y3_N11
U1_dffe8a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[2],  ,  , VCC);


--U1_dffe8a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8] at LCFF_X18_Y3_N5
U1_dffe8a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_rdptr_g[8],  ,  , VCC);


--Q1_power_modified_counter_values[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8] at LCFF_X19_Y3_N21
Q1_power_modified_counter_values[8] = DFFEAS(Q1_countera8, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2] at LCFF_X19_Y3_N9
Q1_power_modified_counter_values[2] = DFFEAS(Q1_countera2, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1L64 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~83 at LCCOMB_X18_Y3_N4
H1L64 = U1_dffe8a[2] & Q1_power_modified_counter_values[2] & (U1_dffe8a[8] $ !Q1_power_modified_counter_values[8]) # !U1_dffe8a[2] & !Q1_power_modified_counter_values[2] & (U1_dffe8a[8] $ !Q1_power_modified_counter_values[8]);


--H1L57 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0 at LCCOMB_X19_Y3_N0
H1L57 = !H1L62 # !H1L63 # !H1L64;


--LED_sync is LED_sync at LCFF_X18_Y6_N27
LED_sync = DFFEAS(A1L520, !BCLK,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[8] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] at LCFF_X13_Y7_N23
LB1_safe_q[8] = DFFEAS(LB1_counter_comb_bita8, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[2] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] at LCFF_X13_Y7_N11
LB1_safe_q[2] = DFFEAS(LB1_counter_comb_bita2, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[16] is I_PWM_accumulator[16] at LCFF_X15_Y4_N17
I_PWM_accumulator[16] = DFFEAS(A1L224, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[16] is Q_PWM_accumulator[16] at LCFF_X17_Y4_N17
Q_PWM_accumulator[16] = DFFEAS(A1L409, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--B1_outbit_o is I2SAudioOut:I2SAO|outbit_o at LCFF_X13_Y8_N27
B1_outbit_o = DFFEAS(B1L90, !GLOBAL(LB1L33),  ,  , B1L91,  ,  ,  ,  );


--DFS0 is DFS0 at LCFF_X27_Y7_N1
DFS0 = DFFEAS(A1L863, GLOBAL(LB1L40),  ,  , A1L864,  ,  ,  ,  );


--DFS1 is DFS1 at LCFF_X27_Y7_N17
DFS1 = DFFEAS(A1L865, GLOBAL(LB1L40),  ,  , A1L864,  ,  ,  ,  );


--state_FX.010 is state_FX.010 at LCFF_X1_Y6_N13
state_FX.010 = DFFEAS(A1L910, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--state_FX.011 is state_FX.011 at LCFF_X1_Y6_N5
state_FX.011 = DFFEAS(A1L912, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--state_FX.000 is state_FX.000 at LCFF_X1_Y6_N9
state_FX.000 = DFFEAS(A1L907, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--A1L518 is Select~5640 at LCCOMB_X1_Y6_N10
A1L518 = state_FX.010 # A1L83Q & (state_FX.011 # !state_FX.000);


--state_FX.001 is state_FX.001 at LCFF_X1_Y6_N25
state_FX.001 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L39),  ,  ,  , A1L913,  ,  , VCC);


--A1L519 is Select~5641 at LCCOMB_X20_Y8_N2
A1L519 = FX2_flags[2] & !state_FX.011 & (A1L87Q # !state_FX.001) # !FX2_flags[2] & (A1L87Q # !state_FX.001);


--H1_rdptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11] at LCFF_X24_Y4_N11
H1_rdptr_g[11] = DFFEAS(H1L55, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6] at LCFF_X24_Y4_N27
H1_rdptr_g[6] = DFFEAS(H1L46, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--Q1_parity_ff is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff at LCFF_X20_Y3_N27
Q1_parity_ff = DFFEAS(Q1L40, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--Q1_parity is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity at LCCOMB_X19_Y3_N2
Q1_parity = Q1_parity_ff & H1L65 & VCC # !Q1_parity_ff & !H1L65;

--Q1L41 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT at LCCOMB_X19_Y3_N2
Q1L41 = CARRY(!Q1_parity_ff & !H1L65);


--Q1_countera0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0 at LCCOMB_X19_Y3_N4
Q1_countera0 = H1L65 & (Q1_counter_ffa[0] # GND) # !H1L65 & (Q1L41 $ (GND # !Q1_counter_ffa[0]));

--Q1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT at LCCOMB_X19_Y3_N4
Q1L15 = CARRY(H1L65 # !Q1L41);


--Q1_countera1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1 at LCCOMB_X19_Y3_N6
Q1_countera1 = Q1L15 & Q1_power_modified_counter_values[1] & (VCC) # !Q1L15 & (Q1_counter_ffa[0] $ (!Q1_power_modified_counter_values[1] & VCC));

--Q1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT at LCCOMB_X19_Y3_N6
Q1L17 = CARRY(Q1_counter_ffa[0] & !Q1L15);


--Q1_countera2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2 at LCCOMB_X19_Y3_N8
Q1_countera2 = Q1L17 & (Q1_power_modified_counter_values[1] $ (Q1_power_modified_counter_values[2] & VCC)) # !Q1L17 & (Q1_power_modified_counter_values[2] # GND);

--Q1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT at LCCOMB_X19_Y3_N8
Q1L19 = CARRY(Q1_power_modified_counter_values[1] # !Q1L17);


--Q1_countera3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3 at LCCOMB_X19_Y3_N10
Q1_countera3 = Q1L19 & Q1_power_modified_counter_values[3] & (VCC) # !Q1L19 & (Q1_power_modified_counter_values[2] $ (Q1_power_modified_counter_values[3] # GND));

--Q1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT at LCCOMB_X19_Y3_N10
Q1L21 = CARRY(!Q1_power_modified_counter_values[2] & !Q1L19);


--Q1_countera4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4 at LCCOMB_X19_Y3_N12
Q1_countera4 = Q1L21 & (Q1_power_modified_counter_values[3] $ (Q1_power_modified_counter_values[4] & VCC)) # !Q1L21 & (Q1_power_modified_counter_values[4] # GND);

--Q1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT at LCCOMB_X19_Y3_N12
Q1L23 = CARRY(Q1_power_modified_counter_values[3] # !Q1L21);


--Q1_countera5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5 at LCCOMB_X19_Y3_N14
Q1_countera5 = Q1L23 & (Q1_power_modified_counter_values[5] & VCC) # !Q1L23 & (Q1_power_modified_counter_values[4] $ (Q1_power_modified_counter_values[5] # GND));

--Q1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT at LCCOMB_X19_Y3_N14
Q1L25 = CARRY(!Q1_power_modified_counter_values[4] & !Q1L23);


--Q1_countera6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6 at LCCOMB_X19_Y3_N16
Q1_countera6 = Q1L25 & (Q1_power_modified_counter_values[5] $ (Q1_power_modified_counter_values[6] & VCC)) # !Q1L25 & (Q1_power_modified_counter_values[6] # GND);

--Q1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT at LCCOMB_X19_Y3_N16
Q1L27 = CARRY(Q1_power_modified_counter_values[5] # !Q1L25);


--Q1_countera7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7 at LCCOMB_X19_Y3_N18
Q1_countera7 = Q1L27 & (Q1_power_modified_counter_values[7] & VCC) # !Q1L27 & (Q1_power_modified_counter_values[6] $ (Q1_power_modified_counter_values[7] # GND));

--Q1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT at LCCOMB_X19_Y3_N18
Q1L29 = CARRY(!Q1_power_modified_counter_values[6] & !Q1L27);


--Q1_countera8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8 at LCCOMB_X19_Y3_N20
Q1_countera8 = Q1L29 & (Q1_power_modified_counter_values[7] $ (Q1_power_modified_counter_values[8] & VCC)) # !Q1L29 & (Q1_power_modified_counter_values[8] # GND);

--Q1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT at LCCOMB_X19_Y3_N20
Q1L31 = CARRY(Q1_power_modified_counter_values[7] # !Q1L29);


--Q1_countera9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9 at LCCOMB_X19_Y3_N22
Q1_countera9 = Q1L31 & (Q1_power_modified_counter_values[9] & VCC) # !Q1L31 & (Q1_power_modified_counter_values[8] $ (Q1_power_modified_counter_values[9] # GND));

--Q1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT at LCCOMB_X19_Y3_N22
Q1L33 = CARRY(!Q1_power_modified_counter_values[8] & !Q1L31);


--Q1_countera10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10 at LCCOMB_X19_Y3_N24
Q1_countera10 = Q1L33 & (Q1_power_modified_counter_values[9] $ (Q1_power_modified_counter_values[10] & VCC)) # !Q1L33 & (Q1_power_modified_counter_values[10] # GND);

--Q1L35 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT at LCCOMB_X19_Y3_N24
Q1L35 = CARRY(Q1_power_modified_counter_values[9] # !Q1L33);


--Q1_countera11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11 at LCCOMB_X19_Y3_N26
Q1_countera11 = Q1_power_modified_counter_values[11] $ !Q1L35;


--H1_rdptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[5] at LCFF_X24_Y4_N21
H1_rdptr_g[5] = DFFEAS(H1L44, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[9] at LCFF_X19_Y4_N15
H1_rdptr_g[9] = DFFEAS(H1L52, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1] at LCFF_X19_Y4_N19
H1_rdptr_g[1] = DFFEAS(H1L38, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[7] at LCFF_X19_Y4_N7
H1_rdptr_g[7] = DFFEAS(H1L48, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[4] at LCFF_X19_Y4_N31
H1_rdptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[4],  ,  , VCC);


--H1_rdptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[3] at LCFF_X24_Y4_N23
H1_rdptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[3],  ,  , VCC);


--H1_rdptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[10] at LCFF_X19_Y4_N21
H1_rdptr_g[10] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[10],  ,  , VCC);


--H1_rdptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0] at LCFF_X19_Y4_N11
H1_rdptr_g[0] = DFFEAS(H1L36, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[2] at LCFF_X24_Y4_N13
H1_rdptr_g[2] = DFFEAS(H1L40, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[8] at LCFF_X24_Y4_N25
H1_rdptr_g[8] = DFFEAS(H1L50, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--state_PWM.00000 is state_PWM.00000 at LCFF_X20_Y6_N9
state_PWM.00000 = DFFEAS(A1L526, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.00100 is state_PWM.00100 at LCFF_X20_Y6_N31
state_PWM.00100 = DFFEAS(A1L931, !BCLK,  ,  ,  ,  ,  ,  ,  );


--S1_q_a[13] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] at M4K_X11_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[13]_PORT_A_data_in = VCC;
S1_q_a[13]_PORT_A_data_in_reg = DFFE(S1_q_a[13]_PORT_A_data_in, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_data_in = Rx_register[13];
S1_q_a[13]_PORT_B_data_in_reg = DFFE(S1_q_a[13]_PORT_B_data_in, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[13]_PORT_A_address_reg = DFFE(S1_q_a[13]_PORT_A_address, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[13]_PORT_B_address_reg = DFFE(S1_q_a[13]_PORT_B_address, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_PORT_A_write_enable = GND;
S1_q_a[13]_PORT_A_write_enable_reg = DFFE(S1_q_a[13]_PORT_A_write_enable, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_write_enable = H1L57;
S1_q_a[13]_PORT_B_write_enable_reg = DFFE(S1_q_a[13]_PORT_B_write_enable, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_clock_0 = BCLK;
S1_q_a[13]_clock_1 = GLOBAL(A1L84);
S1_q_a[13]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[13]_PORT_A_data_out = MEMORY(S1_q_a[13]_PORT_A_data_in_reg, S1_q_a[13]_PORT_B_data_in_reg, S1_q_a[13]_PORT_A_address_reg, S1_q_a[13]_PORT_B_address_reg, S1_q_a[13]_PORT_A_write_enable_reg, S1_q_a[13]_PORT_B_write_enable_reg, , , S1_q_a[13]_clock_0, S1_q_a[13]_clock_1, S1_q_a[13]_clock_enable_0, , , );
S1_q_a[13]_PORT_A_data_out_reg = DFFE(S1_q_a[13]_PORT_A_data_out, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13] = S1_q_a[13]_PORT_A_data_out_reg[0];


--S1_q_a[12] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] at M4K_X11_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[12]_PORT_A_data_in = VCC;
S1_q_a[12]_PORT_A_data_in_reg = DFFE(S1_q_a[12]_PORT_A_data_in, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_data_in = Rx_register[12];
S1_q_a[12]_PORT_B_data_in_reg = DFFE(S1_q_a[12]_PORT_B_data_in, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[12]_PORT_A_address_reg = DFFE(S1_q_a[12]_PORT_A_address, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[12]_PORT_B_address_reg = DFFE(S1_q_a[12]_PORT_B_address, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_PORT_A_write_enable = GND;
S1_q_a[12]_PORT_A_write_enable_reg = DFFE(S1_q_a[12]_PORT_A_write_enable, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_write_enable = H1L57;
S1_q_a[12]_PORT_B_write_enable_reg = DFFE(S1_q_a[12]_PORT_B_write_enable, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_clock_0 = BCLK;
S1_q_a[12]_clock_1 = GLOBAL(A1L84);
S1_q_a[12]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[12]_PORT_A_data_out = MEMORY(S1_q_a[12]_PORT_A_data_in_reg, S1_q_a[12]_PORT_B_data_in_reg, S1_q_a[12]_PORT_A_address_reg, S1_q_a[12]_PORT_B_address_reg, S1_q_a[12]_PORT_A_write_enable_reg, S1_q_a[12]_PORT_B_write_enable_reg, , , S1_q_a[12]_clock_0, S1_q_a[12]_clock_1, S1_q_a[12]_clock_enable_0, , , );
S1_q_a[12]_PORT_A_data_out_reg = DFFE(S1_q_a[12]_PORT_A_data_out, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12] = S1_q_a[12]_PORT_A_data_out_reg[0];


--S1_q_a[14] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] at M4K_X23_Y5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[14]_PORT_A_data_in = VCC;
S1_q_a[14]_PORT_A_data_in_reg = DFFE(S1_q_a[14]_PORT_A_data_in, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_data_in = Rx_register[14];
S1_q_a[14]_PORT_B_data_in_reg = DFFE(S1_q_a[14]_PORT_B_data_in, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[14]_PORT_A_address_reg = DFFE(S1_q_a[14]_PORT_A_address, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[14]_PORT_B_address_reg = DFFE(S1_q_a[14]_PORT_B_address, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_PORT_A_write_enable = GND;
S1_q_a[14]_PORT_A_write_enable_reg = DFFE(S1_q_a[14]_PORT_A_write_enable, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_write_enable = H1L57;
S1_q_a[14]_PORT_B_write_enable_reg = DFFE(S1_q_a[14]_PORT_B_write_enable, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_clock_0 = BCLK;
S1_q_a[14]_clock_1 = GLOBAL(A1L84);
S1_q_a[14]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[14]_PORT_A_data_out = MEMORY(S1_q_a[14]_PORT_A_data_in_reg, S1_q_a[14]_PORT_B_data_in_reg, S1_q_a[14]_PORT_A_address_reg, S1_q_a[14]_PORT_B_address_reg, S1_q_a[14]_PORT_A_write_enable_reg, S1_q_a[14]_PORT_B_write_enable_reg, , , S1_q_a[14]_clock_0, S1_q_a[14]_clock_1, S1_q_a[14]_clock_enable_0, , , );
S1_q_a[14]_PORT_A_data_out_reg = DFFE(S1_q_a[14]_PORT_A_data_out, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14] = S1_q_a[14]_PORT_A_data_out_reg[0];


--S1_q_a[15] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] at M4K_X23_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[15]_PORT_A_data_in = VCC;
S1_q_a[15]_PORT_A_data_in_reg = DFFE(S1_q_a[15]_PORT_A_data_in, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_data_in = Rx_register[15];
S1_q_a[15]_PORT_B_data_in_reg = DFFE(S1_q_a[15]_PORT_B_data_in, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[15]_PORT_A_address_reg = DFFE(S1_q_a[15]_PORT_A_address, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[15]_PORT_B_address_reg = DFFE(S1_q_a[15]_PORT_B_address, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_PORT_A_write_enable = GND;
S1_q_a[15]_PORT_A_write_enable_reg = DFFE(S1_q_a[15]_PORT_A_write_enable, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_write_enable = H1L57;
S1_q_a[15]_PORT_B_write_enable_reg = DFFE(S1_q_a[15]_PORT_B_write_enable, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_clock_0 = BCLK;
S1_q_a[15]_clock_1 = GLOBAL(A1L84);
S1_q_a[15]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[15]_PORT_A_data_out = MEMORY(S1_q_a[15]_PORT_A_data_in_reg, S1_q_a[15]_PORT_B_data_in_reg, S1_q_a[15]_PORT_A_address_reg, S1_q_a[15]_PORT_B_address_reg, S1_q_a[15]_PORT_A_write_enable_reg, S1_q_a[15]_PORT_B_write_enable_reg, , , S1_q_a[15]_clock_0, S1_q_a[15]_clock_1, S1_q_a[15]_clock_enable_0, , , );
S1_q_a[15]_PORT_A_data_out_reg = DFFE(S1_q_a[15]_PORT_A_data_out, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15] = S1_q_a[15]_PORT_A_data_out_reg[0];


--A1L869 is rtl~356 at LCCOMB_X18_Y6_N24
A1L869 = S1_q_a[14] & !S1_q_a[15];


--S1_q_a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] at M4K_X23_Y2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[11]_PORT_A_data_in = VCC;
S1_q_a[11]_PORT_A_data_in_reg = DFFE(S1_q_a[11]_PORT_A_data_in, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_data_in = Rx_register[11];
S1_q_a[11]_PORT_B_data_in_reg = DFFE(S1_q_a[11]_PORT_B_data_in, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[11]_PORT_A_address_reg = DFFE(S1_q_a[11]_PORT_A_address, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[11]_PORT_B_address_reg = DFFE(S1_q_a[11]_PORT_B_address, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_PORT_A_write_enable = GND;
S1_q_a[11]_PORT_A_write_enable_reg = DFFE(S1_q_a[11]_PORT_A_write_enable, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_write_enable = H1L57;
S1_q_a[11]_PORT_B_write_enable_reg = DFFE(S1_q_a[11]_PORT_B_write_enable, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_clock_0 = BCLK;
S1_q_a[11]_clock_1 = GLOBAL(A1L84);
S1_q_a[11]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[11]_PORT_A_data_out = MEMORY(S1_q_a[11]_PORT_A_data_in_reg, S1_q_a[11]_PORT_B_data_in_reg, S1_q_a[11]_PORT_A_address_reg, S1_q_a[11]_PORT_B_address_reg, S1_q_a[11]_PORT_A_write_enable_reg, S1_q_a[11]_PORT_B_write_enable_reg, , , S1_q_a[11]_clock_0, S1_q_a[11]_clock_1, S1_q_a[11]_clock_enable_0, , , );
S1_q_a[11]_PORT_A_data_out_reg = DFFE(S1_q_a[11]_PORT_A_data_out, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11] = S1_q_a[11]_PORT_A_data_out_reg[0];


--S1_q_a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] at M4K_X23_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[10]_PORT_A_data_in = VCC;
S1_q_a[10]_PORT_A_data_in_reg = DFFE(S1_q_a[10]_PORT_A_data_in, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_data_in = Rx_register[10];
S1_q_a[10]_PORT_B_data_in_reg = DFFE(S1_q_a[10]_PORT_B_data_in, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[10]_PORT_A_address_reg = DFFE(S1_q_a[10]_PORT_A_address, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[10]_PORT_B_address_reg = DFFE(S1_q_a[10]_PORT_B_address, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_PORT_A_write_enable = GND;
S1_q_a[10]_PORT_A_write_enable_reg = DFFE(S1_q_a[10]_PORT_A_write_enable, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_write_enable = H1L57;
S1_q_a[10]_PORT_B_write_enable_reg = DFFE(S1_q_a[10]_PORT_B_write_enable, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_clock_0 = BCLK;
S1_q_a[10]_clock_1 = GLOBAL(A1L84);
S1_q_a[10]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[10]_PORT_A_data_out = MEMORY(S1_q_a[10]_PORT_A_data_in_reg, S1_q_a[10]_PORT_B_data_in_reg, S1_q_a[10]_PORT_A_address_reg, S1_q_a[10]_PORT_B_address_reg, S1_q_a[10]_PORT_A_write_enable_reg, S1_q_a[10]_PORT_B_write_enable_reg, , , S1_q_a[10]_clock_0, S1_q_a[10]_clock_1, S1_q_a[10]_clock_enable_0, , , );
S1_q_a[10]_PORT_A_data_out_reg = DFFE(S1_q_a[10]_PORT_A_data_out, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10] = S1_q_a[10]_PORT_A_data_out_reg[0];


--S1_q_a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] at M4K_X23_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[9]_PORT_A_data_in = VCC;
S1_q_a[9]_PORT_A_data_in_reg = DFFE(S1_q_a[9]_PORT_A_data_in, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_data_in = Rx_register[9];
S1_q_a[9]_PORT_B_data_in_reg = DFFE(S1_q_a[9]_PORT_B_data_in, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[9]_PORT_A_address_reg = DFFE(S1_q_a[9]_PORT_A_address, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[9]_PORT_B_address_reg = DFFE(S1_q_a[9]_PORT_B_address, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_PORT_A_write_enable = GND;
S1_q_a[9]_PORT_A_write_enable_reg = DFFE(S1_q_a[9]_PORT_A_write_enable, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_write_enable = H1L57;
S1_q_a[9]_PORT_B_write_enable_reg = DFFE(S1_q_a[9]_PORT_B_write_enable, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_clock_0 = BCLK;
S1_q_a[9]_clock_1 = GLOBAL(A1L84);
S1_q_a[9]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[9]_PORT_A_data_out = MEMORY(S1_q_a[9]_PORT_A_data_in_reg, S1_q_a[9]_PORT_B_data_in_reg, S1_q_a[9]_PORT_A_address_reg, S1_q_a[9]_PORT_B_address_reg, S1_q_a[9]_PORT_A_write_enable_reg, S1_q_a[9]_PORT_B_write_enable_reg, , , S1_q_a[9]_clock_0, S1_q_a[9]_clock_1, S1_q_a[9]_clock_enable_0, , , );
S1_q_a[9]_PORT_A_data_out_reg = DFFE(S1_q_a[9]_PORT_A_data_out, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9] = S1_q_a[9]_PORT_A_data_out_reg[0];


--S1_q_a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] at M4K_X23_Y3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[8]_PORT_A_data_in = VCC;
S1_q_a[8]_PORT_A_data_in_reg = DFFE(S1_q_a[8]_PORT_A_data_in, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_data_in = Rx_register[8];
S1_q_a[8]_PORT_B_data_in_reg = DFFE(S1_q_a[8]_PORT_B_data_in, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[8]_PORT_A_address_reg = DFFE(S1_q_a[8]_PORT_A_address, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[8]_PORT_B_address_reg = DFFE(S1_q_a[8]_PORT_B_address, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_PORT_A_write_enable = GND;
S1_q_a[8]_PORT_A_write_enable_reg = DFFE(S1_q_a[8]_PORT_A_write_enable, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_write_enable = H1L57;
S1_q_a[8]_PORT_B_write_enable_reg = DFFE(S1_q_a[8]_PORT_B_write_enable, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_clock_0 = BCLK;
S1_q_a[8]_clock_1 = GLOBAL(A1L84);
S1_q_a[8]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[8]_PORT_A_data_out = MEMORY(S1_q_a[8]_PORT_A_data_in_reg, S1_q_a[8]_PORT_B_data_in_reg, S1_q_a[8]_PORT_A_address_reg, S1_q_a[8]_PORT_B_address_reg, S1_q_a[8]_PORT_A_write_enable_reg, S1_q_a[8]_PORT_B_write_enable_reg, , , S1_q_a[8]_clock_0, S1_q_a[8]_clock_1, S1_q_a[8]_clock_enable_0, , , );
S1_q_a[8]_PORT_A_data_out_reg = DFFE(S1_q_a[8]_PORT_A_data_out, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8] = S1_q_a[8]_PORT_A_data_out_reg[0];


--A1L870 is rtl~357 at LCCOMB_X18_Y6_N18
A1L870 = S1_q_a[10] & S1_q_a[9] & S1_q_a[8] & S1_q_a[11];


--A1L871 is rtl~358 at LCCOMB_X18_Y6_N2
A1L871 = S1_q_a[12] & A1L870 & A1L869 & S1_q_a[13];


--A1L520 is Select~5642 at LCCOMB_X18_Y6_N26
A1L520 = state_PWM.00100 & (A1L871 $ LED_sync) # !state_PWM.00100 & (LED_sync & state_PWM.00000);


--LB1_safe_q[7] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] at LCFF_X13_Y7_N21
LB1_safe_q[7] = DFFEAS(LB1_counter_comb_bita7, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[6] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] at LCFF_X13_Y7_N19
LB1_safe_q[6] = DFFEAS(LB1_counter_comb_bita6, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[5] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] at LCFF_X13_Y7_N17
LB1_safe_q[5] = DFFEAS(LB1_counter_comb_bita5, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[4] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] at LCFF_X13_Y7_N15
LB1_safe_q[4] = DFFEAS(LB1_counter_comb_bita4, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[3] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] at LCFF_X13_Y7_N13
LB1_safe_q[3] = DFFEAS(LB1_counter_comb_bita3, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[1] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] at LCFF_X13_Y7_N9
LB1_safe_q[1] = DFFEAS(LB1_counter_comb_bita1, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[0] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] at LCFF_X13_Y7_N7
LB1_safe_q[0] = DFFEAS(LB1_counter_comb_bita0, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_counter_comb_bita0 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita0 at LCCOMB_X13_Y7_N6
LB1_counter_comb_bita0 = LB1_safe_q[0] $ VCC;

--LB1L2 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita0~COUT at LCCOMB_X13_Y7_N6
LB1L2 = CARRY(LB1_safe_q[0]);


--LB1_counter_comb_bita1 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita1 at LCCOMB_X13_Y7_N8
LB1_counter_comb_bita1 = LB1_safe_q[1] & !LB1L2 # !LB1_safe_q[1] & (LB1L2 # GND);

--LB1L4 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita1~COUT at LCCOMB_X13_Y7_N8
LB1L4 = CARRY(!LB1L2 # !LB1_safe_q[1]);


--LB1_counter_comb_bita2 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2 at LCCOMB_X13_Y7_N10
LB1_counter_comb_bita2 = LB1_safe_q[2] & (LB1L4 $ GND) # !LB1_safe_q[2] & !LB1L4 & VCC;

--LB1L6 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2~COUT at LCCOMB_X13_Y7_N10
LB1L6 = CARRY(LB1_safe_q[2] & !LB1L4);


--LB1_counter_comb_bita3 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita3 at LCCOMB_X13_Y7_N12
LB1_counter_comb_bita3 = LB1_safe_q[3] & !LB1L6 # !LB1_safe_q[3] & (LB1L6 # GND);

--LB1L8 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita3~COUT at LCCOMB_X13_Y7_N12
LB1L8 = CARRY(!LB1L6 # !LB1_safe_q[3]);


--LB1_counter_comb_bita4 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita4 at LCCOMB_X13_Y7_N14
LB1_counter_comb_bita4 = LB1_safe_q[4] & (LB1L8 $ GND) # !LB1_safe_q[4] & !LB1L8 & VCC;

--LB1L10 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita4~COUT at LCCOMB_X13_Y7_N14
LB1L10 = CARRY(LB1_safe_q[4] & !LB1L8);


--LB1_counter_comb_bita5 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita5 at LCCOMB_X13_Y7_N16
LB1_counter_comb_bita5 = LB1_safe_q[5] & !LB1L10 # !LB1_safe_q[5] & (LB1L10 # GND);

--LB1L12 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita5~COUT at LCCOMB_X13_Y7_N16
LB1L12 = CARRY(!LB1L10 # !LB1_safe_q[5]);


--LB1_counter_comb_bita6 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita6 at LCCOMB_X13_Y7_N18
LB1_counter_comb_bita6 = LB1_safe_q[6] & (LB1L12 $ GND) # !LB1_safe_q[6] & !LB1L12 & VCC;

--LB1L14 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita6~COUT at LCCOMB_X13_Y7_N18
LB1L14 = CARRY(LB1_safe_q[6] & !LB1L12);


--LB1_counter_comb_bita7 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita7 at LCCOMB_X13_Y7_N20
LB1_counter_comb_bita7 = LB1_safe_q[7] & !LB1L14 # !LB1_safe_q[7] & (LB1L14 # GND);

--LB1L16 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita7~COUT at LCCOMB_X13_Y7_N20
LB1L16 = CARRY(!LB1L14 # !LB1_safe_q[7]);


--LB1_counter_comb_bita8 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita8 at LCCOMB_X13_Y7_N22
LB1_counter_comb_bita8 = LB1_safe_q[8] $ !LB1L16;


--I_PWM_accumulator[15] is I_PWM_accumulator[15] at LCFF_X15_Y4_N15
I_PWM_accumulator[15] = DFFEAS(A1L221, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[15] is I_Data_in[15] at LCFF_X15_Y4_N31
I_Data_in[15] = DFFEAS(A1L147, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[14] is I_PWM_accumulator[14] at LCFF_X15_Y4_N13
I_PWM_accumulator[14] = DFFEAS(A1L218, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[14] is I_Data_in[14] at LCFF_X20_Y5_N17
I_Data_in[14] = DFFEAS(A1L145, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[13] is I_PWM_accumulator[13] at LCFF_X15_Y4_N11
I_PWM_accumulator[13] = DFFEAS(A1L215, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[13] is I_Data_in[13] at LCFF_X15_Y4_N23
I_Data_in[13] = DFFEAS(A1L143, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[12] is I_PWM_accumulator[12] at LCFF_X15_Y4_N9
I_PWM_accumulator[12] = DFFEAS(A1L212, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[12] is I_Data_in[12] at LCFF_X15_Y4_N25
I_Data_in[12] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[12],  ,  , VCC);


--I_PWM_accumulator[11] is I_PWM_accumulator[11] at LCFF_X15_Y4_N7
I_PWM_accumulator[11] = DFFEAS(A1L209, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[11] is I_Data_in[11] at LCFF_X15_Y4_N19
I_Data_in[11] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[11],  ,  , VCC);


--I_PWM_accumulator[10] is I_PWM_accumulator[10] at LCFF_X15_Y4_N5
I_PWM_accumulator[10] = DFFEAS(A1L206, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[10] is I_Data_in[10] at LCFF_X15_Y4_N29
I_Data_in[10] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[10],  ,  , VCC);


--I_PWM_accumulator[9] is I_PWM_accumulator[9] at LCFF_X15_Y4_N3
I_PWM_accumulator[9] = DFFEAS(A1L203, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[9] is I_Data_in[9] at LCFF_X15_Y4_N27
I_Data_in[9] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[9],  ,  , VCC);


--I_PWM_accumulator[8] is I_PWM_accumulator[8] at LCFF_X15_Y4_N1
I_PWM_accumulator[8] = DFFEAS(A1L200, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[8] is I_Data_in[8] at LCFF_X15_Y4_N21
I_Data_in[8] = DFFEAS(A1L137, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[7] is I_PWM_accumulator[7] at LCFF_X15_Y5_N31
I_PWM_accumulator[7] = DFFEAS(A1L197, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[7] is I_Data_in[7] at LCFF_X15_Y5_N15
I_Data_in[7] = DFFEAS(A1L135, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[6] is I_PWM_accumulator[6] at LCFF_X15_Y5_N29
I_PWM_accumulator[6] = DFFEAS(A1L194, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[6] is I_Data_in[6] at LCFF_X15_Y5_N7
I_Data_in[6] = DFFEAS(A1L133, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[5] is I_PWM_accumulator[5] at LCFF_X15_Y5_N27
I_PWM_accumulator[5] = DFFEAS(A1L191, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[5] is I_Data_in[5] at LCFF_X15_Y5_N3
I_Data_in[5] = DFFEAS(A1L131, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[4] is I_PWM_accumulator[4] at LCFF_X15_Y5_N25
I_PWM_accumulator[4] = DFFEAS(A1L188, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[4] is I_Data_in[4] at LCFF_X15_Y5_N9
I_Data_in[4] = DFFEAS(A1L129, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[3] is I_PWM_accumulator[3] at LCFF_X15_Y5_N23
I_PWM_accumulator[3] = DFFEAS(A1L185, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[3] is I_Data_in[3] at LCFF_X15_Y5_N13
I_Data_in[3] = DFFEAS(A1L127, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[2] is I_PWM_accumulator[2] at LCFF_X15_Y5_N21
I_PWM_accumulator[2] = DFFEAS(A1L182, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[2] is I_Data_in[2] at LCFF_X15_Y5_N1
I_Data_in[2] = DFFEAS(A1L125, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[1] is I_PWM_accumulator[1] at LCFF_X15_Y5_N19
I_PWM_accumulator[1] = DFFEAS(A1L179, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[1] is I_Data_in[1] at LCFF_X15_Y5_N11
I_Data_in[1] = DFFEAS(A1L123, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[0] is I_PWM_accumulator[0] at LCFF_X15_Y5_N17
I_PWM_accumulator[0] = DFFEAS(A1L176, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[0] is I_Data_in[0] at LCFF_X15_Y5_N5
I_Data_in[0] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[0],  ,  , VCC);


--A1L176 is I_PWM_accumulator[0]~136 at LCCOMB_X15_Y5_N16
A1L176 = I_PWM_accumulator[0] & (I_Data_in[0] $ VCC) # !I_PWM_accumulator[0] & I_Data_in[0] & VCC;

--A1L177 is I_PWM_accumulator[0]~137 at LCCOMB_X15_Y5_N16
A1L177 = CARRY(I_PWM_accumulator[0] & I_Data_in[0]);


--A1L179 is I_PWM_accumulator[1]~138 at LCCOMB_X15_Y5_N18
A1L179 = I_Data_in[1] & (I_PWM_accumulator[1] & A1L177 & VCC # !I_PWM_accumulator[1] & !A1L177) # !I_Data_in[1] & (I_PWM_accumulator[1] & !A1L177 # !I_PWM_accumulator[1] & (A1L177 # GND));

--A1L180 is I_PWM_accumulator[1]~139 at LCCOMB_X15_Y5_N18
A1L180 = CARRY(I_Data_in[1] & !I_PWM_accumulator[1] & !A1L177 # !I_Data_in[1] & (!A1L177 # !I_PWM_accumulator[1]));


--A1L182 is I_PWM_accumulator[2]~140 at LCCOMB_X15_Y5_N20
A1L182 = (I_PWM_accumulator[2] $ I_Data_in[2] $ !A1L180) # GND;

--A1L183 is I_PWM_accumulator[2]~141 at LCCOMB_X15_Y5_N20
A1L183 = CARRY(I_PWM_accumulator[2] & (I_Data_in[2] # !A1L180) # !I_PWM_accumulator[2] & I_Data_in[2] & !A1L180);


--A1L185 is I_PWM_accumulator[3]~142 at LCCOMB_X15_Y5_N22
A1L185 = I_Data_in[3] & (I_PWM_accumulator[3] & A1L183 & VCC # !I_PWM_accumulator[3] & !A1L183) # !I_Data_in[3] & (I_PWM_accumulator[3] & !A1L183 # !I_PWM_accumulator[3] & (A1L183 # GND));

--A1L186 is I_PWM_accumulator[3]~143 at LCCOMB_X15_Y5_N22
A1L186 = CARRY(I_Data_in[3] & !I_PWM_accumulator[3] & !A1L183 # !I_Data_in[3] & (!A1L183 # !I_PWM_accumulator[3]));


--A1L188 is I_PWM_accumulator[4]~144 at LCCOMB_X15_Y5_N24
A1L188 = (I_PWM_accumulator[4] $ I_Data_in[4] $ !A1L186) # GND;

--A1L189 is I_PWM_accumulator[4]~145 at LCCOMB_X15_Y5_N24
A1L189 = CARRY(I_PWM_accumulator[4] & (I_Data_in[4] # !A1L186) # !I_PWM_accumulator[4] & I_Data_in[4] & !A1L186);


--A1L191 is I_PWM_accumulator[5]~146 at LCCOMB_X15_Y5_N26
A1L191 = I_Data_in[5] & (I_PWM_accumulator[5] & A1L189 & VCC # !I_PWM_accumulator[5] & !A1L189) # !I_Data_in[5] & (I_PWM_accumulator[5] & !A1L189 # !I_PWM_accumulator[5] & (A1L189 # GND));

--A1L192 is I_PWM_accumulator[5]~147 at LCCOMB_X15_Y5_N26
A1L192 = CARRY(I_Data_in[5] & !I_PWM_accumulator[5] & !A1L189 # !I_Data_in[5] & (!A1L189 # !I_PWM_accumulator[5]));


--A1L194 is I_PWM_accumulator[6]~148 at LCCOMB_X15_Y5_N28
A1L194 = (I_Data_in[6] $ I_PWM_accumulator[6] $ !A1L192) # GND;

--A1L195 is I_PWM_accumulator[6]~149 at LCCOMB_X15_Y5_N28
A1L195 = CARRY(I_Data_in[6] & (I_PWM_accumulator[6] # !A1L192) # !I_Data_in[6] & I_PWM_accumulator[6] & !A1L192);


--A1L197 is I_PWM_accumulator[7]~150 at LCCOMB_X15_Y5_N30
A1L197 = I_PWM_accumulator[7] & (I_Data_in[7] & A1L195 & VCC # !I_Data_in[7] & !A1L195) # !I_PWM_accumulator[7] & (I_Data_in[7] & !A1L195 # !I_Data_in[7] & (A1L195 # GND));

--A1L198 is I_PWM_accumulator[7]~151 at LCCOMB_X15_Y5_N30
A1L198 = CARRY(I_PWM_accumulator[7] & !I_Data_in[7] & !A1L195 # !I_PWM_accumulator[7] & (!A1L195 # !I_Data_in[7]));


--A1L200 is I_PWM_accumulator[8]~152 at LCCOMB_X15_Y4_N0
A1L200 = (I_Data_in[8] $ I_PWM_accumulator[8] $ !A1L198) # GND;

--A1L201 is I_PWM_accumulator[8]~153 at LCCOMB_X15_Y4_N0
A1L201 = CARRY(I_Data_in[8] & (I_PWM_accumulator[8] # !A1L198) # !I_Data_in[8] & I_PWM_accumulator[8] & !A1L198);


--A1L203 is I_PWM_accumulator[9]~154 at LCCOMB_X15_Y4_N2
A1L203 = I_Data_in[9] & (I_PWM_accumulator[9] & A1L201 & VCC # !I_PWM_accumulator[9] & !A1L201) # !I_Data_in[9] & (I_PWM_accumulator[9] & !A1L201 # !I_PWM_accumulator[9] & (A1L201 # GND));

--A1L204 is I_PWM_accumulator[9]~155 at LCCOMB_X15_Y4_N2
A1L204 = CARRY(I_Data_in[9] & !I_PWM_accumulator[9] & !A1L201 # !I_Data_in[9] & (!A1L201 # !I_PWM_accumulator[9]));


--A1L206 is I_PWM_accumulator[10]~156 at LCCOMB_X15_Y4_N4
A1L206 = (I_PWM_accumulator[10] $ I_Data_in[10] $ !A1L204) # GND;

--A1L207 is I_PWM_accumulator[10]~157 at LCCOMB_X15_Y4_N4
A1L207 = CARRY(I_PWM_accumulator[10] & (I_Data_in[10] # !A1L204) # !I_PWM_accumulator[10] & I_Data_in[10] & !A1L204);


--A1L209 is I_PWM_accumulator[11]~158 at LCCOMB_X15_Y4_N6
A1L209 = I_PWM_accumulator[11] & (I_Data_in[11] & A1L207 & VCC # !I_Data_in[11] & !A1L207) # !I_PWM_accumulator[11] & (I_Data_in[11] & !A1L207 # !I_Data_in[11] & (A1L207 # GND));

--A1L210 is I_PWM_accumulator[11]~159 at LCCOMB_X15_Y4_N6
A1L210 = CARRY(I_PWM_accumulator[11] & !I_Data_in[11] & !A1L207 # !I_PWM_accumulator[11] & (!A1L207 # !I_Data_in[11]));


--A1L212 is I_PWM_accumulator[12]~160 at LCCOMB_X15_Y4_N8
A1L212 = (I_Data_in[12] $ I_PWM_accumulator[12] $ !A1L210) # GND;

--A1L213 is I_PWM_accumulator[12]~161 at LCCOMB_X15_Y4_N8
A1L213 = CARRY(I_Data_in[12] & (I_PWM_accumulator[12] # !A1L210) # !I_Data_in[12] & I_PWM_accumulator[12] & !A1L210);


--A1L215 is I_PWM_accumulator[13]~162 at LCCOMB_X15_Y4_N10
A1L215 = I_PWM_accumulator[13] & (I_Data_in[13] & A1L213 & VCC # !I_Data_in[13] & !A1L213) # !I_PWM_accumulator[13] & (I_Data_in[13] & !A1L213 # !I_Data_in[13] & (A1L213 # GND));

--A1L216 is I_PWM_accumulator[13]~163 at LCCOMB_X15_Y4_N10
A1L216 = CARRY(I_PWM_accumulator[13] & !I_Data_in[13] & !A1L213 # !I_PWM_accumulator[13] & (!A1L213 # !I_Data_in[13]));


--A1L218 is I_PWM_accumulator[14]~164 at LCCOMB_X15_Y4_N12
A1L218 = (I_PWM_accumulator[14] $ I_Data_in[14] $ !A1L216) # GND;

--A1L219 is I_PWM_accumulator[14]~165 at LCCOMB_X15_Y4_N12
A1L219 = CARRY(I_PWM_accumulator[14] & (I_Data_in[14] # !A1L216) # !I_PWM_accumulator[14] & I_Data_in[14] & !A1L216);


--A1L221 is I_PWM_accumulator[15]~166 at LCCOMB_X15_Y4_N14
A1L221 = I_Data_in[15] & (I_PWM_accumulator[15] & A1L219 & VCC # !I_PWM_accumulator[15] & !A1L219) # !I_Data_in[15] & (I_PWM_accumulator[15] & !A1L219 # !I_PWM_accumulator[15] & (A1L219 # GND));

--A1L222 is I_PWM_accumulator[15]~167 at LCCOMB_X15_Y4_N14
A1L222 = CARRY(I_Data_in[15] & !I_PWM_accumulator[15] & !A1L219 # !I_Data_in[15] & (!A1L219 # !I_PWM_accumulator[15]));


--A1L224 is I_PWM_accumulator[16]~168 at LCCOMB_X15_Y4_N16
A1L224 = !A1L222;


--Q_PWM_accumulator[15] is Q_PWM_accumulator[15] at LCFF_X17_Y4_N15
Q_PWM_accumulator[15] = DFFEAS(A1L406, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[15] is Q_Data_in[15] at LCFF_X27_Y5_N17
Q_Data_in[15] = DFFEAS(A1L331, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[14] is Q_PWM_accumulator[14] at LCFF_X17_Y4_N13
Q_PWM_accumulator[14] = DFFEAS(A1L403, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[14] is Q_Data_in[14] at LCFF_X17_Y4_N29
Q_Data_in[14] = DFFEAS(A1L329, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[13] is Q_PWM_accumulator[13] at LCFF_X17_Y4_N11
Q_PWM_accumulator[13] = DFFEAS(A1L400, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[13] is Q_Data_in[13] at LCFF_X17_Y4_N23
Q_Data_in[13] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[13],  ,  , VCC);


--Q_PWM_accumulator[12] is Q_PWM_accumulator[12] at LCFF_X17_Y4_N9
Q_PWM_accumulator[12] = DFFEAS(A1L397, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[12] is Q_Data_in[12] at LCFF_X17_Y4_N21
Q_Data_in[12] = DFFEAS(A1L326, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[11] is Q_PWM_accumulator[11] at LCFF_X17_Y4_N7
Q_PWM_accumulator[11] = DFFEAS(A1L394, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[11] is Q_Data_in[11] at LCFF_X17_Y4_N19
Q_Data_in[11] = DFFEAS(A1L324, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[10] is Q_PWM_accumulator[10] at LCFF_X17_Y4_N5
Q_PWM_accumulator[10] = DFFEAS(A1L391, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[10] is Q_Data_in[10] at LCFF_X17_Y4_N27
Q_Data_in[10] = DFFEAS(A1L322, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[9] is Q_PWM_accumulator[9] at LCFF_X17_Y4_N3
Q_PWM_accumulator[9] = DFFEAS(A1L388, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[9] is Q_Data_in[9] at LCFF_X17_Y4_N25
Q_Data_in[9] = DFFEAS(A1L320, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[8] is Q_PWM_accumulator[8] at LCFF_X17_Y4_N1
Q_PWM_accumulator[8] = DFFEAS(A1L385, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[8] is Q_Data_in[8] at LCFF_X17_Y4_N31
Q_Data_in[8] = DFFEAS(A1L318, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[7] is Q_PWM_accumulator[7] at LCFF_X17_Y5_N31
Q_PWM_accumulator[7] = DFFEAS(A1L382, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[7] is Q_Data_in[7] at LCFF_X17_Y5_N3
Q_Data_in[7] = DFFEAS(A1L316, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[6] is Q_PWM_accumulator[6] at LCFF_X17_Y5_N29
Q_PWM_accumulator[6] = DFFEAS(A1L379, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[6] is Q_Data_in[6] at LCFF_X17_Y5_N5
Q_Data_in[6] = DFFEAS(A1L314, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[5] is Q_PWM_accumulator[5] at LCFF_X17_Y5_N27
Q_PWM_accumulator[5] = DFFEAS(A1L376, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[5] is Q_Data_in[5] at LCFF_X17_Y5_N13
Q_Data_in[5] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[5],  ,  , VCC);


--Q_PWM_accumulator[4] is Q_PWM_accumulator[4] at LCFF_X17_Y5_N25
Q_PWM_accumulator[4] = DFFEAS(A1L373, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[4] is Q_Data_in[4] at LCFF_X17_Y5_N9
Q_Data_in[4] = DFFEAS(A1L311, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[3] is Q_PWM_accumulator[3] at LCFF_X17_Y5_N23
Q_PWM_accumulator[3] = DFFEAS(A1L370, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[3] is Q_Data_in[3] at LCFF_X17_Y5_N7
Q_Data_in[3] = DFFEAS(A1L309, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[2] is Q_PWM_accumulator[2] at LCFF_X17_Y5_N21
Q_PWM_accumulator[2] = DFFEAS(A1L367, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[2] is Q_Data_in[2] at LCFF_X17_Y5_N1
Q_Data_in[2] = DFFEAS(A1L307, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[1] is Q_PWM_accumulator[1] at LCFF_X17_Y5_N19
Q_PWM_accumulator[1] = DFFEAS(A1L364, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[1] is Q_Data_in[1] at LCFF_X17_Y5_N11
Q_Data_in[1] = DFFEAS(A1L305, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[0] is Q_PWM_accumulator[0] at LCFF_X17_Y5_N17
Q_PWM_accumulator[0] = DFFEAS(A1L361, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[0] is Q_Data_in[0] at LCFF_X17_Y5_N15
Q_Data_in[0] = DFFEAS(A1L303, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--A1L361 is Q_PWM_accumulator[0]~136 at LCCOMB_X17_Y5_N16
A1L361 = Q_PWM_accumulator[0] & (Q_Data_in[0] $ VCC) # !Q_PWM_accumulator[0] & Q_Data_in[0] & VCC;

--A1L362 is Q_PWM_accumulator[0]~137 at LCCOMB_X17_Y5_N16
A1L362 = CARRY(Q_PWM_accumulator[0] & Q_Data_in[0]);


--A1L364 is Q_PWM_accumulator[1]~138 at LCCOMB_X17_Y5_N18
A1L364 = Q_Data_in[1] & (Q_PWM_accumulator[1] & A1L362 & VCC # !Q_PWM_accumulator[1] & !A1L362) # !Q_Data_in[1] & (Q_PWM_accumulator[1] & !A1L362 # !Q_PWM_accumulator[1] & (A1L362 # GND));

--A1L365 is Q_PWM_accumulator[1]~139 at LCCOMB_X17_Y5_N18
A1L365 = CARRY(Q_Data_in[1] & !Q_PWM_accumulator[1] & !A1L362 # !Q_Data_in[1] & (!A1L362 # !Q_PWM_accumulator[1]));


--A1L367 is Q_PWM_accumulator[2]~140 at LCCOMB_X17_Y5_N20
A1L367 = (Q_PWM_accumulator[2] $ Q_Data_in[2] $ !A1L365) # GND;

--A1L368 is Q_PWM_accumulator[2]~141 at LCCOMB_X17_Y5_N20
A1L368 = CARRY(Q_PWM_accumulator[2] & (Q_Data_in[2] # !A1L365) # !Q_PWM_accumulator[2] & Q_Data_in[2] & !A1L365);


--A1L370 is Q_PWM_accumulator[3]~142 at LCCOMB_X17_Y5_N22
A1L370 = Q_Data_in[3] & (Q_PWM_accumulator[3] & A1L368 & VCC # !Q_PWM_accumulator[3] & !A1L368) # !Q_Data_in[3] & (Q_PWM_accumulator[3] & !A1L368 # !Q_PWM_accumulator[3] & (A1L368 # GND));

--A1L371 is Q_PWM_accumulator[3]~143 at LCCOMB_X17_Y5_N22
A1L371 = CARRY(Q_Data_in[3] & !Q_PWM_accumulator[3] & !A1L368 # !Q_Data_in[3] & (!A1L368 # !Q_PWM_accumulator[3]));


--A1L373 is Q_PWM_accumulator[4]~144 at LCCOMB_X17_Y5_N24
A1L373 = (Q_PWM_accumulator[4] $ Q_Data_in[4] $ !A1L371) # GND;

--A1L374 is Q_PWM_accumulator[4]~145 at LCCOMB_X17_Y5_N24
A1L374 = CARRY(Q_PWM_accumulator[4] & (Q_Data_in[4] # !A1L371) # !Q_PWM_accumulator[4] & Q_Data_in[4] & !A1L371);


--A1L376 is Q_PWM_accumulator[5]~146 at LCCOMB_X17_Y5_N26
A1L376 = Q_Data_in[5] & (Q_PWM_accumulator[5] & A1L374 & VCC # !Q_PWM_accumulator[5] & !A1L374) # !Q_Data_in[5] & (Q_PWM_accumulator[5] & !A1L374 # !Q_PWM_accumulator[5] & (A1L374 # GND));

--A1L377 is Q_PWM_accumulator[5]~147 at LCCOMB_X17_Y5_N26
A1L377 = CARRY(Q_Data_in[5] & !Q_PWM_accumulator[5] & !A1L374 # !Q_Data_in[5] & (!A1L374 # !Q_PWM_accumulator[5]));


--A1L379 is Q_PWM_accumulator[6]~148 at LCCOMB_X17_Y5_N28
A1L379 = (Q_PWM_accumulator[6] $ Q_Data_in[6] $ !A1L377) # GND;

--A1L380 is Q_PWM_accumulator[6]~149 at LCCOMB_X17_Y5_N28
A1L380 = CARRY(Q_PWM_accumulator[6] & (Q_Data_in[6] # !A1L377) # !Q_PWM_accumulator[6] & Q_Data_in[6] & !A1L377);


--A1L382 is Q_PWM_accumulator[7]~150 at LCCOMB_X17_Y5_N30
A1L382 = Q_PWM_accumulator[7] & (Q_Data_in[7] & A1L380 & VCC # !Q_Data_in[7] & !A1L380) # !Q_PWM_accumulator[7] & (Q_Data_in[7] & !A1L380 # !Q_Data_in[7] & (A1L380 # GND));

--A1L383 is Q_PWM_accumulator[7]~151 at LCCOMB_X17_Y5_N30
A1L383 = CARRY(Q_PWM_accumulator[7] & !Q_Data_in[7] & !A1L380 # !Q_PWM_accumulator[7] & (!A1L380 # !Q_Data_in[7]));


--A1L385 is Q_PWM_accumulator[8]~152 at LCCOMB_X17_Y4_N0
A1L385 = (Q_Data_in[8] $ Q_PWM_accumulator[8] $ !A1L383) # GND;

--A1L386 is Q_PWM_accumulator[8]~153 at LCCOMB_X17_Y4_N0
A1L386 = CARRY(Q_Data_in[8] & (Q_PWM_accumulator[8] # !A1L383) # !Q_Data_in[8] & Q_PWM_accumulator[8] & !A1L383);


--A1L388 is Q_PWM_accumulator[9]~154 at LCCOMB_X17_Y4_N2
A1L388 = Q_Data_in[9] & (Q_PWM_accumulator[9] & A1L386 & VCC # !Q_PWM_accumulator[9] & !A1L386) # !Q_Data_in[9] & (Q_PWM_accumulator[9] & !A1L386 # !Q_PWM_accumulator[9] & (A1L386 # GND));

--A1L389 is Q_PWM_accumulator[9]~155 at LCCOMB_X17_Y4_N2
A1L389 = CARRY(Q_Data_in[9] & !Q_PWM_accumulator[9] & !A1L386 # !Q_Data_in[9] & (!A1L386 # !Q_PWM_accumulator[9]));


--A1L391 is Q_PWM_accumulator[10]~156 at LCCOMB_X17_Y4_N4
A1L391 = (Q_PWM_accumulator[10] $ Q_Data_in[10] $ !A1L389) # GND;

--A1L392 is Q_PWM_accumulator[10]~157 at LCCOMB_X17_Y4_N4
A1L392 = CARRY(Q_PWM_accumulator[10] & (Q_Data_in[10] # !A1L389) # !Q_PWM_accumulator[10] & Q_Data_in[10] & !A1L389);


--A1L394 is Q_PWM_accumulator[11]~158 at LCCOMB_X17_Y4_N6
A1L394 = Q_PWM_accumulator[11] & (Q_Data_in[11] & A1L392 & VCC # !Q_Data_in[11] & !A1L392) # !Q_PWM_accumulator[11] & (Q_Data_in[11] & !A1L392 # !Q_Data_in[11] & (A1L392 # GND));

--A1L395 is Q_PWM_accumulator[11]~159 at LCCOMB_X17_Y4_N6
A1L395 = CARRY(Q_PWM_accumulator[11] & !Q_Data_in[11] & !A1L392 # !Q_PWM_accumulator[11] & (!A1L392 # !Q_Data_in[11]));


--A1L397 is Q_PWM_accumulator[12]~160 at LCCOMB_X17_Y4_N8
A1L397 = (Q_Data_in[12] $ Q_PWM_accumulator[12] $ !A1L395) # GND;

--A1L398 is Q_PWM_accumulator[12]~161 at LCCOMB_X17_Y4_N8
A1L398 = CARRY(Q_Data_in[12] & (Q_PWM_accumulator[12] # !A1L395) # !Q_Data_in[12] & Q_PWM_accumulator[12] & !A1L395);


--A1L400 is Q_PWM_accumulator[13]~162 at LCCOMB_X17_Y4_N10
A1L400 = Q_PWM_accumulator[13] & (Q_Data_in[13] & A1L398 & VCC # !Q_Data_in[13] & !A1L398) # !Q_PWM_accumulator[13] & (Q_Data_in[13] & !A1L398 # !Q_Data_in[13] & (A1L398 # GND));

--A1L401 is Q_PWM_accumulator[13]~163 at LCCOMB_X17_Y4_N10
A1L401 = CARRY(Q_PWM_accumulator[13] & !Q_Data_in[13] & !A1L398 # !Q_PWM_accumulator[13] & (!A1L398 # !Q_Data_in[13]));


--A1L403 is Q_PWM_accumulator[14]~164 at LCCOMB_X17_Y4_N12
A1L403 = (Q_PWM_accumulator[14] $ Q_Data_in[14] $ !A1L401) # GND;

--A1L404 is Q_PWM_accumulator[14]~165 at LCCOMB_X17_Y4_N12
A1L404 = CARRY(Q_PWM_accumulator[14] & (Q_Data_in[14] # !A1L401) # !Q_PWM_accumulator[14] & Q_Data_in[14] & !A1L401);


--A1L406 is Q_PWM_accumulator[15]~166 at LCCOMB_X17_Y4_N14
A1L406 = Q_Data_in[15] & (Q_PWM_accumulator[15] & A1L404 & VCC # !Q_PWM_accumulator[15] & !A1L404) # !Q_Data_in[15] & (Q_PWM_accumulator[15] & !A1L404 # !Q_PWM_accumulator[15] & (A1L404 # GND));

--A1L407 is Q_PWM_accumulator[15]~167 at LCCOMB_X17_Y4_N14
A1L407 = CARRY(Q_Data_in[15] & !Q_PWM_accumulator[15] & !A1L404 # !Q_Data_in[15] & (!A1L404 # !Q_PWM_accumulator[15]));


--A1L409 is Q_PWM_accumulator[16]~168 at LCCOMB_X17_Y4_N16
A1L409 = !A1L407;


--B1_local_left_sample[5] is I2SAudioOut:I2SAO|local_left_sample[5] at LCFF_X12_Y8_N11
B1_local_left_sample[5] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[5],  ,  , VCC);


--B1_bit_count[0] is I2SAudioOut:I2SAO|bit_count[0] at LCFF_X12_Y8_N17
B1_bit_count[0] = DFFEAS(B1L37, !GLOBAL(LB1L33),  ,  , B1L91,  ,  ,  ,  );


--B1_local_left_sample[6] is I2SAudioOut:I2SAO|local_left_sample[6] at LCFF_X12_Y8_N1
B1_local_left_sample[6] = DFFEAS(B1L53, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_bit_count[1] is I2SAudioOut:I2SAO|bit_count[1] at LCFF_X12_Y8_N13
B1_bit_count[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L91, B1L32,  ,  , VCC);


--B1_local_left_sample[4] is I2SAudioOut:I2SAO|local_left_sample[4] at LCFF_X12_Y8_N29
B1_local_left_sample[4] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[4],  ,  , VCC);


--B1L1 is I2SAudioOut:I2SAO|Mux~112 at LCCOMB_X12_Y8_N28
B1L1 = B1_bit_count[0] & (B1_bit_count[1]) # !B1_bit_count[0] & (B1_bit_count[1] & B1_local_left_sample[6] # !B1_bit_count[1] & (B1_local_left_sample[4]));


--B1_local_left_sample[7] is I2SAudioOut:I2SAO|local_left_sample[7] at LCFF_X12_Y8_N25
B1_local_left_sample[7] = DFFEAS(B1L55, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1L2 is I2SAudioOut:I2SAO|Mux~113 at LCCOMB_X12_Y8_N10
B1L2 = B1_bit_count[0] & (B1L1 & B1_local_left_sample[7] # !B1L1 & (B1_local_left_sample[5])) # !B1_bit_count[0] & (B1L1);


--B1_bit_count[2] is I2SAudioOut:I2SAO|bit_count[2] at LCFF_X13_Y8_N25
B1_bit_count[2] = DFFEAS(B1L40, !GLOBAL(LB1L33),  ,  , B1L91,  ,  ,  ,  );


--B1_local_left_sample[10] is I2SAudioOut:I2SAO|local_left_sample[10] at LCFF_X14_Y8_N9
B1_local_left_sample[10] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[10],  ,  , VCC);


--B1_local_left_sample[9] is I2SAudioOut:I2SAO|local_left_sample[9] at LCFF_X12_Y8_N27
B1_local_left_sample[9] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[9],  ,  , VCC);


--B1_local_left_sample[8] is I2SAudioOut:I2SAO|local_left_sample[8] at LCFF_X12_Y8_N15
B1_local_left_sample[8] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[8],  ,  , VCC);


--B1L3 is I2SAudioOut:I2SAO|Mux~114 at LCCOMB_X12_Y8_N14
B1L3 = B1_bit_count[1] & (B1_bit_count[0]) # !B1_bit_count[1] & (B1_bit_count[0] & B1_local_left_sample[9] # !B1_bit_count[0] & (B1_local_left_sample[8]));


--B1_local_left_sample[11] is I2SAudioOut:I2SAO|local_left_sample[11] at LCFF_X13_Y8_N9
B1_local_left_sample[11] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[11],  ,  , VCC);


--B1L4 is I2SAudioOut:I2SAO|Mux~115 at LCCOMB_X13_Y8_N8
B1L4 = B1_bit_count[1] & (B1L3 & (B1_local_left_sample[11]) # !B1L3 & B1_local_left_sample[10]) # !B1_bit_count[1] & (B1L3);


--B1_bit_count[3] is I2SAudioOut:I2SAO|bit_count[3] at LCFF_X13_Y8_N19
B1_bit_count[3] = DFFEAS(B1L42, !GLOBAL(LB1L33),  ,  , B1L91,  ,  ,  ,  );


--B1_local_left_sample[1] is I2SAudioOut:I2SAO|local_left_sample[1] at LCFF_X12_Y8_N31
B1_local_left_sample[1] = DFFEAS(B1L47, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_left_sample[2] is I2SAudioOut:I2SAO|local_left_sample[2] at LCFF_X12_Y8_N7
B1_local_left_sample[2] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[2],  ,  , VCC);


--B1_local_left_sample[0] is I2SAudioOut:I2SAO|local_left_sample[0] at LCFF_X12_Y8_N5
B1_local_left_sample[0] = DFFEAS(B1L45, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1L5 is I2SAudioOut:I2SAO|Mux~116 at LCCOMB_X12_Y8_N6
B1L5 = B1_bit_count[0] & (B1_bit_count[1]) # !B1_bit_count[0] & (B1_bit_count[1] & (B1_local_left_sample[2]) # !B1_bit_count[1] & B1_local_left_sample[0]);


--B1_local_left_sample[3] is I2SAudioOut:I2SAO|local_left_sample[3] at LCFF_X12_Y8_N23
B1_local_left_sample[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[3],  ,  , VCC);


--B1L6 is I2SAudioOut:I2SAO|Mux~117 at LCCOMB_X12_Y8_N22
B1L6 = B1_bit_count[0] & (B1L5 & (B1_local_left_sample[3]) # !B1L5 & B1_local_left_sample[1]) # !B1_bit_count[0] & (B1L5);


--B1L7 is I2SAudioOut:I2SAO|Mux~118 at LCCOMB_X13_Y8_N0
B1L7 = B1_bit_count[2] & B1_bit_count[3] # !B1_bit_count[2] & (B1_bit_count[3] & B1L4 # !B1_bit_count[3] & (B1L6));


--B1_local_left_sample[14] is I2SAudioOut:I2SAO|local_left_sample[14] at LCFF_X13_Y8_N5
B1_local_left_sample[14] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[14],  ,  , VCC);


--B1_local_left_sample[13] is I2SAudioOut:I2SAO|local_left_sample[13] at LCFF_X14_Y8_N1
B1_local_left_sample[13] = DFFEAS(B1L62, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_left_sample[12] is I2SAudioOut:I2SAO|local_left_sample[12] at LCFF_X13_Y8_N31
B1_local_left_sample[12] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[12],  ,  , VCC);


--B1L8 is I2SAudioOut:I2SAO|Mux~119 at LCCOMB_X13_Y8_N30
B1L8 = B1_bit_count[1] & (B1_bit_count[0]) # !B1_bit_count[1] & (B1_bit_count[0] & B1_local_left_sample[13] # !B1_bit_count[0] & (B1_local_left_sample[12]));


--B1_local_left_sample[15] is I2SAudioOut:I2SAO|local_left_sample[15] at LCFF_X14_Y8_N13
B1_local_left_sample[15] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[15],  ,  , VCC);


--B1L9 is I2SAudioOut:I2SAO|Mux~120 at LCCOMB_X13_Y8_N4
B1L9 = B1_bit_count[1] & (B1L8 & B1_local_left_sample[15] # !B1L8 & (B1_local_left_sample[14])) # !B1_bit_count[1] & (B1L8);


--B1L10 is I2SAudioOut:I2SAO|Mux~121 at LCCOMB_X13_Y8_N16
B1L10 = B1_bit_count[2] & (B1L7 & (B1L9) # !B1L7 & B1L2) # !B1_bit_count[2] & (B1L7);


--B1_local_right_sample[10] is I2SAudioOut:I2SAO|local_right_sample[10] at LCFF_X14_Y8_N27
B1_local_right_sample[10] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[10],  ,  , VCC);


--B1_local_right_sample[6] is I2SAudioOut:I2SAO|local_right_sample[6] at LCFF_X14_Y8_N17
B1_local_right_sample[6] = DFFEAS(B1L75, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_right_sample[2] is I2SAudioOut:I2SAO|local_right_sample[2] at LCFF_X14_Y8_N25
B1_local_right_sample[2] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[2],  ,  , VCC);


--B1L11 is I2SAudioOut:I2SAO|Mux~122 at LCCOMB_X14_Y8_N24
B1L11 = B1_bit_count[3] & (B1_bit_count[2]) # !B1_bit_count[3] & (B1_bit_count[2] & B1_local_right_sample[6] # !B1_bit_count[2] & (B1_local_right_sample[2]));


--B1_local_right_sample[14] is I2SAudioOut:I2SAO|local_right_sample[14] at LCFF_X13_Y8_N15
B1_local_right_sample[14] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[14],  ,  , VCC);


--B1L12 is I2SAudioOut:I2SAO|Mux~123 at LCCOMB_X13_Y8_N14
B1L12 = B1_bit_count[3] & (B1L11 & (B1_local_right_sample[14]) # !B1L11 & B1_local_right_sample[10]) # !B1_bit_count[3] & (B1L11);


--B1_local_right_sample[5] is I2SAudioOut:I2SAO|local_right_sample[5] at LCFF_X14_Y8_N19
B1_local_right_sample[5] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[5],  ,  , VCC);


--B1_local_right_sample[9] is I2SAudioOut:I2SAO|local_right_sample[9] at LCFF_X14_Y8_N7
B1_local_right_sample[9] = DFFEAS(B1L80, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_right_sample[1] is I2SAudioOut:I2SAO|local_right_sample[1] at LCFF_X13_Y8_N13
B1_local_right_sample[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[1],  ,  , VCC);


--B1L13 is I2SAudioOut:I2SAO|Mux~124 at LCCOMB_X13_Y8_N12
B1L13 = B1_bit_count[3] & (B1_local_right_sample[9] # B1_bit_count[2]) # !B1_bit_count[3] & (B1_local_right_sample[1] & !B1_bit_count[2]);


--B1_local_right_sample[13] is I2SAudioOut:I2SAO|local_right_sample[13] at LCFF_X13_Y8_N3
B1_local_right_sample[13] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[13],  ,  , VCC);


--B1L14 is I2SAudioOut:I2SAO|Mux~125 at LCCOMB_X13_Y8_N2
B1L14 = B1_bit_count[2] & (B1L13 & (B1_local_right_sample[13]) # !B1L13 & B1_local_right_sample[5]) # !B1_bit_count[2] & (B1L13);


--B1_local_right_sample[8] is I2SAudioOut:I2SAO|local_right_sample[8] at LCFF_X13_Y8_N21
B1_local_right_sample[8] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[8],  ,  , VCC);


--B1_local_right_sample[4] is I2SAudioOut:I2SAO|local_right_sample[4] at LCFF_X13_Y8_N29
B1_local_right_sample[4] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[4],  ,  , VCC);


--B1_local_right_sample[0] is I2SAudioOut:I2SAO|local_right_sample[0] at LCFF_X14_Y8_N31
B1_local_right_sample[0] = DFFEAS(B1L68, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1L15 is I2SAudioOut:I2SAO|Mux~126 at LCCOMB_X13_Y8_N28
B1L15 = B1_bit_count[2] & (B1_bit_count[3] # B1_local_right_sample[4]) # !B1_bit_count[2] & !B1_bit_count[3] & (B1_local_right_sample[0]);


--B1_local_right_sample[12] is I2SAudioOut:I2SAO|local_right_sample[12] at LCFF_X14_Y8_N5
B1_local_right_sample[12] = DFFEAS(B1L85, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1L16 is I2SAudioOut:I2SAO|Mux~127 at LCCOMB_X13_Y8_N20
B1L16 = B1_bit_count[3] & (B1L15 & B1_local_right_sample[12] # !B1L15 & (B1_local_right_sample[8])) # !B1_bit_count[3] & (B1L15);


--B1L17 is I2SAudioOut:I2SAO|Mux~128 at LCCOMB_X13_Y8_N10
B1L17 = B1_bit_count[1] & B1_bit_count[0] # !B1_bit_count[1] & (B1_bit_count[0] & (B1L14) # !B1_bit_count[0] & B1L16);


--B1_local_right_sample[11] is I2SAudioOut:I2SAO|local_right_sample[11] at LCFF_X14_Y8_N21
B1_local_right_sample[11] = DFFEAS(B1L83, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_right_sample[7] is I2SAudioOut:I2SAO|local_right_sample[7] at LCFF_X14_Y8_N11
B1_local_right_sample[7] = DFFEAS(B1L77, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_right_sample[3] is I2SAudioOut:I2SAO|local_right_sample[3] at LCFF_X14_Y8_N3
B1_local_right_sample[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[3],  ,  , VCC);


--B1L18 is I2SAudioOut:I2SAO|Mux~129 at LCCOMB_X14_Y8_N2
B1L18 = B1_bit_count[2] & (B1_local_right_sample[7] # B1_bit_count[3]) # !B1_bit_count[2] & (B1_local_right_sample[3] & !B1_bit_count[3]);


--B1_local_right_sample[15] is I2SAudioOut:I2SAO|local_right_sample[15] at LCFF_X14_Y8_N15
B1_local_right_sample[15] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[15],  ,  , VCC);


--B1L19 is I2SAudioOut:I2SAO|Mux~130 at LCCOMB_X14_Y8_N14
B1L19 = B1_bit_count[3] & (B1L18 & (B1_local_right_sample[15]) # !B1L18 & B1_local_right_sample[11]) # !B1_bit_count[3] & (B1L18);


--B1L20 is I2SAudioOut:I2SAO|Mux~131 at LCCOMB_X13_Y8_N6
B1L20 = B1_bit_count[1] & (B1L17 & (B1L19) # !B1L17 & B1L12) # !B1_bit_count[1] & (B1L17);


--B1_TLV_state.010 is I2SAudioOut:I2SAO|TLV_state.010 at LCFF_X13_Y7_N5
B1_TLV_state.010 = DFFEAS(B1L22, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L21 is I2SAudioOut:I2SAO|Select~167 at LCCOMB_X13_Y8_N22
B1L21 = B1_TLV_state.010 & B1L10 # !B1_TLV_state.010 & (B1L20);


--B1_TLV_state.100 is I2SAudioOut:I2SAO|TLV_state.100 at LCFF_X13_Y7_N27
B1_TLV_state.100 = DFFEAS(B1L23, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L91 is I2SAudioOut:I2SAO|reduce_or~12 at LCCOMB_X13_Y7_N24
B1L91 = B1_TLV_state.010 # B1_TLV_state.100;


--Rx_control_1[0] is Rx_control_1[0] at LCFF_X27_Y7_N27
Rx_control_1[0] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00101, S1_q_a[8],  ,  , VCC);


--Rx_control_1[1] is Rx_control_1[1] at LCFF_X27_Y7_N3
Rx_control_1[1] = DFFEAS(A1L478, !BCLK,  ,  , state_PWM.00101,  ,  ,  ,  );


--A1L863 is rtl~1 at LCCOMB_X27_Y7_N0
A1L863 = !Rx_control_1[1] & Rx_control_1[0];


--Rx_control_0[7] is Rx_control_0[7] at LCFF_X18_Y6_N31
Rx_control_0[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L474, S1_q_a[7],  ,  , VCC);


--Rx_control_0[6] is Rx_control_0[6] at LCFF_X18_Y6_N7
Rx_control_0[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L474, S1_q_a[6],  ,  , VCC);


--Rx_control_0[5] is Rx_control_0[5] at LCFF_X18_Y6_N23
Rx_control_0[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L474, S1_q_a[5],  ,  , VCC);


--Rx_control_0[4] is Rx_control_0[4] at LCFF_X18_Y6_N29
Rx_control_0[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L474, S1_q_a[4],  ,  , VCC);


--A1L872 is rtl~359 at LCCOMB_X18_Y6_N30
A1L872 = !Rx_control_0[6] & !Rx_control_0[5] & !Rx_control_0[7] & !Rx_control_0[4];


--Rx_control_0[3] is Rx_control_0[3] at LCFF_X18_Y6_N21
Rx_control_0[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L474, S1_q_a[3],  ,  , VCC);


--Rx_control_0[2] is Rx_control_0[2] at LCFF_X18_Y6_N1
Rx_control_0[2] = DFFEAS(A1L468, !BCLK,  ,  , A1L474,  ,  ,  ,  );


--Rx_control_0[1] is Rx_control_0[1] at LCFF_X18_Y6_N11
Rx_control_0[1] = DFFEAS(A1L466, !BCLK,  ,  , A1L474,  ,  ,  ,  );


--A1L864 is rtl~2 at LCCOMB_X18_Y6_N20
A1L864 = !Rx_control_0[1] & !Rx_control_0[2] & !Rx_control_0[3] & A1L872;


--A1L865 is rtl~3 at LCCOMB_X27_Y7_N16
A1L865 = Rx_control_1[1] & !Rx_control_1[0];


--A1L521 is Select~5643 at LCCOMB_X1_Y6_N2
A1L521 = state_FX.001 # !state_FX.000 & !FX2_flags[0];


--syncd_write_used[10] is syncd_write_used[10] at LCFF_X14_Y10_N23
syncd_write_used[10] = DFFEAS(A1L1020, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--A1L522 is Select~5644 at LCCOMB_X1_Y6_N26
A1L522 = FX2_flags[2] & syncd_write_used[10] & (state_FX.010) # !FX2_flags[2] & (state_FX.011 # syncd_write_used[10] & state_FX.010);


--A1L523 is Select~5645 at LCCOMB_X1_Y6_N30
A1L523 = FX2_flags[2] & !state_FX.011 & (syncd_write_used[10] # !state_FX.010) # !FX2_flags[2] & (syncd_write_used[10] # !state_FX.010);


--A1L913 is state_FX~33 at LCCOMB_X1_Y6_N16
A1L913 = !state_FX.000 & FX2_flags[0];


--K1_power_modified_counter_values[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] at LCFF_X19_Y5_N27
K1_power_modified_counter_values[11] = DFFEAS(K1_countera11, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--fifo_enable is fifo_enable at LCFF_X19_Y5_N29
fifo_enable = DFFEAS(A1L528, !BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[6] at LCFF_X24_Y4_N1
T1_dffe6a[6] = DFFEAS(T1L11, BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[11] at LCFF_X24_Y4_N7
T1_dffe6a[11] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[11],  ,  , VCC);


--H1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~77 at LCCOMB_X24_Y4_N6
H1L27 = H1_rdptr_g[11] & T1_dffe6a[11] & (T1_dffe6a[6] $ !H1_rdptr_g[6]) # !H1_rdptr_g[11] & !T1_dffe6a[11] & (T1_dffe6a[6] $ !H1_rdptr_g[6]);


--T1_dffe6a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[9] at LCFF_X20_Y4_N1
T1_dffe6a[9] = DFFEAS(T1L15, BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[5] at LCFF_X20_Y4_N19
T1_dffe6a[5] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[5],  ,  , VCC);


--H1L28 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~78 at LCCOMB_X20_Y4_N18
H1L28 = H1_rdptr_g[9] & T1_dffe6a[9] & (H1_rdptr_g[5] $ !T1_dffe6a[5]) # !H1_rdptr_g[9] & !T1_dffe6a[9] & (H1_rdptr_g[5] $ !T1_dffe6a[5]);


--T1_dffe6a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[7] at LCFF_X19_Y4_N9
T1_dffe6a[7] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[7],  ,  , VCC);


--T1_dffe6a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[1] at LCFF_X19_Y4_N23
T1_dffe6a[1] = DFFEAS(T1L4, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~79 at LCCOMB_X19_Y4_N8
H1L29 = H1_rdptr_g[7] & T1_dffe6a[7] & (H1_rdptr_g[1] $ !T1_dffe6a[1]) # !H1_rdptr_g[7] & !T1_dffe6a[7] & (H1_rdptr_g[1] $ !T1_dffe6a[1]);


--T1_dffe6a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[3] at LCFF_X20_Y4_N9
T1_dffe6a[3] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[3],  ,  , VCC);


--T1_dffe6a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[4] at LCFF_X20_Y4_N23
T1_dffe6a[4] = DFFEAS(T1L8, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L30 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~80 at LCCOMB_X20_Y4_N8
H1L30 = H1_rdptr_g[4] & T1_dffe6a[4] & (H1_rdptr_g[3] $ !T1_dffe6a[3]) # !H1_rdptr_g[4] & !T1_dffe6a[4] & (H1_rdptr_g[3] $ !T1_dffe6a[3]);


--H1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~81 at LCCOMB_X20_Y4_N20
H1L31 = H1L29 & H1L30 & H1L27 & H1L28;


--T1_dffe6a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[0] at LCFF_X24_Y4_N29
T1_dffe6a[0] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[0],  ,  , VCC);


--T1_dffe6a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[10] at LCFF_X19_Y4_N25
T1_dffe6a[10] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[10],  ,  , VCC);


--H1L32 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~82 at LCCOMB_X19_Y4_N24
H1L32 = H1_rdptr_g[10] & T1_dffe6a[10] & (T1_dffe6a[0] $ !H1_rdptr_g[0]) # !H1_rdptr_g[10] & !T1_dffe6a[10] & (T1_dffe6a[0] $ !H1_rdptr_g[0]);


--T1_dffe6a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[8] at LCFF_X21_Y6_N21
T1_dffe6a[8] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[8],  ,  , VCC);


--T1_dffe6a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[2] at LCFF_X21_Y4_N1
T1_dffe6a[2] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[2],  ,  , VCC);


--H1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~83 at LCCOMB_X21_Y4_N0
H1L33 = H1_rdptr_g[2] & T1_dffe6a[2] & (T1_dffe6a[8] $ !H1_rdptr_g[8]) # !H1_rdptr_g[2] & !T1_dffe6a[2] & (T1_dffe6a[8] $ !H1_rdptr_g[8]);


--H1_valid_rdreq is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|valid_rdreq at LCCOMB_X19_Y5_N0
H1_valid_rdreq = fifo_enable & (!H1L31 # !H1L32 # !H1L33);


--K1_power_modified_counter_values[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6] at LCFF_X19_Y5_N17
K1_power_modified_counter_values[6] = DFFEAS(K1_countera6, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5] at LCFF_X19_Y5_N15
K1_power_modified_counter_values[5] = DFFEAS(K1_countera5, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9] at LCFF_X19_Y5_N23
K1_power_modified_counter_values[9] = DFFEAS(K1_countera9, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1] at LCFF_X19_Y5_N7
K1_power_modified_counter_values[1] = DFFEAS(K1_countera1, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7] at LCFF_X19_Y5_N19
K1_power_modified_counter_values[7] = DFFEAS(K1_countera7, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4] at LCFF_X19_Y5_N13
K1_power_modified_counter_values[4] = DFFEAS(K1_countera4, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3] at LCFF_X19_Y5_N11
K1_power_modified_counter_values[3] = DFFEAS(K1_countera3, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] at LCFF_X19_Y5_N25
K1_power_modified_counter_values[10] = DFFEAS(K1_countera10, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0] at LCFF_X19_Y5_N5
K1_power_modified_counter_values[0] = DFFEAS(K1_countera0, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2] at LCFF_X19_Y5_N9
K1_power_modified_counter_values[2] = DFFEAS(K1_countera2, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8] at LCFF_X19_Y5_N21
K1_power_modified_counter_values[8] = DFFEAS(K1_countera8, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--state_PWM.00001 is state_PWM.00001 at LCFF_X20_Y6_N25
state_PWM.00001 = DFFEAS(A1L932, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[10] is synced_Rx_used[10] at LCFF_X20_Y6_N1
synced_Rx_used[10] = DFFEAS(A1L1053, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[11] is synced_Rx_used[11] at LCFF_X19_Y7_N1
synced_Rx_used[11] = DFFEAS(A1L1057, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L524 is Select~5646 at LCCOMB_X19_Y7_N24
A1L524 = !synced_Rx_used[10] & !synced_Rx_used[11];


--S1_q_a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7] at M4K_X11_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[7]_PORT_A_data_in = VCC;
S1_q_a[7]_PORT_A_data_in_reg = DFFE(S1_q_a[7]_PORT_A_data_in, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_data_in = Rx_register[7];
S1_q_a[7]_PORT_B_data_in_reg = DFFE(S1_q_a[7]_PORT_B_data_in, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[7]_PORT_A_address_reg = DFFE(S1_q_a[7]_PORT_A_address, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[7]_PORT_B_address_reg = DFFE(S1_q_a[7]_PORT_B_address, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_PORT_A_write_enable = GND;
S1_q_a[7]_PORT_A_write_enable_reg = DFFE(S1_q_a[7]_PORT_A_write_enable, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_write_enable = H1L57;
S1_q_a[7]_PORT_B_write_enable_reg = DFFE(S1_q_a[7]_PORT_B_write_enable, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_clock_0 = BCLK;
S1_q_a[7]_clock_1 = GLOBAL(A1L84);
S1_q_a[7]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[7]_PORT_A_data_out = MEMORY(S1_q_a[7]_PORT_A_data_in_reg, S1_q_a[7]_PORT_B_data_in_reg, S1_q_a[7]_PORT_A_address_reg, S1_q_a[7]_PORT_B_address_reg, S1_q_a[7]_PORT_A_write_enable_reg, S1_q_a[7]_PORT_B_write_enable_reg, , , S1_q_a[7]_clock_0, S1_q_a[7]_clock_1, S1_q_a[7]_clock_enable_0, , , );
S1_q_a[7]_PORT_A_data_out_reg = DFFE(S1_q_a[7]_PORT_A_data_out, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7] = S1_q_a[7]_PORT_A_data_out_reg[0];


--S1_q_a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6] at M4K_X11_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[6]_PORT_A_data_in = VCC;
S1_q_a[6]_PORT_A_data_in_reg = DFFE(S1_q_a[6]_PORT_A_data_in, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_data_in = Rx_register[6];
S1_q_a[6]_PORT_B_data_in_reg = DFFE(S1_q_a[6]_PORT_B_data_in, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[6]_PORT_A_address_reg = DFFE(S1_q_a[6]_PORT_A_address, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[6]_PORT_B_address_reg = DFFE(S1_q_a[6]_PORT_B_address, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_PORT_A_write_enable = GND;
S1_q_a[6]_PORT_A_write_enable_reg = DFFE(S1_q_a[6]_PORT_A_write_enable, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_write_enable = H1L57;
S1_q_a[6]_PORT_B_write_enable_reg = DFFE(S1_q_a[6]_PORT_B_write_enable, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_clock_0 = BCLK;
S1_q_a[6]_clock_1 = GLOBAL(A1L84);
S1_q_a[6]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[6]_PORT_A_data_out = MEMORY(S1_q_a[6]_PORT_A_data_in_reg, S1_q_a[6]_PORT_B_data_in_reg, S1_q_a[6]_PORT_A_address_reg, S1_q_a[6]_PORT_B_address_reg, S1_q_a[6]_PORT_A_write_enable_reg, S1_q_a[6]_PORT_B_write_enable_reg, , , S1_q_a[6]_clock_0, S1_q_a[6]_clock_1, S1_q_a[6]_clock_enable_0, , , );
S1_q_a[6]_PORT_A_data_out_reg = DFFE(S1_q_a[6]_PORT_A_data_out, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6] = S1_q_a[6]_PORT_A_data_out_reg[0];


--S1_q_a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5] at M4K_X11_Y3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[5]_PORT_A_data_in = VCC;
S1_q_a[5]_PORT_A_data_in_reg = DFFE(S1_q_a[5]_PORT_A_data_in, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_data_in = Rx_register[5];
S1_q_a[5]_PORT_B_data_in_reg = DFFE(S1_q_a[5]_PORT_B_data_in, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[5]_PORT_A_address_reg = DFFE(S1_q_a[5]_PORT_A_address, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[5]_PORT_B_address_reg = DFFE(S1_q_a[5]_PORT_B_address, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_PORT_A_write_enable = GND;
S1_q_a[5]_PORT_A_write_enable_reg = DFFE(S1_q_a[5]_PORT_A_write_enable, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_write_enable = H1L57;
S1_q_a[5]_PORT_B_write_enable_reg = DFFE(S1_q_a[5]_PORT_B_write_enable, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_clock_0 = BCLK;
S1_q_a[5]_clock_1 = GLOBAL(A1L84);
S1_q_a[5]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[5]_PORT_A_data_out = MEMORY(S1_q_a[5]_PORT_A_data_in_reg, S1_q_a[5]_PORT_B_data_in_reg, S1_q_a[5]_PORT_A_address_reg, S1_q_a[5]_PORT_B_address_reg, S1_q_a[5]_PORT_A_write_enable_reg, S1_q_a[5]_PORT_B_write_enable_reg, , , S1_q_a[5]_clock_0, S1_q_a[5]_clock_1, S1_q_a[5]_clock_enable_0, , , );
S1_q_a[5]_PORT_A_data_out_reg = DFFE(S1_q_a[5]_PORT_A_data_out, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5] = S1_q_a[5]_PORT_A_data_out_reg[0];


--S1_q_a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4] at M4K_X11_Y2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[4]_PORT_A_data_in = VCC;
S1_q_a[4]_PORT_A_data_in_reg = DFFE(S1_q_a[4]_PORT_A_data_in, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_data_in = Rx_register[4];
S1_q_a[4]_PORT_B_data_in_reg = DFFE(S1_q_a[4]_PORT_B_data_in, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[4]_PORT_A_address_reg = DFFE(S1_q_a[4]_PORT_A_address, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[4]_PORT_B_address_reg = DFFE(S1_q_a[4]_PORT_B_address, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_PORT_A_write_enable = GND;
S1_q_a[4]_PORT_A_write_enable_reg = DFFE(S1_q_a[4]_PORT_A_write_enable, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_write_enable = H1L57;
S1_q_a[4]_PORT_B_write_enable_reg = DFFE(S1_q_a[4]_PORT_B_write_enable, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_clock_0 = BCLK;
S1_q_a[4]_clock_1 = GLOBAL(A1L84);
S1_q_a[4]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[4]_PORT_A_data_out = MEMORY(S1_q_a[4]_PORT_A_data_in_reg, S1_q_a[4]_PORT_B_data_in_reg, S1_q_a[4]_PORT_A_address_reg, S1_q_a[4]_PORT_B_address_reg, S1_q_a[4]_PORT_A_write_enable_reg, S1_q_a[4]_PORT_B_write_enable_reg, , , S1_q_a[4]_clock_0, S1_q_a[4]_clock_1, S1_q_a[4]_clock_enable_0, , , );
S1_q_a[4]_PORT_A_data_out_reg = DFFE(S1_q_a[4]_PORT_A_data_out, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4] = S1_q_a[4]_PORT_A_data_out_reg[0];


--A1L873 is rtl~360 at LCCOMB_X18_Y6_N8
A1L873 = S1_q_a[7] # !S1_q_a[6] # !S1_q_a[4] # !S1_q_a[5];


--S1_q_a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3] at M4K_X11_Y5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[3]_PORT_A_data_in = VCC;
S1_q_a[3]_PORT_A_data_in_reg = DFFE(S1_q_a[3]_PORT_A_data_in, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_data_in = Rx_register[3];
S1_q_a[3]_PORT_B_data_in_reg = DFFE(S1_q_a[3]_PORT_B_data_in, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[3]_PORT_A_address_reg = DFFE(S1_q_a[3]_PORT_A_address, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[3]_PORT_B_address_reg = DFFE(S1_q_a[3]_PORT_B_address, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_PORT_A_write_enable = GND;
S1_q_a[3]_PORT_A_write_enable_reg = DFFE(S1_q_a[3]_PORT_A_write_enable, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_write_enable = H1L57;
S1_q_a[3]_PORT_B_write_enable_reg = DFFE(S1_q_a[3]_PORT_B_write_enable, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_clock_0 = BCLK;
S1_q_a[3]_clock_1 = GLOBAL(A1L84);
S1_q_a[3]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[3]_PORT_A_data_out = MEMORY(S1_q_a[3]_PORT_A_data_in_reg, S1_q_a[3]_PORT_B_data_in_reg, S1_q_a[3]_PORT_A_address_reg, S1_q_a[3]_PORT_B_address_reg, S1_q_a[3]_PORT_A_write_enable_reg, S1_q_a[3]_PORT_B_write_enable_reg, , , S1_q_a[3]_clock_0, S1_q_a[3]_clock_1, S1_q_a[3]_clock_enable_0, , , );
S1_q_a[3]_PORT_A_data_out_reg = DFFE(S1_q_a[3]_PORT_A_data_out, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3] = S1_q_a[3]_PORT_A_data_out_reg[0];


--S1_q_a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2] at M4K_X23_Y4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[2]_PORT_A_data_in = VCC;
S1_q_a[2]_PORT_A_data_in_reg = DFFE(S1_q_a[2]_PORT_A_data_in, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_data_in = Rx_register[2];
S1_q_a[2]_PORT_B_data_in_reg = DFFE(S1_q_a[2]_PORT_B_data_in, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[2]_PORT_A_address_reg = DFFE(S1_q_a[2]_PORT_A_address, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[2]_PORT_B_address_reg = DFFE(S1_q_a[2]_PORT_B_address, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_PORT_A_write_enable = GND;
S1_q_a[2]_PORT_A_write_enable_reg = DFFE(S1_q_a[2]_PORT_A_write_enable, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_write_enable = H1L57;
S1_q_a[2]_PORT_B_write_enable_reg = DFFE(S1_q_a[2]_PORT_B_write_enable, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_clock_0 = BCLK;
S1_q_a[2]_clock_1 = GLOBAL(A1L84);
S1_q_a[2]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[2]_PORT_A_data_out = MEMORY(S1_q_a[2]_PORT_A_data_in_reg, S1_q_a[2]_PORT_B_data_in_reg, S1_q_a[2]_PORT_A_address_reg, S1_q_a[2]_PORT_B_address_reg, S1_q_a[2]_PORT_A_write_enable_reg, S1_q_a[2]_PORT_B_write_enable_reg, , , S1_q_a[2]_clock_0, S1_q_a[2]_clock_1, S1_q_a[2]_clock_enable_0, , , );
S1_q_a[2]_PORT_A_data_out_reg = DFFE(S1_q_a[2]_PORT_A_data_out, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2] = S1_q_a[2]_PORT_A_data_out_reg[0];


--S1_q_a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1] at M4K_X23_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[1]_PORT_A_data_in = VCC;
S1_q_a[1]_PORT_A_data_in_reg = DFFE(S1_q_a[1]_PORT_A_data_in, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_data_in = Rx_register[1];
S1_q_a[1]_PORT_B_data_in_reg = DFFE(S1_q_a[1]_PORT_B_data_in, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[1]_PORT_A_address_reg = DFFE(S1_q_a[1]_PORT_A_address, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[1]_PORT_B_address_reg = DFFE(S1_q_a[1]_PORT_B_address, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_PORT_A_write_enable = GND;
S1_q_a[1]_PORT_A_write_enable_reg = DFFE(S1_q_a[1]_PORT_A_write_enable, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_write_enable = H1L57;
S1_q_a[1]_PORT_B_write_enable_reg = DFFE(S1_q_a[1]_PORT_B_write_enable, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_clock_0 = BCLK;
S1_q_a[1]_clock_1 = GLOBAL(A1L84);
S1_q_a[1]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[1]_PORT_A_data_out = MEMORY(S1_q_a[1]_PORT_A_data_in_reg, S1_q_a[1]_PORT_B_data_in_reg, S1_q_a[1]_PORT_A_address_reg, S1_q_a[1]_PORT_B_address_reg, S1_q_a[1]_PORT_A_write_enable_reg, S1_q_a[1]_PORT_B_write_enable_reg, , , S1_q_a[1]_clock_0, S1_q_a[1]_clock_1, S1_q_a[1]_clock_enable_0, , , );
S1_q_a[1]_PORT_A_data_out_reg = DFFE(S1_q_a[1]_PORT_A_data_out, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1] = S1_q_a[1]_PORT_A_data_out_reg[0];


--S1_q_a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] at M4K_X11_Y4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[0]_PORT_A_data_in = VCC;
S1_q_a[0]_PORT_A_data_in_reg = DFFE(S1_q_a[0]_PORT_A_data_in, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_data_in = Rx_register[0];
S1_q_a[0]_PORT_B_data_in_reg = DFFE(S1_q_a[0]_PORT_B_data_in, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[0]_PORT_A_address_reg = DFFE(S1_q_a[0]_PORT_A_address, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[0]_PORT_B_address_reg = DFFE(S1_q_a[0]_PORT_B_address, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_PORT_A_write_enable = GND;
S1_q_a[0]_PORT_A_write_enable_reg = DFFE(S1_q_a[0]_PORT_A_write_enable, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_write_enable = H1L57;
S1_q_a[0]_PORT_B_write_enable_reg = DFFE(S1_q_a[0]_PORT_B_write_enable, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_clock_0 = BCLK;
S1_q_a[0]_clock_1 = GLOBAL(A1L84);
S1_q_a[0]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[0]_PORT_A_data_out = MEMORY(S1_q_a[0]_PORT_A_data_in_reg, S1_q_a[0]_PORT_B_data_in_reg, S1_q_a[0]_PORT_A_address_reg, S1_q_a[0]_PORT_B_address_reg, S1_q_a[0]_PORT_A_write_enable_reg, S1_q_a[0]_PORT_B_write_enable_reg, , , S1_q_a[0]_clock_0, S1_q_a[0]_clock_1, S1_q_a[0]_clock_enable_0, , , );
S1_q_a[0]_PORT_A_data_out_reg = DFFE(S1_q_a[0]_PORT_A_data_out, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0] = S1_q_a[0]_PORT_A_data_out_reg[0];


--A1L874 is rtl~361 at LCCOMB_X18_Y6_N16
A1L874 = !S1_q_a[1] # !S1_q_a[0] # !S1_q_a[2] # !S1_q_a[3];


--A1L875 is rtl~362 at LCCOMB_X18_Y6_N4
A1L875 = A1L873 # A1L874 # !A1L871;


--state_PWM.00011 is state_PWM.00011 at LCFF_X20_Y6_N7
state_PWM.00011 = DFFEAS(A1L530, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L525 is Select~5647 at LCCOMB_X20_Y6_N28
A1L525 = state_PWM.00000 & state_PWM.00011 & (A1L875) # !state_PWM.00000 & (A1L524 # A1L875);


--A1L526 is Select~5648 at LCCOMB_X20_Y6_N8
A1L526 = !A1L525 & (A1L871 # !state_PWM.00001 & !state_PWM.00100);


--A1L931 is state_PWM~124 at LCCOMB_X20_Y6_N30
A1L931 = state_PWM.00011 & !A1L873 & A1L871 & !A1L874;


--H1_p0addr is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|p0addr at LCFF_X27_Y6_N17
H1_p0addr = DFFEAS(H1L22, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--H1_rdcnt_addr_ena is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdcnt_addr_ena at LCCOMB_X19_Y5_N30
H1_rdcnt_addr_ena = H1_valid_rdreq # !H1_p0addr;


--Rx_register[13] is Rx_register[13] at LCFF_X6_Y6_N25
Rx_register[13] = DFFEAS(A1L513, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--H1_wrptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0] at LCFF_X18_Y5_N5
H1_wrptr_g[0] = DFFEAS(H1L69, GLOBAL(A1L84),  ,  , H1L57,  ,  ,  ,  );


--H1_wrptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[1] at LCFF_X20_Y3_N19
H1_wrptr_g[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  , H1L57, Q1_power_modified_counter_values[1],  ,  , VCC);


--H1_wrptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[2] at LCFF_X18_Y5_N1
H1_wrptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  , H1L57, Q1_power_modified_counter_values[2],  ,  , VCC);


--H1_wrptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3] at LCFF_X18_Y5_N9
H1_wrptr_g[3] = DFFEAS(H1L73, GLOBAL(A1L84),  ,  , H1L57,  ,  ,  ,  );


--H1_wrptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4] at LCFF_X18_Y5_N25
H1_wrptr_g[4] = DFFEAS(H1L75, GLOBAL(A1L84),  ,  , H1L57,  ,  ,  ,  );


--H1_wrptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5] at LCFF_X20_Y3_N3
H1_wrptr_g[5] = DFFEAS(H1L77, GLOBAL(A1L84),  ,  , H1L57,  ,  ,  ,  );


--H1_wrptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6] at LCFF_X20_Y3_N29
H1_wrptr_g[6] = DFFEAS(H1L79, GLOBAL(A1L84),  ,  , H1L57,  ,  ,  ,  );


--H1_wrptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7] at LCFF_X17_Y3_N5
H1_wrptr_g[7] = DFFEAS(H1L81, GLOBAL(A1L84),  ,  , H1L57,  ,  ,  ,  );


--H1_wrptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[8] at LCFF_X17_Y3_N1
H1_wrptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  , H1L57, Q1_power_modified_counter_values[8],  ,  , VCC);


--H1_wrptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[9] at LCFF_X17_Y3_N23
H1_wrptr_g[9] = DFFEAS(H1L84, GLOBAL(A1L84),  ,  , H1L57,  ,  ,  ,  );


--H1_wrptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[10] at LCFF_X17_Y3_N7
H1_wrptr_g[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  , H1L57, Q1_power_modified_counter_values[10],  ,  , VCC);


--H1_wrptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11] at LCFF_X17_Y3_N15
H1_wrptr_g[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  , H1L57, Q1_power_modified_counter_values[11],  ,  , VCC);


--Rx_register[12] is Rx_register[12] at LCFF_X10_Y9_N31
Rx_register[12] = DFFEAS(A1L511, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--Rx_register[14] is Rx_register[14] at LCFF_X6_Y6_N21
Rx_register[14] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L39),  ,  , state_FX.001, A1L70,  ,  , VCC);


--Rx_register[15] is Rx_register[15] at LCFF_X10_Y9_N17
Rx_register[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L39),  ,  , state_FX.001, A1L72,  ,  , VCC);


--Rx_register[11] is Rx_register[11] at LCFF_X6_Y6_N9
Rx_register[11] = DFFEAS(A1L509, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--Rx_register[10] is Rx_register[10] at LCFF_X6_Y6_N19
Rx_register[10] = DFFEAS(A1L507, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--Rx_register[9] is Rx_register[9] at LCFF_X10_Y9_N11
Rx_register[9] = DFFEAS(A1L505, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--Rx_register[8] is Rx_register[8] at LCFF_X6_Y6_N31
Rx_register[8] = DFFEAS(A1L503, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--I_Data[15] is I_Data[15] at LCFF_X26_Y4_N9
I_Data[15] = DFFEAS(A1L119, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--I_Data[14] is I_Data[14] at LCFF_X27_Y3_N7
I_Data[14] = DFFEAS(A1L117, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--I_Data[13] is I_Data[13] at LCFF_X27_Y3_N1
I_Data[13] = DFFEAS(A1L115, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--I_Data[12] is I_Data[12] at LCFF_X27_Y2_N17
I_Data[12] = DFFEAS(A1L113, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--I_Data[11] is I_Data[11] at LCFF_X27_Y2_N11
I_Data[11] = DFFEAS(A1L111, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--I_Data[10] is I_Data[10] at LCFF_X27_Y2_N25
I_Data[10] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L531, I_PWM[10],  ,  , VCC);


--I_Data[9] is I_Data[9] at LCFF_X27_Y3_N3
I_Data[9] = DFFEAS(A1L108, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--I_Data[8] is I_Data[8] at LCFF_X26_Y4_N19
I_Data[8] = DFFEAS(A1L106, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--I_Data[7] is I_Data[7] at LCFF_X27_Y3_N23
I_Data[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L531, I_PWM[7],  ,  , VCC);


--I_Data[6] is I_Data[6] at LCFF_X27_Y3_N15
I_Data[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L531, I_PWM[6],  ,  , VCC);


--I_Data[5] is I_Data[5] at LCFF_X27_Y3_N31
I_Data[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L531, I_PWM[5],  ,  , VCC);


--I_Data[4] is I_Data[4] at LCFF_X27_Y3_N29
I_Data[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L531, I_PWM[4],  ,  , VCC);


--I_Data[3] is I_Data[3] at LCFF_X27_Y3_N19
I_Data[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L531, I_PWM[3],  ,  , VCC);


--I_Data[2] is I_Data[2] at LCFF_X26_Y5_N11
I_Data[2] = DFFEAS(A1L99, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--I_Data[1] is I_Data[1] at LCFF_X27_Y3_N13
I_Data[1] = DFFEAS(A1L97, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--I_Data[0] is I_Data[0] at LCFF_X27_Y3_N11
I_Data[0] = DFFEAS(A1L95, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[15] is Q_Data[15] at LCFF_X27_Y2_N9
Q_Data[15] = DFFEAS(A1L300, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[14] is Q_Data[14] at LCFF_X27_Y2_N7
Q_Data[14] = DFFEAS(A1L298, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[13] is Q_Data[13] at LCFF_X27_Y3_N27
Q_Data[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L531, Q_PWM[13],  ,  , VCC);


--Q_Data[12] is Q_Data[12] at LCFF_X27_Y3_N17
Q_Data[12] = DFFEAS(A1L295, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[11] is Q_Data[11] at LCFF_X27_Y2_N19
Q_Data[11] = DFFEAS(A1L293, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[10] is Q_Data[10] at LCFF_X26_Y5_N17
Q_Data[10] = DFFEAS(A1L291, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[9] is Q_Data[9] at LCFF_X26_Y5_N13
Q_Data[9] = DFFEAS(A1L289, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[8] is Q_Data[8] at LCFF_X27_Y2_N23
Q_Data[8] = DFFEAS(A1L287, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[7] is Q_Data[7] at LCFF_X25_Y5_N29
Q_Data[7] = DFFEAS(A1L285, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[6] is Q_Data[6] at LCFF_X27_Y3_N21
Q_Data[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L531, Q_PWM[6],  ,  , VCC);


--Q_Data[5] is Q_Data[5] at LCFF_X27_Y2_N21
Q_Data[5] = DFFEAS(A1L282, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[4] is Q_Data[4] at LCFF_X27_Y2_N15
Q_Data[4] = DFFEAS(A1L280, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[3] is Q_Data[3] at LCFF_X25_Y5_N13
Q_Data[3] = DFFEAS(A1L278, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[2] is Q_Data[2] at LCFF_X27_Y2_N5
Q_Data[2] = DFFEAS(A1L276, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[1] is Q_Data[1] at LCFF_X26_Y5_N9
Q_Data[1] = DFFEAS(A1L274, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Q_Data[0] is Q_Data[0] at LCFF_X26_Y5_N5
Q_Data[0] = DFFEAS(A1L272, !BCLK,  ,  , A1L531,  ,  ,  ,  );


--Left_PWM[5] is Left_PWM[5] at LCFF_X27_Y8_N15
Left_PWM[5] = DFFEAS(A1L249, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1_TLV_state.000 is I2SAudioOut:I2SAO|TLV_state.000 at LCFF_X13_Y7_N31
B1_TLV_state.000 = DFFEAS(B1L27, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L65 is I2SAudioOut:I2SAO|local_left_sample[15]~0 at LCCOMB_X13_Y7_N0
B1L65 = LB1_safe_q[8] & !B1_TLV_state.000;


--Left_PWM[6] is Left_PWM[6] at LCFF_X25_Y8_N5
Left_PWM[6] = DFFEAS(A1L251, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1L32 is I2SAudioOut:I2SAO|add~115 at LCCOMB_X12_Y8_N20
B1L32 = B1_bit_count[0] $ !B1_bit_count[1];


--Left_PWM[4] is Left_PWM[4] at LCFF_X27_Y8_N13
Left_PWM[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[4],  ,  , VCC);


--Left_PWM[7] is Left_PWM[7] at LCFF_X27_Y8_N31
Left_PWM[7] = DFFEAS(A1L253, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1L33 is I2SAudioOut:I2SAO|add~116 at LCCOMB_X12_Y8_N18
B1L33 = B1_bit_count[2] $ (!B1_bit_count[1] & !B1_bit_count[0]);


--Left_PWM[10] is Left_PWM[10] at LCFF_X25_Y8_N19
Left_PWM[10] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[10],  ,  , VCC);


--Left_PWM[9] is Left_PWM[9] at LCFF_X27_Y8_N9
Left_PWM[9] = DFFEAS(A1L257, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[8] is Left_PWM[8] at LCFF_X27_Y8_N23
Left_PWM[8] = DFFEAS(A1L255, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[11] is Left_PWM[11] at LCFF_X25_Y8_N11
Left_PWM[11] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[11],  ,  , VCC);


--B1L34 is I2SAudioOut:I2SAO|add~117 at LCCOMB_X12_Y8_N2
B1L34 = B1_bit_count[3] $ (!B1_bit_count[1] & !B1_bit_count[0] & !B1_bit_count[2]);


--Left_PWM[1] is Left_PWM[1] at LCFF_X25_Y8_N25
Left_PWM[1] = DFFEAS(A1L242, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[2] is Left_PWM[2] at LCFF_X25_Y8_N21
Left_PWM[2] = DFFEAS(A1L244, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[0] is Left_PWM[0] at LCFF_X27_Y8_N29
Left_PWM[0] = DFFEAS(A1L240, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[3] is Left_PWM[3] at LCFF_X27_Y8_N7
Left_PWM[3] = DFFEAS(A1L246, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[14] is Left_PWM[14] at LCFF_X25_Y8_N9
Left_PWM[14] = DFFEAS(A1L264, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[13] is Left_PWM[13] at LCFF_X27_Y8_N1
Left_PWM[13] = DFFEAS(A1L262, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[12] is Left_PWM[12] at LCFF_X27_Y8_N25
Left_PWM[12] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[12],  ,  , VCC);


--Left_PWM[15] is Left_PWM[15] at LCFF_X25_Y8_N23
Left_PWM[15] = DFFEAS(A1L266, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Right_PWM[10] is Right_PWM[10] at LCFF_X27_Y9_N27
Right_PWM[10] = DFFEAS(A1L454, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[6] is Right_PWM[6] at LCFF_X27_Y9_N31
Right_PWM[6] = DFFEAS(A1L448, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[2] is Right_PWM[2] at LCFF_X25_Y8_N27
Right_PWM[2] = DFFEAS(A1L442, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[14] is Right_PWM[14] at LCFF_X27_Y9_N17
Right_PWM[14] = DFFEAS(A1L461, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[5] is Right_PWM[5] at LCFF_X27_Y9_N19
Right_PWM[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[5],  ,  , VCC);


--Right_PWM[9] is Right_PWM[9] at LCFF_X27_Y9_N3
Right_PWM[9] = DFFEAS(A1L452, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[1] is Right_PWM[1] at LCFF_X27_Y9_N1
Right_PWM[1] = DFFEAS(A1L440, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[13] is Right_PWM[13] at LCFF_X25_Y8_N13
Right_PWM[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[13],  ,  , VCC);


--Right_PWM[8] is Right_PWM[8] at LCFF_X27_Y9_N21
Right_PWM[8] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[8],  ,  , VCC);


--Right_PWM[4] is Right_PWM[4] at LCFF_X27_Y9_N7
Right_PWM[4] = DFFEAS(A1L445, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[0] is Right_PWM[0] at LCFF_X27_Y9_N5
Right_PWM[0] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[0],  ,  , VCC);


--Right_PWM[12] is Right_PWM[12] at LCFF_X27_Y9_N25
Right_PWM[12] = DFFEAS(A1L458, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[11] is Right_PWM[11] at LCFF_X27_Y9_N13
Right_PWM[11] = DFFEAS(A1L456, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[7] is Right_PWM[7] at LCFF_X27_Y9_N29
Right_PWM[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[7],  ,  , VCC);


--Right_PWM[3] is Right_PWM[3] at LCFF_X27_Y9_N15
Right_PWM[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[3],  ,  , VCC);


--Right_PWM[15] is Right_PWM[15] at LCFF_X27_Y9_N9
Right_PWM[15] = DFFEAS(A1L463, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--B1_TLV_state.001 is I2SAudioOut:I2SAO|TLV_state.001 at LCFF_X14_Y7_N31
B1_TLV_state.001 = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  ,  , B1L92,  , !LB1_safe_q[8], VCC);


--A1L866 is rtl~5 at LCCOMB_X12_Y8_N8
A1L866 = !B1_bit_count[0] & !B1_bit_count[2] & !B1_bit_count[3] & !B1_bit_count[1];


--B1L22 is I2SAudioOut:I2SAO|Select~168 at LCCOMB_X13_Y7_N4
B1L22 = LB1_safe_q[8] & (B1_TLV_state.010 & !A1L866) # !LB1_safe_q[8] & (B1_TLV_state.001 # B1_TLV_state.010 & !A1L866);


--B1_TLV_state.011 is I2SAudioOut:I2SAO|TLV_state.011 at LCFF_X13_Y7_N3
B1_TLV_state.011 = DFFEAS(B1L25, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L23 is I2SAudioOut:I2SAO|Select~169 at LCCOMB_X13_Y7_N26
B1L23 = LB1_safe_q[8] & (B1_TLV_state.011 # B1_TLV_state.100 & !A1L866) # !LB1_safe_q[8] & (B1_TLV_state.100 & !A1L866);


--state_PWM.00101 is state_PWM.00101 at LCFF_X18_Y6_N15
state_PWM.00101 = DFFEAS(A1L474, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L474 is Rx_control_0[7]~0 at LCCOMB_X18_Y6_N14
A1L474 = state_PWM.00100 & A1L871;


--FB1_q_a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[0] at M4K_X23_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[0]_PORT_A_data_in_reg = DFFE(FB1_q_a[0]_PORT_A_data_in, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_data_in = BUS(register[0], register[7]);
FB1_q_a[0]_PORT_B_data_in_reg = DFFE(FB1_q_a[0]_PORT_B_data_in, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[0]_PORT_A_address_reg = DFFE(FB1_q_a[0]_PORT_A_address, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[0]_PORT_B_address_reg = DFFE(FB1_q_a[0]_PORT_B_address, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_write_enable = GND;
FB1_q_a[0]_PORT_A_write_enable_reg = DFFE(FB1_q_a[0]_PORT_A_write_enable, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_write_enable = !V1L52;
FB1_q_a[0]_PORT_B_write_enable_reg = DFFE(FB1_q_a[0]_PORT_B_write_enable, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_clock_0 = GLOBAL(A1L721);
FB1_q_a[0]_clock_1 = GLOBAL(A1L768);
FB1_q_a[0]_clock_enable_0 = V1L26;
FB1_q_a[0]_PORT_A_data_out = MEMORY(FB1_q_a[0]_PORT_A_data_in_reg, FB1_q_a[0]_PORT_B_data_in_reg, FB1_q_a[0]_PORT_A_address_reg, FB1_q_a[0]_PORT_B_address_reg, FB1_q_a[0]_PORT_A_write_enable_reg, FB1_q_a[0]_PORT_B_write_enable_reg, , , FB1_q_a[0]_clock_0, FB1_q_a[0]_clock_1, FB1_q_a[0]_clock_enable_0, , , );
FB1_q_a[0]_PORT_A_data_out_reg = DFFE(FB1_q_a[0]_PORT_A_data_out, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0] = FB1_q_a[0]_PORT_A_data_out_reg[0];

--FB1_q_a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[7] at M4K_X23_Y10
FB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[0]_PORT_A_data_in_reg = DFFE(FB1_q_a[0]_PORT_A_data_in, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_data_in = BUS(register[0], register[7]);
FB1_q_a[0]_PORT_B_data_in_reg = DFFE(FB1_q_a[0]_PORT_B_data_in, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[0]_PORT_A_address_reg = DFFE(FB1_q_a[0]_PORT_A_address, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[0]_PORT_B_address_reg = DFFE(FB1_q_a[0]_PORT_B_address, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_write_enable = GND;
FB1_q_a[0]_PORT_A_write_enable_reg = DFFE(FB1_q_a[0]_PORT_A_write_enable, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_write_enable = !V1L52;
FB1_q_a[0]_PORT_B_write_enable_reg = DFFE(FB1_q_a[0]_PORT_B_write_enable, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_clock_0 = GLOBAL(A1L721);
FB1_q_a[0]_clock_1 = GLOBAL(A1L768);
FB1_q_a[0]_clock_enable_0 = V1L26;
FB1_q_a[0]_PORT_A_data_out = MEMORY(FB1_q_a[0]_PORT_A_data_in_reg, FB1_q_a[0]_PORT_B_data_in_reg, FB1_q_a[0]_PORT_A_address_reg, FB1_q_a[0]_PORT_B_address_reg, FB1_q_a[0]_PORT_A_write_enable_reg, FB1_q_a[0]_PORT_B_write_enable_reg, , , FB1_q_a[0]_clock_0, FB1_q_a[0]_clock_1, FB1_q_a[0]_clock_enable_0, , , );
FB1_q_a[0]_PORT_A_data_out_reg = DFFE(FB1_q_a[0]_PORT_A_data_out, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[7] = FB1_q_a[0]_PORT_A_data_out_reg[1];


--FB1_q_a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[1] at M4K_X11_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[1]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[1]_PORT_A_data_in_reg = DFFE(FB1_q_a[1]_PORT_A_data_in, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_data_in = BUS(register[1], register[4]);
FB1_q_a[1]_PORT_B_data_in_reg = DFFE(FB1_q_a[1]_PORT_B_data_in, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[1]_PORT_A_address_reg = DFFE(FB1_q_a[1]_PORT_A_address, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[1]_PORT_B_address_reg = DFFE(FB1_q_a[1]_PORT_B_address, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_write_enable = GND;
FB1_q_a[1]_PORT_A_write_enable_reg = DFFE(FB1_q_a[1]_PORT_A_write_enable, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_write_enable = !V1L52;
FB1_q_a[1]_PORT_B_write_enable_reg = DFFE(FB1_q_a[1]_PORT_B_write_enable, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_clock_0 = GLOBAL(A1L721);
FB1_q_a[1]_clock_1 = GLOBAL(A1L768);
FB1_q_a[1]_clock_enable_0 = V1L26;
FB1_q_a[1]_PORT_A_data_out = MEMORY(FB1_q_a[1]_PORT_A_data_in_reg, FB1_q_a[1]_PORT_B_data_in_reg, FB1_q_a[1]_PORT_A_address_reg, FB1_q_a[1]_PORT_B_address_reg, FB1_q_a[1]_PORT_A_write_enable_reg, FB1_q_a[1]_PORT_B_write_enable_reg, , , FB1_q_a[1]_clock_0, FB1_q_a[1]_clock_1, FB1_q_a[1]_clock_enable_0, , , );
FB1_q_a[1]_PORT_A_data_out_reg = DFFE(FB1_q_a[1]_PORT_A_data_out, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1] = FB1_q_a[1]_PORT_A_data_out_reg[0];

--FB1_q_a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[4] at M4K_X11_Y10
FB1_q_a[1]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[1]_PORT_A_data_in_reg = DFFE(FB1_q_a[1]_PORT_A_data_in, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_data_in = BUS(register[1], register[4]);
FB1_q_a[1]_PORT_B_data_in_reg = DFFE(FB1_q_a[1]_PORT_B_data_in, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[1]_PORT_A_address_reg = DFFE(FB1_q_a[1]_PORT_A_address, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[1]_PORT_B_address_reg = DFFE(FB1_q_a[1]_PORT_B_address, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_write_enable = GND;
FB1_q_a[1]_PORT_A_write_enable_reg = DFFE(FB1_q_a[1]_PORT_A_write_enable, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_write_enable = !V1L52;
FB1_q_a[1]_PORT_B_write_enable_reg = DFFE(FB1_q_a[1]_PORT_B_write_enable, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_clock_0 = GLOBAL(A1L721);
FB1_q_a[1]_clock_1 = GLOBAL(A1L768);
FB1_q_a[1]_clock_enable_0 = V1L26;
FB1_q_a[1]_PORT_A_data_out = MEMORY(FB1_q_a[1]_PORT_A_data_in_reg, FB1_q_a[1]_PORT_B_data_in_reg, FB1_q_a[1]_PORT_A_address_reg, FB1_q_a[1]_PORT_B_address_reg, FB1_q_a[1]_PORT_A_write_enable_reg, FB1_q_a[1]_PORT_B_write_enable_reg, , , FB1_q_a[1]_clock_0, FB1_q_a[1]_clock_1, FB1_q_a[1]_clock_enable_0, , , );
FB1_q_a[1]_PORT_A_data_out_reg = DFFE(FB1_q_a[1]_PORT_A_data_out, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[4] = FB1_q_a[1]_PORT_A_data_out_reg[1];


--FB1_q_a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2] at M4K_X23_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[2]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[2]_PORT_A_data_in_reg = DFFE(FB1_q_a[2]_PORT_A_data_in, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_data_in = BUS(register[2], register[6]);
FB1_q_a[2]_PORT_B_data_in_reg = DFFE(FB1_q_a[2]_PORT_B_data_in, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[2]_PORT_A_address_reg = DFFE(FB1_q_a[2]_PORT_A_address, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[2]_PORT_B_address_reg = DFFE(FB1_q_a[2]_PORT_B_address, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_write_enable = GND;
FB1_q_a[2]_PORT_A_write_enable_reg = DFFE(FB1_q_a[2]_PORT_A_write_enable, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_write_enable = !V1L52;
FB1_q_a[2]_PORT_B_write_enable_reg = DFFE(FB1_q_a[2]_PORT_B_write_enable, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_clock_0 = GLOBAL(A1L721);
FB1_q_a[2]_clock_1 = GLOBAL(A1L768);
FB1_q_a[2]_clock_enable_0 = V1L26;
FB1_q_a[2]_PORT_A_data_out = MEMORY(FB1_q_a[2]_PORT_A_data_in_reg, FB1_q_a[2]_PORT_B_data_in_reg, FB1_q_a[2]_PORT_A_address_reg, FB1_q_a[2]_PORT_B_address_reg, FB1_q_a[2]_PORT_A_write_enable_reg, FB1_q_a[2]_PORT_B_write_enable_reg, , , FB1_q_a[2]_clock_0, FB1_q_a[2]_clock_1, FB1_q_a[2]_clock_enable_0, , , );
FB1_q_a[2]_PORT_A_data_out_reg = DFFE(FB1_q_a[2]_PORT_A_data_out, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2] = FB1_q_a[2]_PORT_A_data_out_reg[0];

--FB1_q_a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[6] at M4K_X23_Y11
FB1_q_a[2]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[2]_PORT_A_data_in_reg = DFFE(FB1_q_a[2]_PORT_A_data_in, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_data_in = BUS(register[2], register[6]);
FB1_q_a[2]_PORT_B_data_in_reg = DFFE(FB1_q_a[2]_PORT_B_data_in, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[2]_PORT_A_address_reg = DFFE(FB1_q_a[2]_PORT_A_address, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[2]_PORT_B_address_reg = DFFE(FB1_q_a[2]_PORT_B_address, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_write_enable = GND;
FB1_q_a[2]_PORT_A_write_enable_reg = DFFE(FB1_q_a[2]_PORT_A_write_enable, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_write_enable = !V1L52;
FB1_q_a[2]_PORT_B_write_enable_reg = DFFE(FB1_q_a[2]_PORT_B_write_enable, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_clock_0 = GLOBAL(A1L721);
FB1_q_a[2]_clock_1 = GLOBAL(A1L768);
FB1_q_a[2]_clock_enable_0 = V1L26;
FB1_q_a[2]_PORT_A_data_out = MEMORY(FB1_q_a[2]_PORT_A_data_in_reg, FB1_q_a[2]_PORT_B_data_in_reg, FB1_q_a[2]_PORT_A_address_reg, FB1_q_a[2]_PORT_B_address_reg, FB1_q_a[2]_PORT_A_write_enable_reg, FB1_q_a[2]_PORT_B_write_enable_reg, , , FB1_q_a[2]_clock_0, FB1_q_a[2]_clock_1, FB1_q_a[2]_clock_enable_0, , , );
FB1_q_a[2]_PORT_A_data_out_reg = DFFE(FB1_q_a[2]_PORT_A_data_out, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[6] = FB1_q_a[2]_PORT_A_data_out_reg[1];


--FB1_q_a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[3] at M4K_X11_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[3]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[3]_PORT_A_data_in_reg = DFFE(FB1_q_a[3]_PORT_A_data_in, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_data_in = BUS(register[3], register[5]);
FB1_q_a[3]_PORT_B_data_in_reg = DFFE(FB1_q_a[3]_PORT_B_data_in, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[3]_PORT_A_address_reg = DFFE(FB1_q_a[3]_PORT_A_address, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[3]_PORT_B_address_reg = DFFE(FB1_q_a[3]_PORT_B_address, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_write_enable = GND;
FB1_q_a[3]_PORT_A_write_enable_reg = DFFE(FB1_q_a[3]_PORT_A_write_enable, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_write_enable = !V1L52;
FB1_q_a[3]_PORT_B_write_enable_reg = DFFE(FB1_q_a[3]_PORT_B_write_enable, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_clock_0 = GLOBAL(A1L721);
FB1_q_a[3]_clock_1 = GLOBAL(A1L768);
FB1_q_a[3]_clock_enable_0 = V1L26;
FB1_q_a[3]_PORT_A_data_out = MEMORY(FB1_q_a[3]_PORT_A_data_in_reg, FB1_q_a[3]_PORT_B_data_in_reg, FB1_q_a[3]_PORT_A_address_reg, FB1_q_a[3]_PORT_B_address_reg, FB1_q_a[3]_PORT_A_write_enable_reg, FB1_q_a[3]_PORT_B_write_enable_reg, , , FB1_q_a[3]_clock_0, FB1_q_a[3]_clock_1, FB1_q_a[3]_clock_enable_0, , , );
FB1_q_a[3]_PORT_A_data_out_reg = DFFE(FB1_q_a[3]_PORT_A_data_out, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3] = FB1_q_a[3]_PORT_A_data_out_reg[0];

--FB1_q_a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5] at M4K_X11_Y11
FB1_q_a[3]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[3]_PORT_A_data_in_reg = DFFE(FB1_q_a[3]_PORT_A_data_in, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_data_in = BUS(register[3], register[5]);
FB1_q_a[3]_PORT_B_data_in_reg = DFFE(FB1_q_a[3]_PORT_B_data_in, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[3]_PORT_A_address_reg = DFFE(FB1_q_a[3]_PORT_A_address, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[3]_PORT_B_address_reg = DFFE(FB1_q_a[3]_PORT_B_address, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_write_enable = GND;
FB1_q_a[3]_PORT_A_write_enable_reg = DFFE(FB1_q_a[3]_PORT_A_write_enable, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_write_enable = !V1L52;
FB1_q_a[3]_PORT_B_write_enable_reg = DFFE(FB1_q_a[3]_PORT_B_write_enable, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_clock_0 = GLOBAL(A1L721);
FB1_q_a[3]_clock_1 = GLOBAL(A1L768);
FB1_q_a[3]_clock_enable_0 = V1L26;
FB1_q_a[3]_PORT_A_data_out = MEMORY(FB1_q_a[3]_PORT_A_data_in_reg, FB1_q_a[3]_PORT_B_data_in_reg, FB1_q_a[3]_PORT_A_address_reg, FB1_q_a[3]_PORT_B_address_reg, FB1_q_a[3]_PORT_A_write_enable_reg, FB1_q_a[3]_PORT_B_write_enable_reg, , , FB1_q_a[3]_clock_0, FB1_q_a[3]_clock_1, FB1_q_a[3]_clock_enable_0, , , );
FB1_q_a[3]_PORT_A_data_out_reg = DFFE(FB1_q_a[3]_PORT_A_data_out, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[5] = FB1_q_a[3]_PORT_A_data_out_reg[1];


--FB1_q_a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[8] at M4K_X23_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[8]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[8]_PORT_A_data_in_reg = DFFE(FB1_q_a[8]_PORT_A_data_in, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_data_in = BUS(register[8], register[11]);
FB1_q_a[8]_PORT_B_data_in_reg = DFFE(FB1_q_a[8]_PORT_B_data_in, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[8]_PORT_A_address_reg = DFFE(FB1_q_a[8]_PORT_A_address, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[8]_PORT_B_address_reg = DFFE(FB1_q_a[8]_PORT_B_address, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_write_enable = GND;
FB1_q_a[8]_PORT_A_write_enable_reg = DFFE(FB1_q_a[8]_PORT_A_write_enable, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_write_enable = !V1L52;
FB1_q_a[8]_PORT_B_write_enable_reg = DFFE(FB1_q_a[8]_PORT_B_write_enable, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_clock_0 = GLOBAL(A1L721);
FB1_q_a[8]_clock_1 = GLOBAL(A1L768);
FB1_q_a[8]_clock_enable_0 = V1L26;
FB1_q_a[8]_PORT_A_data_out = MEMORY(FB1_q_a[8]_PORT_A_data_in_reg, FB1_q_a[8]_PORT_B_data_in_reg, FB1_q_a[8]_PORT_A_address_reg, FB1_q_a[8]_PORT_B_address_reg, FB1_q_a[8]_PORT_A_write_enable_reg, FB1_q_a[8]_PORT_B_write_enable_reg, , , FB1_q_a[8]_clock_0, FB1_q_a[8]_clock_1, FB1_q_a[8]_clock_enable_0, , , );
FB1_q_a[8]_PORT_A_data_out_reg = DFFE(FB1_q_a[8]_PORT_A_data_out, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8] = FB1_q_a[8]_PORT_A_data_out_reg[0];

--FB1_q_a[11] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[11] at M4K_X23_Y12
FB1_q_a[8]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[8]_PORT_A_data_in_reg = DFFE(FB1_q_a[8]_PORT_A_data_in, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_data_in = BUS(register[8], register[11]);
FB1_q_a[8]_PORT_B_data_in_reg = DFFE(FB1_q_a[8]_PORT_B_data_in, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[8]_PORT_A_address_reg = DFFE(FB1_q_a[8]_PORT_A_address, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[8]_PORT_B_address_reg = DFFE(FB1_q_a[8]_PORT_B_address, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_write_enable = GND;
FB1_q_a[8]_PORT_A_write_enable_reg = DFFE(FB1_q_a[8]_PORT_A_write_enable, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_write_enable = !V1L52;
FB1_q_a[8]_PORT_B_write_enable_reg = DFFE(FB1_q_a[8]_PORT_B_write_enable, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_clock_0 = GLOBAL(A1L721);
FB1_q_a[8]_clock_1 = GLOBAL(A1L768);
FB1_q_a[8]_clock_enable_0 = V1L26;
FB1_q_a[8]_PORT_A_data_out = MEMORY(FB1_q_a[8]_PORT_A_data_in_reg, FB1_q_a[8]_PORT_B_data_in_reg, FB1_q_a[8]_PORT_A_address_reg, FB1_q_a[8]_PORT_B_address_reg, FB1_q_a[8]_PORT_A_write_enable_reg, FB1_q_a[8]_PORT_B_write_enable_reg, , , FB1_q_a[8]_clock_0, FB1_q_a[8]_clock_1, FB1_q_a[8]_clock_enable_0, , , );
FB1_q_a[8]_PORT_A_data_out_reg = DFFE(FB1_q_a[8]_PORT_A_data_out, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[11] = FB1_q_a[8]_PORT_A_data_out_reg[1];


--FB1_q_a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[9] at M4K_X11_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[9]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[9]_PORT_A_data_in_reg = DFFE(FB1_q_a[9]_PORT_A_data_in, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_data_in = BUS(register[9], register[13]);
FB1_q_a[9]_PORT_B_data_in_reg = DFFE(FB1_q_a[9]_PORT_B_data_in, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[9]_PORT_A_address_reg = DFFE(FB1_q_a[9]_PORT_A_address, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[9]_PORT_B_address_reg = DFFE(FB1_q_a[9]_PORT_B_address, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_write_enable = GND;
FB1_q_a[9]_PORT_A_write_enable_reg = DFFE(FB1_q_a[9]_PORT_A_write_enable, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_write_enable = !V1L52;
FB1_q_a[9]_PORT_B_write_enable_reg = DFFE(FB1_q_a[9]_PORT_B_write_enable, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_clock_0 = GLOBAL(A1L721);
FB1_q_a[9]_clock_1 = GLOBAL(A1L768);
FB1_q_a[9]_clock_enable_0 = V1L26;
FB1_q_a[9]_PORT_A_data_out = MEMORY(FB1_q_a[9]_PORT_A_data_in_reg, FB1_q_a[9]_PORT_B_data_in_reg, FB1_q_a[9]_PORT_A_address_reg, FB1_q_a[9]_PORT_B_address_reg, FB1_q_a[9]_PORT_A_write_enable_reg, FB1_q_a[9]_PORT_B_write_enable_reg, , , FB1_q_a[9]_clock_0, FB1_q_a[9]_clock_1, FB1_q_a[9]_clock_enable_0, , , );
FB1_q_a[9]_PORT_A_data_out_reg = DFFE(FB1_q_a[9]_PORT_A_data_out, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9] = FB1_q_a[9]_PORT_A_data_out_reg[0];

--FB1_q_a[13] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[13] at M4K_X11_Y12
FB1_q_a[9]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[9]_PORT_A_data_in_reg = DFFE(FB1_q_a[9]_PORT_A_data_in, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_data_in = BUS(register[9], register[13]);
FB1_q_a[9]_PORT_B_data_in_reg = DFFE(FB1_q_a[9]_PORT_B_data_in, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[9]_PORT_A_address_reg = DFFE(FB1_q_a[9]_PORT_A_address, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[9]_PORT_B_address_reg = DFFE(FB1_q_a[9]_PORT_B_address, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_write_enable = GND;
FB1_q_a[9]_PORT_A_write_enable_reg = DFFE(FB1_q_a[9]_PORT_A_write_enable, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_write_enable = !V1L52;
FB1_q_a[9]_PORT_B_write_enable_reg = DFFE(FB1_q_a[9]_PORT_B_write_enable, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_clock_0 = GLOBAL(A1L721);
FB1_q_a[9]_clock_1 = GLOBAL(A1L768);
FB1_q_a[9]_clock_enable_0 = V1L26;
FB1_q_a[9]_PORT_A_data_out = MEMORY(FB1_q_a[9]_PORT_A_data_in_reg, FB1_q_a[9]_PORT_B_data_in_reg, FB1_q_a[9]_PORT_A_address_reg, FB1_q_a[9]_PORT_B_address_reg, FB1_q_a[9]_PORT_A_write_enable_reg, FB1_q_a[9]_PORT_B_write_enable_reg, , , FB1_q_a[9]_clock_0, FB1_q_a[9]_clock_1, FB1_q_a[9]_clock_enable_0, , , );
FB1_q_a[9]_PORT_A_data_out_reg = DFFE(FB1_q_a[9]_PORT_A_data_out, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[13] = FB1_q_a[9]_PORT_A_data_out_reg[1];


--FB1_q_a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[10] at M4K_X23_Y13
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[10]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[10]_PORT_A_data_in_reg = DFFE(FB1_q_a[10]_PORT_A_data_in, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_data_in = BUS(register[10], register[12]);
FB1_q_a[10]_PORT_B_data_in_reg = DFFE(FB1_q_a[10]_PORT_B_data_in, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[10]_PORT_A_address_reg = DFFE(FB1_q_a[10]_PORT_A_address, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[10]_PORT_B_address_reg = DFFE(FB1_q_a[10]_PORT_B_address, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_write_enable = GND;
FB1_q_a[10]_PORT_A_write_enable_reg = DFFE(FB1_q_a[10]_PORT_A_write_enable, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_write_enable = !V1L52;
FB1_q_a[10]_PORT_B_write_enable_reg = DFFE(FB1_q_a[10]_PORT_B_write_enable, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_clock_0 = GLOBAL(A1L721);
FB1_q_a[10]_clock_1 = GLOBAL(A1L768);
FB1_q_a[10]_clock_enable_0 = V1L26;
FB1_q_a[10]_PORT_A_data_out = MEMORY(FB1_q_a[10]_PORT_A_data_in_reg, FB1_q_a[10]_PORT_B_data_in_reg, FB1_q_a[10]_PORT_A_address_reg, FB1_q_a[10]_PORT_B_address_reg, FB1_q_a[10]_PORT_A_write_enable_reg, FB1_q_a[10]_PORT_B_write_enable_reg, , , FB1_q_a[10]_clock_0, FB1_q_a[10]_clock_1, FB1_q_a[10]_clock_enable_0, , , );
FB1_q_a[10]_PORT_A_data_out_reg = DFFE(FB1_q_a[10]_PORT_A_data_out, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10] = FB1_q_a[10]_PORT_A_data_out_reg[0];

--FB1_q_a[12] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[12] at M4K_X23_Y13
FB1_q_a[10]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[10]_PORT_A_data_in_reg = DFFE(FB1_q_a[10]_PORT_A_data_in, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_data_in = BUS(register[10], register[12]);
FB1_q_a[10]_PORT_B_data_in_reg = DFFE(FB1_q_a[10]_PORT_B_data_in, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[10]_PORT_A_address_reg = DFFE(FB1_q_a[10]_PORT_A_address, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[10]_PORT_B_address_reg = DFFE(FB1_q_a[10]_PORT_B_address, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_write_enable = GND;
FB1_q_a[10]_PORT_A_write_enable_reg = DFFE(FB1_q_a[10]_PORT_A_write_enable, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_write_enable = !V1L52;
FB1_q_a[10]_PORT_B_write_enable_reg = DFFE(FB1_q_a[10]_PORT_B_write_enable, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_clock_0 = GLOBAL(A1L721);
FB1_q_a[10]_clock_1 = GLOBAL(A1L768);
FB1_q_a[10]_clock_enable_0 = V1L26;
FB1_q_a[10]_PORT_A_data_out = MEMORY(FB1_q_a[10]_PORT_A_data_in_reg, FB1_q_a[10]_PORT_B_data_in_reg, FB1_q_a[10]_PORT_A_address_reg, FB1_q_a[10]_PORT_B_address_reg, FB1_q_a[10]_PORT_A_write_enable_reg, FB1_q_a[10]_PORT_B_write_enable_reg, , , FB1_q_a[10]_clock_0, FB1_q_a[10]_clock_1, FB1_q_a[10]_clock_enable_0, , , );
FB1_q_a[10]_PORT_A_data_out_reg = DFFE(FB1_q_a[10]_PORT_A_data_out, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[12] = FB1_q_a[10]_PORT_A_data_out_reg[1];


--FB1_q_a[14] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[14] at M4K_X11_Y13
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[14]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[14]_PORT_A_data_in_reg = DFFE(FB1_q_a[14]_PORT_A_data_in, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14]_PORT_B_data_in = BUS(register[14], register[15]);
FB1_q_a[14]_PORT_B_data_in_reg = DFFE(FB1_q_a[14]_PORT_B_data_in, FB1_q_a[14]_clock_1, , , );
FB1_q_a[14]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[14]_PORT_A_address_reg = DFFE(FB1_q_a[14]_PORT_A_address, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[14]_PORT_B_address_reg = DFFE(FB1_q_a[14]_PORT_B_address, FB1_q_a[14]_clock_1, , , );
FB1_q_a[14]_PORT_A_write_enable = GND;
FB1_q_a[14]_PORT_A_write_enable_reg = DFFE(FB1_q_a[14]_PORT_A_write_enable, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14]_PORT_B_write_enable = !V1L52;
FB1_q_a[14]_PORT_B_write_enable_reg = DFFE(FB1_q_a[14]_PORT_B_write_enable, FB1_q_a[14]_clock_1, , , );
FB1_q_a[14]_clock_0 = GLOBAL(A1L721);
FB1_q_a[14]_clock_1 = GLOBAL(A1L768);
FB1_q_a[14]_clock_enable_0 = V1L26;
FB1_q_a[14]_PORT_A_data_out = MEMORY(FB1_q_a[14]_PORT_A_data_in_reg, FB1_q_a[14]_PORT_B_data_in_reg, FB1_q_a[14]_PORT_A_address_reg, FB1_q_a[14]_PORT_B_address_reg, FB1_q_a[14]_PORT_A_write_enable_reg, FB1_q_a[14]_PORT_B_write_enable_reg, , , FB1_q_a[14]_clock_0, FB1_q_a[14]_clock_1, FB1_q_a[14]_clock_enable_0, , , );
FB1_q_a[14]_PORT_A_data_out_reg = DFFE(FB1_q_a[14]_PORT_A_data_out, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14] = FB1_q_a[14]_PORT_A_data_out_reg[0];

--FB1_q_a[15] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[15] at M4K_X11_Y13
FB1_q_a[14]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[14]_PORT_A_data_in_reg = DFFE(FB1_q_a[14]_PORT_A_data_in, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14]_PORT_B_data_in = BUS(register[14], register[15]);
FB1_q_a[14]_PORT_B_data_in_reg = DFFE(FB1_q_a[14]_PORT_B_data_in, FB1_q_a[14]_clock_1, , , );
FB1_q_a[14]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[14]_PORT_A_address_reg = DFFE(FB1_q_a[14]_PORT_A_address, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[14]_PORT_B_address_reg = DFFE(FB1_q_a[14]_PORT_B_address, FB1_q_a[14]_clock_1, , , );
FB1_q_a[14]_PORT_A_write_enable = GND;
FB1_q_a[14]_PORT_A_write_enable_reg = DFFE(FB1_q_a[14]_PORT_A_write_enable, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[14]_PORT_B_write_enable = !V1L52;
FB1_q_a[14]_PORT_B_write_enable_reg = DFFE(FB1_q_a[14]_PORT_B_write_enable, FB1_q_a[14]_clock_1, , , );
FB1_q_a[14]_clock_0 = GLOBAL(A1L721);
FB1_q_a[14]_clock_1 = GLOBAL(A1L768);
FB1_q_a[14]_clock_enable_0 = V1L26;
FB1_q_a[14]_PORT_A_data_out = MEMORY(FB1_q_a[14]_PORT_A_data_in_reg, FB1_q_a[14]_PORT_B_data_in_reg, FB1_q_a[14]_PORT_A_address_reg, FB1_q_a[14]_PORT_B_address_reg, FB1_q_a[14]_PORT_A_write_enable_reg, FB1_q_a[14]_PORT_B_write_enable_reg, , , FB1_q_a[14]_clock_0, FB1_q_a[14]_clock_1, FB1_q_a[14]_clock_enable_0, , , );
FB1_q_a[14]_PORT_A_data_out_reg = DFFE(FB1_q_a[14]_PORT_A_data_out, FB1_q_a[14]_clock_0, , , FB1_q_a[14]_clock_enable_0);
FB1_q_a[15] = FB1_q_a[14]_PORT_A_data_out_reg[1];


--FIFO_DATA_OUTPUT_ENABLE is FIFO_DATA_OUTPUT_ENABLE at LCFF_X1_Y6_N1
FIFO_DATA_OUTPUT_ENABLE = DFFEAS(A1L37, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10] at LCFF_X14_Y12_N23
DB1_dffe7a[10] = DFFEAS(DB1L18, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[10] at LCFF_X14_Y10_N25
V1_delayed_wrptr_g[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , V1_wrptr_g[10],  ,  , VCC);


--DB2_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9] at LCFF_X14_Y10_N31
DB2_dffe7a[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , BB1_xor9,  ,  , VCC);


--DB1_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[9] at LCFF_X14_Y12_N25
DB1_dffe7a[9] = DFFEAS(DB1L16, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8] at LCFF_X13_Y11_N29
DB2_dffe7a[8] = DFFEAS(DB2L14, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[8] at LCFF_X14_Y12_N29
DB1_dffe7a[8] = DFFEAS(DB1L14, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7] at LCFF_X13_Y11_N25
DB2_dffe7a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , BB1_xor7,  ,  , VCC);


--DB1_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[7] at LCFF_X14_Y10_N1
DB1_dffe7a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , BB2_xor7,  ,  , VCC);


--DB2_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6] at LCFF_X13_Y11_N1
DB2_dffe7a[6] = DFFEAS(DB2L11, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[6] at LCFF_X14_Y10_N29
DB1_dffe7a[6] = DFFEAS(DB1L11, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5] at LCFF_X13_Y11_N9
DB2_dffe7a[5] = DFFEAS(BB1_xor5, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5] at LCFF_X15_Y11_N27
DB1_dffe7a[5] = DFFEAS(BB2_xor5, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[4] at LCFF_X13_Y10_N9
DB2_dffe7a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , BB1_xor4,  ,  , VCC);


--DB1_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[4] at LCFF_X15_Y11_N17
DB1_dffe7a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , BB2_xor4,  ,  , VCC);


--DB2_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[3] at LCFF_X13_Y10_N13
DB2_dffe7a[3] = DFFEAS(DB2L7, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[3] at LCFF_X15_Y11_N23
DB1_dffe7a[3] = DFFEAS(DB1L7, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2] at LCFF_X13_Y10_N11
DB2_dffe7a[2] = DFFEAS(BB1_xor2, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2] at LCFF_X15_Y11_N11
DB1_dffe7a[2] = DFFEAS(BB2_xor2, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[1] at LCFF_X13_Y10_N15
DB2_dffe7a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , BB1_xor1,  ,  , VCC);


--DB1_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[1] at LCFF_X15_Y11_N9
DB1_dffe7a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , BB2_xor1,  ,  , VCC);


--DB2_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0] at LCFF_X13_Y10_N29
DB2_dffe7a[0] = DFFEAS(DB2L3, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[0] at LCFF_X15_Y11_N15
DB1_dffe7a[0] = DFFEAS(DB1L3, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--A1L1001 is syncd_write_used[10]~77 at LCCOMB_X14_Y10_N2
A1L1001 = CARRY(DB2_dffe7a[0] # !DB1_dffe7a[0]);


--A1L1003 is syncd_write_used[10]~79 at LCCOMB_X14_Y10_N4
A1L1003 = CARRY(DB2_dffe7a[1] & DB1_dffe7a[1] & !A1L1001 # !DB2_dffe7a[1] & (DB1_dffe7a[1] # !A1L1001));


--A1L1005 is syncd_write_used[10]~81 at LCCOMB_X14_Y10_N6
A1L1005 = CARRY(DB2_dffe7a[2] & (!A1L1003 # !DB1_dffe7a[2]) # !DB2_dffe7a[2] & !DB1_dffe7a[2] & !A1L1003);


--A1L1007 is syncd_write_used[10]~83 at LCCOMB_X14_Y10_N8
A1L1007 = CARRY(DB2_dffe7a[3] & DB1_dffe7a[3] & !A1L1005 # !DB2_dffe7a[3] & (DB1_dffe7a[3] # !A1L1005));


--A1L1009 is syncd_write_used[10]~85 at LCCOMB_X14_Y10_N10
A1L1009 = CARRY(DB2_dffe7a[4] & (!A1L1007 # !DB1_dffe7a[4]) # !DB2_dffe7a[4] & !DB1_dffe7a[4] & !A1L1007);


--A1L1011 is syncd_write_used[10]~87 at LCCOMB_X14_Y10_N12
A1L1011 = CARRY(DB1_dffe7a[5] & (!A1L1009 # !DB2_dffe7a[5]) # !DB1_dffe7a[5] & !DB2_dffe7a[5] & !A1L1009);


--A1L1013 is syncd_write_used[10]~89 at LCCOMB_X14_Y10_N14
A1L1013 = CARRY(DB2_dffe7a[6] & (!A1L1011 # !DB1_dffe7a[6]) # !DB2_dffe7a[6] & !DB1_dffe7a[6] & !A1L1011);


--A1L1015 is syncd_write_used[10]~91 at LCCOMB_X14_Y10_N16
A1L1015 = CARRY(DB2_dffe7a[7] & DB1_dffe7a[7] & !A1L1013 # !DB2_dffe7a[7] & (DB1_dffe7a[7] # !A1L1013));


--A1L1017 is syncd_write_used[10]~93 at LCCOMB_X14_Y10_N18
A1L1017 = CARRY(DB1_dffe7a[8] & DB2_dffe7a[8] & !A1L1015 # !DB1_dffe7a[8] & (DB2_dffe7a[8] # !A1L1015));


--A1L1019 is syncd_write_used[10]~95 at LCCOMB_X14_Y10_N20
A1L1019 = CARRY(DB1_dffe7a[9] & (!A1L1017 # !DB2_dffe7a[9]) # !DB1_dffe7a[9] & !DB2_dffe7a[9] & !A1L1017);


--A1L1020 is syncd_write_used[10]~96 at LCCOMB_X14_Y10_N22
A1L1020 = V1_delayed_wrptr_g[10] $ A1L1019 $ DB1_dffe7a[10];


--K1_parity_ff is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff at LCFF_X19_Y5_N3
K1_parity_ff = DFFEAS(K1_parity, BCLK, GLOBAL(H1L24),  ,  ,  ,  ,  ,  );


--K1_parity is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity at LCCOMB_X19_Y5_N2
K1_parity = K1_parity_ff & (H1_rdcnt_addr_ena $ VCC) # !K1_parity_ff & H1_rdcnt_addr_ena & VCC;

--K1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity~COUT at LCCOMB_X19_Y5_N2
K1L40 = CARRY(K1_parity_ff & H1_rdcnt_addr_ena);


--K1_countera0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera0 at LCCOMB_X19_Y5_N4
K1_countera0 = H1_rdcnt_addr_ena & (K1L40 $ (GND # !K1_power_modified_counter_values[0])) # !H1_rdcnt_addr_ena & (K1_power_modified_counter_values[0] # GND);

--K1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera0~COUT at LCCOMB_X19_Y5_N4
K1L15 = CARRY(!K1L40 # !H1_rdcnt_addr_ena);


--K1_countera1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera1 at LCCOMB_X19_Y5_N6
K1_countera1 = K1L15 & K1_power_modified_counter_values[1] & (VCC) # !K1L15 & (K1_power_modified_counter_values[0] $ (K1_power_modified_counter_values[1] # GND));

--K1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera1~COUT at LCCOMB_X19_Y5_N6
K1L17 = CARRY(!K1_power_modified_counter_values[0] & !K1L15);


--K1_countera2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera2 at LCCOMB_X19_Y5_N8
K1_countera2 = K1L17 & (K1_power_modified_counter_values[1] $ (K1_power_modified_counter_values[2] & VCC)) # !K1L17 & (K1_power_modified_counter_values[2] # GND);

--K1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera2~COUT at LCCOMB_X19_Y5_N8
K1L19 = CARRY(K1_power_modified_counter_values[1] # !K1L17);


--K1_countera3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera3 at LCCOMB_X19_Y5_N10
K1_countera3 = K1L19 & K1_power_modified_counter_values[3] & (VCC) # !K1L19 & (K1_power_modified_counter_values[2] $ (K1_power_modified_counter_values[3] # GND));

--K1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera3~COUT at LCCOMB_X19_Y5_N10
K1L21 = CARRY(!K1_power_modified_counter_values[2] & !K1L19);


--K1_countera4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera4 at LCCOMB_X19_Y5_N12
K1_countera4 = K1L21 & (K1_power_modified_counter_values[3] $ (K1_power_modified_counter_values[4] & VCC)) # !K1L21 & (K1_power_modified_counter_values[4] # GND);

--K1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera4~COUT at LCCOMB_X19_Y5_N12
K1L23 = CARRY(K1_power_modified_counter_values[3] # !K1L21);


--K1_countera5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera5 at LCCOMB_X19_Y5_N14
K1_countera5 = K1L23 & (K1_power_modified_counter_values[5] & VCC) # !K1L23 & (K1_power_modified_counter_values[4] $ (K1_power_modified_counter_values[5] # GND));

--K1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera5~COUT at LCCOMB_X19_Y5_N14
K1L25 = CARRY(!K1_power_modified_counter_values[4] & !K1L23);


--K1_countera6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera6 at LCCOMB_X19_Y5_N16
K1_countera6 = K1L25 & (K1_power_modified_counter_values[5] $ (K1_power_modified_counter_values[6] & VCC)) # !K1L25 & (K1_power_modified_counter_values[6] # GND);

--K1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera6~COUT at LCCOMB_X19_Y5_N16
K1L27 = CARRY(K1_power_modified_counter_values[5] # !K1L25);


--K1_countera7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera7 at LCCOMB_X19_Y5_N18
K1_countera7 = K1L27 & (K1_power_modified_counter_values[7] & VCC) # !K1L27 & (K1_power_modified_counter_values[6] $ (K1_power_modified_counter_values[7] # GND));

--K1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera7~COUT at LCCOMB_X19_Y5_N18
K1L29 = CARRY(!K1_power_modified_counter_values[6] & !K1L27);


--K1_countera8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera8 at LCCOMB_X19_Y5_N20
K1_countera8 = K1L29 & (K1_power_modified_counter_values[7] $ (K1_power_modified_counter_values[8] & VCC)) # !K1L29 & (K1_power_modified_counter_values[8] # GND);

--K1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera8~COUT at LCCOMB_X19_Y5_N20
K1L31 = CARRY(K1_power_modified_counter_values[7] # !K1L29);


--K1_countera9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera9 at LCCOMB_X19_Y5_N22
K1_countera9 = K1L31 & (K1_power_modified_counter_values[9] & VCC) # !K1L31 & (K1_power_modified_counter_values[8] $ (K1_power_modified_counter_values[9] # GND));

--K1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera9~COUT at LCCOMB_X19_Y5_N22
K1L33 = CARRY(!K1_power_modified_counter_values[8] & !K1L31);


--K1_countera10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera10 at LCCOMB_X19_Y5_N24
K1_countera10 = K1L33 & (K1_power_modified_counter_values[9] $ (K1_power_modified_counter_values[10] & VCC)) # !K1L33 & (K1_power_modified_counter_values[10] # GND);

--K1L35 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera10~COUT at LCCOMB_X19_Y5_N24
K1L35 = CARRY(K1_power_modified_counter_values[9] # !K1L33);


--K1_countera11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera11 at LCCOMB_X19_Y5_N26
K1_countera11 = K1_power_modified_counter_values[11] $ !K1L35;


--H1_rdaclr is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr at LCFF_X27_Y6_N25
H1_rdaclr = DFFEAS(H1L25, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.00111 is state_PWM.00111 at LCFF_X20_Y6_N5
state_PWM.00111 = DFFEAS(A1L533, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.01011 is state_PWM.01011 at LCFF_X26_Y8_N27
state_PWM.01011 = DFFEAS(A1L534, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L527 is Select~5649 at LCCOMB_X19_Y7_N16
A1L527 = state_PWM.00111 # !state_PWM.01011 & fifo_enable & state_PWM.00000;


--A1L528 is Select~5650 at LCCOMB_X19_Y5_N28
A1L528 = A1L527 # state_PWM.00011 # !A1L524 & !state_PWM.00000;


--H1_delayed_wrptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[6] at LCFF_X22_Y4_N13
H1_delayed_wrptr_g[6] = DFFEAS(H1L13, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[11] at LCFF_X22_Y4_N23
H1_delayed_wrptr_g[11] = DFFEAS(H1L20, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[9] at LCFF_X20_Y4_N13
H1_delayed_wrptr_g[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_wrptr_g[9],  ,  , VCC);


--H1_delayed_wrptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[5] at LCFF_X20_Y4_N5
H1_delayed_wrptr_g[5] = DFFEAS(H1L11, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[7] at LCFF_X18_Y4_N31
H1_delayed_wrptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_wrptr_g[7],  ,  , VCC);


--H1_delayed_wrptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[1] at LCFF_X18_Y5_N17
H1_delayed_wrptr_g[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_wrptr_g[1],  ,  , VCC);


--H1_delayed_wrptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[3] at LCFF_X20_Y4_N25
H1_delayed_wrptr_g[3] = DFFEAS(H1L8, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[4] at LCFF_X20_Y4_N11
H1_delayed_wrptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_wrptr_g[4],  ,  , VCC);


--H1_delayed_wrptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[0] at LCFF_X22_Y4_N27
H1_delayed_wrptr_g[0] = DFFEAS(H1L3, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[10] at LCFF_X18_Y4_N7
H1_delayed_wrptr_g[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , H1_wrptr_g[10],  ,  , VCC);


--H1_delayed_wrptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[8] at LCFF_X20_Y4_N27
H1_delayed_wrptr_g[8] = DFFEAS(H1L16, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[2] at LCFF_X21_Y4_N9
H1_delayed_wrptr_g[2] = DFFEAS(H1L6, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[10] at LCFF_X18_Y4_N13
N4_dffe5a[10] = DFFEAS(N4L18, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[10] at LCFF_X18_Y2_N13
N3_dffe5a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , L4_xor10,  ,  , VCC);


--N4_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[9] at LCFF_X17_Y3_N29
N4_dffe5a[9] = DFFEAS(N4L16, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[9] at LCFF_X19_Y2_N1
N3_dffe5a[9] = DFFEAS(N3L15, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[8] at LCFF_X17_Y3_N27
N4_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , L3_xor8,  ,  , VCC);


--N3_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[8] at LCFF_X18_Y2_N15
N3_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , L4_xor8,  ,  , VCC);


--N4_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[7] at LCFF_X17_Y3_N19
N4_dffe5a[7] = DFFEAS(N4L13, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[7] at LCFF_X18_Y3_N21
N3_dffe5a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , L4_xor7,  ,  , VCC);


--N4_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[6] at LCFF_X17_Y3_N21
N4_dffe5a[6] = DFFEAS(L3_xor6, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[6] at LCFF_X18_Y3_N9
N3_dffe5a[6] = DFFEAS(L4_xor6, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[5] at LCFF_X17_Y3_N25
N4_dffe5a[5] = DFFEAS(N4L10, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[5] at LCFF_X18_Y3_N19
N3_dffe5a[5] = DFFEAS(N3L10, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[4] at LCFF_X18_Y5_N7
N4_dffe5a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , L3_xor4,  ,  , VCC);


--N3_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[4] at LCFF_X18_Y3_N29
N3_dffe5a[4] = DFFEAS(N3L8, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[3] at LCFF_X18_Y5_N31
N4_dffe5a[3] = DFFEAS(L3_xor3, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[3] at LCFF_X18_Y3_N7
N3_dffe5a[3] = DFFEAS(L4_xor3, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[2] at LCFF_X18_Y5_N19
N4_dffe5a[2] = DFFEAS(N4L6, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[2] at LCFF_X18_Y3_N25
N3_dffe5a[2] = DFFEAS(N3L5, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[1] at LCFF_X18_Y5_N13
N4_dffe5a[1] = DFFEAS(N4L4, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[1] at LCFF_X20_Y3_N17
N3_dffe5a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L84),  ,  ,  , L4_xor1,  ,  , VCC);


--N4_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[0] at LCFF_X18_Y5_N15
N4_dffe5a[0] = DFFEAS(L3_xor0, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[0] at LCFF_X20_Y3_N9
N3_dffe5a[0] = DFFEAS(L4_xor0, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--A1L1025 is synced_Rx_used[4]~183 at LCCOMB_X19_Y2_N6
A1L1025 = CARRY(N4_dffe5a[0] # !N3_dffe5a[0]);


--A1L1027 is synced_Rx_used[4]~185 at LCCOMB_X19_Y2_N8
A1L1027 = CARRY(N4_dffe5a[1] & N3_dffe5a[1] & !A1L1025 # !N4_dffe5a[1] & (N3_dffe5a[1] # !A1L1025));


--A1L1029 is synced_Rx_used[4]~187 at LCCOMB_X19_Y2_N10
A1L1029 = CARRY(N3_dffe5a[2] & N4_dffe5a[2] & !A1L1027 # !N3_dffe5a[2] & (N4_dffe5a[2] # !A1L1027));


--A1L1031 is synced_Rx_used[4]~189 at LCCOMB_X19_Y2_N12
A1L1031 = CARRY(N4_dffe5a[3] & N3_dffe5a[3] & !A1L1029 # !N4_dffe5a[3] & (N3_dffe5a[3] # !A1L1029));


--A1L1032 is synced_Rx_used[4]~190 at LCCOMB_X19_Y2_N14
A1L1032 = (N3_dffe5a[4] $ N4_dffe5a[4] $ A1L1031) # GND;

--A1L1033 is synced_Rx_used[4]~191 at LCCOMB_X19_Y2_N14
A1L1033 = CARRY(N3_dffe5a[4] & N4_dffe5a[4] & !A1L1031 # !N3_dffe5a[4] & (N4_dffe5a[4] # !A1L1031));


--A1L1036 is synced_Rx_used[5]~192 at LCCOMB_X19_Y2_N16
A1L1036 = N4_dffe5a[5] & (N3_dffe5a[5] & !A1L1033 # !N3_dffe5a[5] & A1L1033 & VCC) # !N4_dffe5a[5] & (N3_dffe5a[5] & (A1L1033 # GND) # !N3_dffe5a[5] & !A1L1033);

--A1L1037 is synced_Rx_used[5]~193 at LCCOMB_X19_Y2_N16
A1L1037 = CARRY(N4_dffe5a[5] & N3_dffe5a[5] & !A1L1033 # !N4_dffe5a[5] & (N3_dffe5a[5] # !A1L1033));


--A1L1039 is synced_Rx_used[6]~194 at LCCOMB_X19_Y2_N18
A1L1039 = (N4_dffe5a[6] $ N3_dffe5a[6] $ A1L1037) # GND;

--A1L1040 is synced_Rx_used[6]~195 at LCCOMB_X19_Y2_N18
A1L1040 = CARRY(N4_dffe5a[6] & (!A1L1037 # !N3_dffe5a[6]) # !N4_dffe5a[6] & !N3_dffe5a[6] & !A1L1037);


--A1L1042 is synced_Rx_used[7]~196 at LCCOMB_X19_Y2_N20
A1L1042 = N3_dffe5a[7] & (N4_dffe5a[7] & !A1L1040 # !N4_dffe5a[7] & (A1L1040 # GND)) # !N3_dffe5a[7] & (N4_dffe5a[7] & A1L1040 & VCC # !N4_dffe5a[7] & !A1L1040);

--A1L1043 is synced_Rx_used[7]~197 at LCCOMB_X19_Y2_N20
A1L1043 = CARRY(N3_dffe5a[7] & (!A1L1040 # !N4_dffe5a[7]) # !N3_dffe5a[7] & !N4_dffe5a[7] & !A1L1040);


--A1L1045 is synced_Rx_used[8]~198 at LCCOMB_X19_Y2_N22
A1L1045 = (N3_dffe5a[8] $ N4_dffe5a[8] $ A1L1043) # GND;

--A1L1046 is synced_Rx_used[8]~199 at LCCOMB_X19_Y2_N22
A1L1046 = CARRY(N3_dffe5a[8] & N4_dffe5a[8] & !A1L1043 # !N3_dffe5a[8] & (N4_dffe5a[8] # !A1L1043));


--A1L1048 is synced_Rx_used[9]~200 at LCCOMB_X19_Y2_N24
A1L1048 = N4_dffe5a[9] & (N3_dffe5a[9] & !A1L1046 # !N3_dffe5a[9] & A1L1046 & VCC) # !N4_dffe5a[9] & (N3_dffe5a[9] & (A1L1046 # GND) # !N3_dffe5a[9] & !A1L1046);

--A1L1049 is synced_Rx_used[9]~201 at LCCOMB_X19_Y2_N24
A1L1049 = CARRY(N4_dffe5a[9] & N3_dffe5a[9] & !A1L1046 # !N4_dffe5a[9] & (N3_dffe5a[9] # !A1L1046));


--A1L1051 is synced_Rx_used[10]~202 at LCCOMB_X19_Y2_N26
A1L1051 = (N3_dffe5a[10] $ N4_dffe5a[10] $ A1L1049) # GND;

--A1L1052 is synced_Rx_used[10]~203 at LCCOMB_X19_Y2_N26
A1L1052 = CARRY(N3_dffe5a[10] & N4_dffe5a[10] & !A1L1049 # !N3_dffe5a[10] & (N4_dffe5a[10] # !A1L1049));


--N3_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[11] at LCFF_X19_Y2_N5
N3_dffe5a[11] = DFFEAS(N3L18, GLOBAL(A1L84),  ,  ,  ,  ,  ,  ,  );


--A1L1055 is synced_Rx_used[11]~204 at LCCOMB_X19_Y2_N28
A1L1055 = N3_dffe5a[11] $ A1L1052 $ !H1_delayed_wrptr_g[11];


--Rx_register[7] is Rx_register[7] at LCFF_X6_Y6_N17
Rx_register[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L39),  ,  , state_FX.001, A1L56,  ,  , VCC);


--Rx_register[6] is Rx_register[6] at LCFF_X6_Y6_N7
Rx_register[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L39),  ,  , state_FX.001, A1L54,  ,  , VCC);


--Rx_register[5] is Rx_register[5] at LCFF_X6_Y6_N13
Rx_register[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L39),  ,  , state_FX.001, A1L52,  ,  , VCC);


--Rx_register[4] is Rx_register[4] at LCFF_X6_Y6_N23
Rx_register[4] = DFFEAS(A1L498, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--Rx_register[3] is Rx_register[3] at LCFF_X6_Y6_N15
Rx_register[3] = DFFEAS(A1L496, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--Rx_register[2] is Rx_register[2] at LCFF_X6_Y6_N11
Rx_register[2] = DFFEAS(A1L494, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--Rx_register[1] is Rx_register[1] at LCFF_X6_Y6_N27
Rx_register[1] = DFFEAS(A1L492, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--Rx_register[0] is Rx_register[0] at LCFF_X6_Y6_N29
Rx_register[0] = DFFEAS(A1L490, GLOBAL(A1L39),  ,  , state_FX.001,  ,  ,  ,  );


--state_PWM.00010 is state_PWM.00010 at LCFF_X19_Y6_N25
state_PWM.00010 = DFFEAS(A1L535, !BCLK,  ,  ,  ,  ,  ,  ,  );


--sync_count[0] is sync_count[0] at LCFF_X19_Y6_N3
sync_count[0] = DFFEAS(A1L970, !BCLK,  ,  , A1L997,  ,  , A1L994,  );


--sync_count[1] is sync_count[1] at LCFF_X19_Y6_N5
sync_count[1] = DFFEAS(A1L973, !BCLK,  ,  , A1L997,  ,  , A1L994,  );


--sync_count[2] is sync_count[2] at LCFF_X19_Y6_N7
sync_count[2] = DFFEAS(A1L976, !BCLK,  ,  , A1L997,  ,  , A1L994,  );


--sync_count[3] is sync_count[3] at LCFF_X19_Y6_N9
sync_count[3] = DFFEAS(A1L979, !BCLK,  ,  , A1L997,  ,  , A1L994,  );


--A1L876 is rtl~363 at LCCOMB_X19_Y6_N26
A1L876 = sync_count[2] & sync_count[3] & sync_count[1] & sync_count[0];


--sync_count[4] is sync_count[4] at LCFF_X19_Y6_N11
sync_count[4] = DFFEAS(A1L982, !BCLK,  ,  , A1L997,  ,  , A1L994,  );


--sync_count[5] is sync_count[5] at LCFF_X19_Y6_N13
sync_count[5] = DFFEAS(A1L985, !BCLK,  ,  , A1L997,  ,  , A1L994,  );


--sync_count[6] is sync_count[6] at LCFF_X19_Y6_N15
sync_count[6] = DFFEAS(A1L988, !BCLK,  ,  , A1L997,  ,  , A1L994,  );


--sync_count[7] is sync_count[7] at LCFF_X19_Y6_N17
sync_count[7] = DFFEAS(A1L991, !BCLK,  ,  , A1L997,  ,  , A1L994,  );


--A1L877 is rtl~364 at LCCOMB_X19_Y6_N20
A1L877 = sync_count[5] & sync_count[6] & sync_count[7] & sync_count[4];


--sync_count[8] is sync_count[8] at LCFF_X19_Y6_N19
sync_count[8] = DFFEAS(A1L995, !BCLK,  ,  , A1L997,  ,  , A1L994,  );


--A1L529 is Select~5651 at LCCOMB_X19_Y6_N22
A1L529 = state_PWM.00010 & A1L876 & A1L877 & !sync_count[8];


--byte_count[0] is byte_count[0] at LCFF_X20_Y6_N11
byte_count[0] = DFFEAS(A1L746, !BCLK,  ,  , A1L764,  ,  , !state_PWM.01100,  );


--byte_count[1] is byte_count[1] at LCFF_X20_Y6_N13
byte_count[1] = DFFEAS(A1L749, !BCLK,  ,  , A1L764,  ,  , !state_PWM.01100,  );


--byte_count[2] is byte_count[2] at LCFF_X20_Y6_N15
byte_count[2] = DFFEAS(A1L752, !BCLK,  ,  , A1L764,  ,  , !state_PWM.01100,  );


--byte_count[3] is byte_count[3] at LCFF_X20_Y6_N17
byte_count[3] = DFFEAS(A1L755, !BCLK,  ,  , A1L764,  ,  , !state_PWM.01100,  );


--A1L878 is rtl~365 at LCCOMB_X20_Y7_N6
A1L878 = byte_count[2] & byte_count[1] & byte_count[0] & byte_count[3];


--byte_count[4] is byte_count[4] at LCFF_X20_Y6_N19
byte_count[4] = DFFEAS(A1L758, !BCLK,  ,  , A1L764,  ,  , !state_PWM.01100,  );


--byte_count[5] is byte_count[5] at LCFF_X20_Y6_N21
byte_count[5] = DFFEAS(A1L761, !BCLK,  ,  , A1L764,  ,  , !state_PWM.01100,  );


--byte_count[6] is byte_count[6] at LCFF_X20_Y6_N23
byte_count[6] = DFFEAS(A1L765, !BCLK,  ,  , A1L764,  ,  , !state_PWM.01100,  );


--A1L867 is rtl~6 at LCCOMB_X20_Y7_N10
A1L867 = A1L878 & !byte_count[6] & byte_count[4] & byte_count[5];


--state_PWM.01101 is state_PWM.01101 at LCFF_X20_Y6_N27
state_PWM.01101 = DFFEAS(A1L536, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[4] is synced_Rx_used[4] at LCFF_X27_Y6_N27
synced_Rx_used[4] = DFFEAS(A1L1034, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[5] is synced_Rx_used[5] at LCFF_X19_Y2_N17
synced_Rx_used[5] = DFFEAS(A1L1036, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[6] is synced_Rx_used[6] at LCFF_X19_Y2_N19
synced_Rx_used[6] = DFFEAS(A1L1039, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[7] is synced_Rx_used[7] at LCFF_X19_Y2_N21
synced_Rx_used[7] = DFFEAS(A1L1042, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[8] is synced_Rx_used[8] at LCFF_X19_Y2_N23
synced_Rx_used[8] = DFFEAS(A1L1045, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[9] is synced_Rx_used[9] at LCFF_X19_Y2_N25
synced_Rx_used[9] = DFFEAS(A1L1048, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L267 is LessThan~238 at LCCOMB_X19_Y2_N2
A1L267 = synced_Rx_used[9] # synced_Rx_used[6] # synced_Rx_used[7] # synced_Rx_used[8];


--A1L268 is LessThan~239 at LCCOMB_X19_Y2_N30
A1L268 = synced_Rx_used[4] # synced_Rx_used[5] # A1L267 # !A1L524;


--A1L530 is Select~5652 at LCCOMB_X20_Y6_N6
A1L530 = A1L529 # A1L268 & A1L867 & state_PWM.01101;


--I_PWM[15] is I_PWM[15] at LCFF_X27_Y5_N1
I_PWM[15] = DFFEAS(A1L173, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--state_PWM.01100 is state_PWM.01100 at LCFF_X19_Y7_N3
state_PWM.01100 = DFFEAS(A1L817, !BCLK,  ,  ,  ,  ,  , LB1_safe_q[8],  );


--A1L531 is Select~5653 at LCCOMB_X19_Y7_N18
A1L531 = LB1_safe_q[8] & state_PWM.01100;


--I_PWM[14] is I_PWM[14] at LCFF_X27_Y5_N7
I_PWM[14] = DFFEAS(A1L171, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[13] is I_PWM[13] at LCFF_X27_Y5_N23
I_PWM[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[13],  ,  , VCC);


--I_PWM[12] is I_PWM[12] at LCFF_X27_Y5_N19
I_PWM[12] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[12],  ,  , VCC);


--I_PWM[11] is I_PWM[11] at LCFF_X27_Y5_N9
I_PWM[11] = DFFEAS(A1L167, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[10] is I_PWM[10] at LCFF_X27_Y5_N5
I_PWM[10] = DFFEAS(A1L165, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[9] is I_PWM[9] at LCFF_X27_Y5_N25
I_PWM[9] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[9],  ,  , VCC);


--I_PWM[8] is I_PWM[8] at LCFF_X27_Y5_N15
I_PWM[8] = DFFEAS(A1L162, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[7] is I_PWM[7] at LCFF_X27_Y5_N3
I_PWM[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[7],  ,  , VCC);


--I_PWM[6] is I_PWM[6] at LCFF_X27_Y5_N27
I_PWM[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[6],  ,  , VCC);


--I_PWM[5] is I_PWM[5] at LCFF_X26_Y5_N23
I_PWM[5] = DFFEAS(A1L158, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[4] is I_PWM[4] at LCFF_X27_Y5_N29
I_PWM[4] = DFFEAS(A1L156, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[3] is I_PWM[3] at LCFF_X27_Y5_N13
I_PWM[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[3],  ,  , VCC);


--I_PWM[2] is I_PWM[2] at LCFF_X27_Y5_N31
I_PWM[2] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[2],  ,  , VCC);


--I_PWM[1] is I_PWM[1] at LCFF_X27_Y5_N21
I_PWM[1] = DFFEAS(A1L152, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[0] is I_PWM[0] at LCFF_X27_Y5_N11
I_PWM[0] = DFFEAS(A1L150, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--Q_PWM[15] is Q_PWM[15] at LCFF_X27_Y10_N27
Q_PWM[15] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[15],  ,  , VCC);


--Q_PWM[14] is Q_PWM[14] at LCFF_X27_Y2_N1
Q_PWM[14] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[14],  ,  , VCC);


--Q_PWM[13] is Q_PWM[13] at LCFF_X27_Y8_N17
Q_PWM[13] = DFFEAS(A1L356, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[12] is Q_PWM[12] at LCFF_X27_Y10_N17
Q_PWM[12] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[12],  ,  , VCC);


--Q_PWM[11] is Q_PWM[11] at LCFF_X27_Y2_N29
Q_PWM[11] = DFFEAS(A1L353, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[10] is Q_PWM[10] at LCFF_X27_Y8_N27
Q_PWM[10] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[10],  ,  , VCC);


--Q_PWM[9] is Q_PWM[9] at LCFF_X27_Y8_N21
Q_PWM[9] = DFFEAS(A1L350, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[8] is Q_PWM[8] at LCFF_X27_Y2_N13
Q_PWM[8] = DFFEAS(A1L348, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[7] is Q_PWM[7] at LCFF_X27_Y8_N5
Q_PWM[7] = DFFEAS(A1L346, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[6] is Q_PWM[6] at LCFF_X27_Y8_N11
Q_PWM[6] = DFFEAS(A1L344, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[5] is Q_PWM[5] at LCFF_X27_Y2_N27
Q_PWM[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[5],  ,  , VCC);


--Q_PWM[4] is Q_PWM[4] at LCFF_X27_Y2_N3
Q_PWM[4] = DFFEAS(A1L341, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[3] is Q_PWM[3] at LCFF_X25_Y5_N7
Q_PWM[3] = DFFEAS(A1L339, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[2] is Q_PWM[2] at LCFF_X27_Y2_N31
Q_PWM[2] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[2],  ,  , VCC);


--Q_PWM[1] is Q_PWM[1] at LCFF_X27_Y8_N3
Q_PWM[1] = DFFEAS(A1L336, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[0] is Q_PWM[0] at LCFF_X27_Y8_N19
Q_PWM[0] = DFFEAS(A1L334, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--B1L24 is I2SAudioOut:I2SAO|Select~170 at LCCOMB_X13_Y7_N28
B1L24 = LB1_safe_q[8] & (!A1L866 # !B1_TLV_state.100) # !LB1_safe_q[8] & B1_TLV_state.000 & (!A1L866 # !B1_TLV_state.100);


--state_PWM.01000 is state_PWM.01000 at LCFF_X26_Y8_N29
state_PWM.01000 = DFFEAS(A1L923, !BCLK,  ,  ,  ,  ,  ,  ,  );


--B1L92 is I2SAudioOut:I2SAO|reduce_or~13 at LCCOMB_X14_Y7_N20
B1L92 = B1_TLV_state.001 # !B1_TLV_state.000;


--B1L25 is I2SAudioOut:I2SAO|Select~171 at LCCOMB_X13_Y7_N2
B1L25 = LB1_safe_q[8] & B1_TLV_state.010 & (A1L866) # !LB1_safe_q[8] & (B1_TLV_state.011 # B1_TLV_state.010 & A1L866);


--V1_p0addr is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|p0addr at LCFF_X19_Y12_N11
V1_p0addr = DFFEAS(V1L21, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--V1_rdptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2] at LCFF_X18_Y12_N27
V1_rdptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  , V1L26, X1_power_modified_counter_values[2],  ,  , VCC);


--V1_rdptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4] at LCFF_X18_Y12_N15
V1_rdptr_g[4] = DFFEAS(V1L41, GLOBAL(A1L721),  ,  , V1L26,  ,  ,  ,  );


--GB1_dffe8a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4] at LCFF_X18_Y12_N29
GB1_dffe8a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  ,  , GB1_dffe7a[4],  ,  , VCC);


--GB1_dffe8a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2] at LCFF_X19_Y12_N5
GB1_dffe8a[2] = DFFEAS(GB1L29, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--V1L27 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~77 at LCCOMB_X18_Y12_N28
V1L27 = GB1_dffe8a[2] & V1_rdptr_g[2] & (V1_rdptr_g[4] $ !GB1_dffe8a[4]) # !GB1_dffe8a[2] & !V1_rdptr_g[2] & (V1_rdptr_g[4] $ !GB1_dffe8a[4]);


--V1_rdptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] at LCFF_X17_Y12_N7
V1_rdptr_g[8] = DFFEAS(V1L48, GLOBAL(A1L721),  ,  , V1L26,  ,  ,  ,  );


--V1_rdptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10] at LCFF_X17_Y12_N1
V1_rdptr_g[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  , V1L26, X1_power_modified_counter_values[10],  ,  , VCC);


--GB1_dffe8a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10] at LCFF_X17_Y12_N5
GB1_dffe8a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  ,  , GB1_dffe7a[10],  ,  , VCC);


--GB1_dffe8a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8] at LCFF_X17_Y12_N3
GB1_dffe8a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  ,  , GB1_dffe7a[8],  ,  , VCC);


--V1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78 at LCCOMB_X17_Y12_N4
V1L28 = V1_rdptr_g[8] & GB1_dffe8a[8] & (GB1_dffe8a[10] $ !V1_rdptr_g[10]) # !V1_rdptr_g[8] & !GB1_dffe8a[8] & (GB1_dffe8a[10] $ !V1_rdptr_g[10]);


--V1_rdptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9] at LCFF_X18_Y12_N13
V1_rdptr_g[9] = DFFEAS(V1L50, GLOBAL(A1L721),  ,  , V1L26,  ,  ,  ,  );


--V1_rdptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0] at LCFF_X18_Y12_N31
V1_rdptr_g[0] = DFFEAS(V1L35, GLOBAL(A1L721),  ,  , V1L26,  ,  ,  ,  );


--GB1_dffe8a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[0] at LCFF_X18_Y12_N19
GB1_dffe8a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  ,  , GB1_dffe7a[0],  ,  , VCC);


--GB1_dffe8a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9] at LCFF_X18_Y12_N9
GB1_dffe8a[9] = DFFEAS(GB1L38, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--V1L29 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~79 at LCCOMB_X18_Y12_N18
V1L29 = V1_rdptr_g[9] & GB1_dffe8a[9] & (GB1_dffe8a[0] $ !V1_rdptr_g[0]) # !V1_rdptr_g[9] & !GB1_dffe8a[9] & (GB1_dffe8a[0] $ !V1_rdptr_g[0]);


--V1_rdptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6] at LCFF_X18_Y12_N11
V1_rdptr_g[6] = DFFEAS(V1L44, GLOBAL(A1L721),  ,  , V1L26,  ,  ,  ,  );


--V1_rdptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] at LCFF_X18_Y12_N23
V1_rdptr_g[7] = DFFEAS(V1L46, GLOBAL(A1L721),  ,  , V1L26,  ,  ,  ,  );


--GB1_dffe8a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7] at LCFF_X18_Y12_N25
GB1_dffe8a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  ,  , GB1_dffe7a[7],  ,  , VCC);


--GB1_dffe8a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6] at LCFF_X18_Y12_N21
GB1_dffe8a[6] = DFFEAS(GB1L34, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--V1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80 at LCCOMB_X18_Y12_N24
V1L30 = GB1_dffe8a[6] & V1_rdptr_g[6] & (V1_rdptr_g[7] $ !GB1_dffe8a[7]) # !GB1_dffe8a[6] & !V1_rdptr_g[6] & (V1_rdptr_g[7] $ !GB1_dffe8a[7]);


--V1L31 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 at LCCOMB_X18_Y12_N6
V1L31 = V1L30 & V1L29 & V1L28 & V1L27;


--V1_rdptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3] at LCFF_X15_Y12_N13
V1_rdptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  , V1L26, X1_power_modified_counter_values[3],  ,  , VCC);


--V1_rdptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1] at LCFF_X18_Y12_N17
V1_rdptr_g[1] = DFFEAS(V1L37, GLOBAL(A1L721),  ,  , V1L26,  ,  ,  ,  );


--GB1_dffe8a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1] at LCFF_X19_Y12_N29
GB1_dffe8a[1] = DFFEAS(GB1L27, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe8a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[3] at LCFF_X18_Y12_N3
GB1_dffe8a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  ,  , GB1_dffe7a[3],  ,  , VCC);


--V1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~82 at LCCOMB_X18_Y12_N2
V1L32 = V1_rdptr_g[1] & GB1_dffe8a[1] & (GB1_dffe8a[3] $ !V1_rdptr_g[3]) # !V1_rdptr_g[1] & !GB1_dffe8a[1] & (GB1_dffe8a[3] $ !V1_rdptr_g[3]);


--V1_rdptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[5] at LCFF_X18_Y11_N1
V1_rdptr_g[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  , V1L26, X1_power_modified_counter_values[5],  ,  , VCC);


--GB1_dffe8a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5] at LCFF_X18_Y12_N1
GB1_dffe8a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L721),  ,  ,  , GB1_dffe7a[5],  ,  , VCC);


--V1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 at LCCOMB_X18_Y12_N0
V1L26 = V1_rdptr_g[5] $ GB1_dffe8a[5] # !V1L32 # !V1L31;


--V1_rdcnt_addr_ena is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena at LCCOMB_X18_Y12_N4
V1_rdcnt_addr_ena = V1L26 # !V1_p0addr;


--JB1_dffe13a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2] at LCFF_X15_Y11_N1
JB1_dffe13a[2] = DFFEAS(JB1L27, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe13a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4] at LCFF_X15_Y11_N13
JB1_dffe13a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , JB1_dffe12a[4],  ,  , VCC);


--AB1_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4] at LCFF_X14_Y11_N13
AB1_power_modified_counter_values[4] = DFFEAS(AB1_countera4, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2] at LCFF_X14_Y11_N9
AB1_power_modified_counter_values[2] = DFFEAS(AB1_countera2, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1L53 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~70 at LCCOMB_X15_Y11_N12
V1L53 = AB1_power_modified_counter_values[4] & JB1_dffe13a[4] & (JB1_dffe13a[2] $ !AB1_power_modified_counter_values[2]) # !AB1_power_modified_counter_values[4] & !JB1_dffe13a[4] & (JB1_dffe13a[2] $ !AB1_power_modified_counter_values[2]);


--JB1_dffe13a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8] at LCFF_X14_Y12_N1
JB1_dffe13a[8] = DFFEAS(JB1L35, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe13a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10] at LCFF_X14_Y12_N7
JB1_dffe13a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , JB1_dffe12a[10],  ,  , VCC);


--AB1_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] at LCFF_X14_Y11_N25
AB1_power_modified_counter_values[10] = DFFEAS(AB1_countera10, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8] at LCFF_X14_Y11_N21
AB1_power_modified_counter_values[8] = DFFEAS(AB1_countera8, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1L54 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~71 at LCCOMB_X14_Y12_N6
V1L54 = AB1_power_modified_counter_values[8] & JB1_dffe13a[8] & (AB1_power_modified_counter_values[10] $ !JB1_dffe13a[10]) # !AB1_power_modified_counter_values[8] & !JB1_dffe13a[8] & (AB1_power_modified_counter_values[10] $ !JB1_dffe13a[10]);


--JB1_dffe13a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9] at LCFF_X14_Y12_N17
JB1_dffe13a[9] = DFFEAS(JB1L37, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9] at LCFF_X14_Y11_N23
AB1_power_modified_counter_values[9] = DFFEAS(AB1_countera9, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe13a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[0] at LCFF_X14_Y11_N27
JB1_dffe13a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , JB1_dffe12a[0],  ,  , VCC);


--AB1_counter_ffa[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0] at LCFF_X14_Y11_N5
AB1_counter_ffa[0] = DFFEAS(AB1_countera0, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1L55 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~72 at LCCOMB_X14_Y11_N26
V1L55 = JB1_dffe13a[9] & AB1_power_modified_counter_values[9] & (AB1_counter_ffa[0] $ JB1_dffe13a[0]) # !JB1_dffe13a[9] & !AB1_power_modified_counter_values[9] & (AB1_counter_ffa[0] $ JB1_dffe13a[0]);


--JB1_dffe13a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6] at LCFF_X15_Y10_N1
JB1_dffe13a[6] = DFFEAS(JB1L32, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe13a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7] at LCFF_X14_Y11_N1
JB1_dffe13a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , JB1_dffe12a[7],  ,  , VCC);


--AB1_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7] at LCFF_X14_Y11_N19
AB1_power_modified_counter_values[7] = DFFEAS(AB1_countera7, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6] at LCFF_X14_Y11_N17
AB1_power_modified_counter_values[6] = DFFEAS(AB1_countera6, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1L56 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~73 at LCCOMB_X14_Y11_N0
V1L56 = AB1_power_modified_counter_values[6] & JB1_dffe13a[6] & (JB1_dffe13a[7] $ !AB1_power_modified_counter_values[7]) # !AB1_power_modified_counter_values[6] & !JB1_dffe13a[6] & (JB1_dffe13a[7] $ !AB1_power_modified_counter_values[7]);


--V1L57 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~74 at LCCOMB_X14_Y11_N28
V1L57 = V1L55 & V1L56 & V1L53 & V1L54;


--JB1_dffe13a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3] at LCFF_X15_Y11_N21
JB1_dffe13a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , JB1_dffe12a[3],  ,  , VCC);


--JB1_dffe13a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[1] at LCFF_X15_Y11_N31
JB1_dffe13a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , JB1_dffe12a[1],  ,  , VCC);


--AB1_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1] at LCFF_X14_Y11_N7
AB1_power_modified_counter_values[1] = DFFEAS(AB1_countera1, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3] at LCFF_X14_Y11_N11
AB1_power_modified_counter_values[3] = DFFEAS(AB1_countera3, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1L58 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~75 at LCCOMB_X15_Y11_N30
V1L58 = JB1_dffe13a[3] & AB1_power_modified_counter_values[3] & (AB1_power_modified_counter_values[1] $ !JB1_dffe13a[1]) # !JB1_dffe13a[3] & !AB1_power_modified_counter_values[3] & (AB1_power_modified_counter_values[1] $ !JB1_dffe13a[1]);


--JB1_dffe13a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[5] at LCFF_X14_Y11_N31
JB1_dffe13a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , JB1_dffe12a[5],  ,  , VCC);


--AB1_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5] at LCFF_X14_Y11_N15
AB1_power_modified_counter_values[5] = DFFEAS(AB1_countera5, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1L52 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~0 at LCCOMB_X14_Y11_N30
V1L52 = V1L57 & V1L58 & (AB1_power_modified_counter_values[5] $ !JB1_dffe13a[5]);


--Tx_read_clock is Tx_read_clock at LCFF_X1_Y6_N21
Tx_read_clock = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L39),  ,  ,  , A1L538,  ,  , VCC);


--data_flag is data_flag at LCFF_X26_Y7_N31
data_flag = DFFEAS(A1L769, !BCLK, !GLOBAL(A1L768),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0] at LCFF_X17_Y12_N11
X1_power_modified_counter_values[0] = DFFEAS(X1_countera0, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1] at LCFF_X17_Y12_N13
X1_power_modified_counter_values[1] = DFFEAS(X1_countera1, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2] at LCFF_X17_Y12_N15
X1_power_modified_counter_values[2] = DFFEAS(X1_countera2, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3] at LCFF_X17_Y12_N17
X1_power_modified_counter_values[3] = DFFEAS(X1_countera3, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4] at LCFF_X17_Y12_N19
X1_power_modified_counter_values[4] = DFFEAS(X1_countera4, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5] at LCFF_X17_Y12_N21
X1_power_modified_counter_values[5] = DFFEAS(X1_countera5, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6] at LCFF_X17_Y12_N23
X1_power_modified_counter_values[6] = DFFEAS(X1_countera6, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7] at LCFF_X17_Y12_N25
X1_power_modified_counter_values[7] = DFFEAS(X1_countera7, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8] at LCFF_X17_Y12_N27
X1_power_modified_counter_values[8] = DFFEAS(X1_countera8, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9] at LCFF_X17_Y12_N29
X1_power_modified_counter_values[9] = DFFEAS(X1_countera9, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] at LCFF_X17_Y12_N31
X1_power_modified_counter_values[10] = DFFEAS(X1_countera10, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--register[0] is register[0] at LCFF_X22_Y6_N21
register[0] = DFFEAS(A1L823, BCLK,  ,  , A1L552,  ,  ,  ,  );


--V1_wrptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0] at LCFF_X13_Y10_N25
V1_wrptr_g[0] = DFFEAS(V1L62, GLOBAL(A1L768),  ,  , !V1L52,  ,  ,  ,  );


--V1_wrptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1] at LCFF_X13_Y10_N23
V1_wrptr_g[1] = DFFEAS(V1L64, GLOBAL(A1L768),  ,  , !V1L52,  ,  ,  ,  );


--V1_wrptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2] at LCFF_X13_Y10_N5
V1_wrptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  , !V1L52, AB1_power_modified_counter_values[2],  ,  , VCC);


--V1_wrptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3] at LCFF_X13_Y10_N21
V1_wrptr_g[3] = DFFEAS(V1L67, GLOBAL(A1L768),  ,  , !V1L52,  ,  ,  ,  );


--V1_wrptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4] at LCFF_X13_Y11_N31
V1_wrptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  , !V1L52, AB1_power_modified_counter_values[4],  ,  , VCC);


--V1_wrptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5] at LCFF_X13_Y11_N11
V1_wrptr_g[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  , !V1L52, AB1_power_modified_counter_values[5],  ,  , VCC);


--V1_wrptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6] at LCFF_X13_Y11_N5
V1_wrptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  , !V1L52, AB1_power_modified_counter_values[6],  ,  , VCC);


--V1_wrptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7] at LCFF_X13_Y11_N23
V1_wrptr_g[7] = DFFEAS(V1L72, GLOBAL(A1L768),  ,  , !V1L52,  ,  ,  ,  );


--V1_wrptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8] at LCFF_X13_Y11_N15
V1_wrptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  , !V1L52, AB1_power_modified_counter_values[8],  ,  , VCC);


--V1_wrptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9] at LCFF_X13_Y11_N21
V1_wrptr_g[9] = DFFEAS(V1L75, GLOBAL(A1L768),  ,  , !V1L52,  ,  ,  ,  );


--V1_wrptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10] at LCFF_X13_Y11_N13
V1_wrptr_g[10] = DFFEAS(V1L77, GLOBAL(A1L768),  ,  , !V1L52,  ,  ,  ,  );


--register[1] is register[1] at LCFF_X21_Y8_N21
register[1] = DFFEAS(A1L831, BCLK,  ,  , A1L830,  ,  ,  ,  );


--register[2] is register[2] at LCFF_X24_Y8_N15
register[2] = DFFEAS(A1L833, BCLK,  ,  , A1L830,  ,  ,  ,  );


--register[3] is register[3] at LCFF_X21_Y8_N15
register[3] = DFFEAS(A1L835, BCLK,  ,  , A1L830,  ,  ,  ,  );


--register[4] is register[4] at LCFF_X24_Y8_N7
register[4] = DFFEAS(A1L837, BCLK,  ,  , A1L830,  ,  ,  ,  );


--register[5] is register[5] at LCFF_X21_Y8_N7
register[5] = DFFEAS(A1L839, BCLK,  ,  , A1L830,  ,  ,  ,  );


--register[6] is register[6] at LCFF_X24_Y8_N19
register[6] = DFFEAS(A1L841, BCLK,  ,  , A1L830,  ,  ,  ,  );


--register[7] is register[7] at LCFF_X22_Y6_N11
register[7] = DFFEAS(A1L843, BCLK,  ,  , A1L552,  ,  ,  ,  );


--register[8] is register[8] at LCFF_X24_Y6_N29
register[8] = DFFEAS(A1L583, BCLK,  ,  , A1L861,  ,  ,  ,  );


--register[9] is register[9] at LCFF_X24_Y6_N3
register[9] = DFFEAS(A1L586, BCLK,  ,  , A1L861,  ,  ,  ,  );


--register[10] is register[10] at LCFF_X24_Y6_N15
register[10] = DFFEAS(A1L588, BCLK,  ,  , A1L861,  ,  ,  ,  );


--register[11] is register[11] at LCFF_X24_Y6_N19
register[11] = DFFEAS(A1L590, BCLK,  ,  , A1L861,  ,  ,  ,  );


--register[12] is register[12] at LCFF_X24_Y6_N31
register[12] = DFFEAS(A1L592, BCLK,  ,  , A1L861,  ,  ,  ,  );


--register[13] is register[13] at LCFF_X24_Y6_N7
register[13] = DFFEAS(A1L594, BCLK,  ,  , A1L861,  ,  ,  ,  );


--register[14] is register[14] at LCFF_X24_Y6_N11
register[14] = DFFEAS(A1L596, BCLK,  ,  , A1L861,  ,  ,  ,  );


--register[15] is register[15] at LCFF_X24_Y6_N13
register[15] = DFFEAS(A1L598, BCLK,  ,  , A1L861,  ,  ,  ,  );


--A1L532 is Select~5654 at LCCOMB_X1_Y6_N6
A1L532 = state_FX.010 & (syncd_write_used[10] # !A1L913 & FIFO_DATA_OUTPUT_ENABLE) # !state_FX.010 & (!A1L913 & FIFO_DATA_OUTPUT_ENABLE);


--BB1_xor9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor9 at LCCOMB_X13_Y11_N18
BB1_xor9 = V1_wrptr_g[9] $ V1_wrptr_g[10];


--BB2_xor9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor9 at LCCOMB_X14_Y12_N10
BB2_xor9 = JB1_dffe13a[9] $ JB1_dffe13a[10];


--BB1_xor8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor8 at LCCOMB_X13_Y11_N2
BB1_xor8 = V1_wrptr_g[8] $ V1_wrptr_g[9] $ V1_wrptr_g[10];


--BB2_xor8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor8 at LCCOMB_X14_Y12_N2
BB2_xor8 = JB1_dffe13a[8] $ JB1_dffe13a[9] $ JB1_dffe13a[10];


--BB1_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor7 at LCCOMB_X13_Y11_N16
BB1_xor7 = V1_wrptr_g[10] $ V1_wrptr_g[8] $ V1_wrptr_g[9] $ V1_wrptr_g[7];


--BB2_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor7 at LCCOMB_X14_Y12_N26
BB2_xor7 = JB1_dffe13a[10] $ JB1_dffe13a[7] $ JB1_dffe13a[9] $ JB1_dffe13a[8];


--BB1_xor6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor6 at LCCOMB_X13_Y11_N6
BB1_xor6 = V1_wrptr_g[6] $ BB1_xor7;


--BB2_xor6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor6 at LCCOMB_X14_Y10_N26
BB2_xor6 = BB2_xor7 $ JB1_dffe13a[6];


--BB1_xor5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor5 at LCCOMB_X13_Y11_N8
BB1_xor5 = V1_wrptr_g[5] $ V1_wrptr_g[6] $ BB1_xor7;


--BB2_xor5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor5 at LCCOMB_X15_Y11_N26
BB2_xor5 = JB1_dffe13a[6] $ JB1_dffe13a[5] $ BB2_xor7;


--BB1_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor4 at LCCOMB_X13_Y11_N26
BB1_xor4 = BB1_xor7 $ V1_wrptr_g[6] $ V1_wrptr_g[5] $ V1_wrptr_g[4];


--BB2_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor4 at LCCOMB_X15_Y11_N24
BB2_xor4 = JB1_dffe13a[4] $ BB2_xor7 $ JB1_dffe13a[5] $ JB1_dffe13a[6];


--BB1_xor3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor3 at LCCOMB_X13_Y10_N30
BB1_xor3 = V1_wrptr_g[3] $ BB1_xor4;


--BB2_xor3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor3 at LCCOMB_X15_Y11_N2
BB2_xor3 = JB1_dffe13a[3] $ BB2_xor4;


--BB1_xor2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 at LCCOMB_X13_Y10_N10
BB1_xor2 = V1_wrptr_g[3] $ V1_wrptr_g[2] $ BB1_xor4;


--BB2_xor2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2 at LCCOMB_X15_Y11_N10
BB2_xor2 = JB1_dffe13a[3] $ JB1_dffe13a[2] $ BB2_xor4;


--BB1_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 at LCCOMB_X13_Y10_N16
BB1_xor1 = V1_wrptr_g[3] $ BB1_xor4 $ V1_wrptr_g[1] $ V1_wrptr_g[2];


--BB2_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor1 at LCCOMB_X15_Y11_N28
BB2_xor1 = JB1_dffe13a[3] $ JB1_dffe13a[2] $ BB2_xor4 $ JB1_dffe13a[1];


--BB1_xor0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor0 at LCCOMB_X13_Y10_N0
BB1_xor0 = BB1_xor1 $ V1_wrptr_g[0];


--BB2_xor0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0 at LCCOMB_X15_Y11_N6
BB2_xor0 = BB2_xor1 $ JB1_dffe13a[0];


--state_PWM.00110 is state_PWM.00110 at LCFF_X27_Y6_N15
state_PWM.00110 = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  ,  , state_PWM.00101,  ,  , VCC);


--A1L533 is Select~5655 at LCCOMB_X20_Y6_N4
A1L533 = state_PWM.00110 # A1L268 & !A1L867 & state_PWM.01101;


--state_PWM.01010 is state_PWM.01010 at LCFF_X27_Y10_N25
state_PWM.01010 = DFFEAS(A1L927, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L534 is Select~5656 at LCCOMB_X26_Y8_N26
A1L534 = state_PWM.01010 # LB1_safe_q[8] & state_PWM.01011;


--L3_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor10 at LCCOMB_X18_Y4_N26
L3_xor10 = H1_wrptr_g[10] $ H1_wrptr_g[11];


--L4_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor10 at LCCOMB_X18_Y3_N16
L4_xor10 = U1_dffe8a[11] $ U1_dffe8a[10];


--L3_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor9 at LCCOMB_X17_Y3_N30
L3_xor9 = H1_wrptr_g[10] $ H1_wrptr_g[11] $ H1_wrptr_g[9];


--L4_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor9 at LCCOMB_X20_Y3_N24
L4_xor9 = U1_dffe8a[10] $ U1_dffe8a[9] $ U1_dffe8a[11];


--L3_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor8 at LCCOMB_X17_Y3_N16
L3_xor8 = H1_wrptr_g[10] $ H1_wrptr_g[9] $ H1_wrptr_g[11] $ H1_wrptr_g[8];


--L4_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor8 at LCCOMB_X18_Y3_N12
L4_xor8 = U1_dffe8a[10] $ U1_dffe8a[8] $ U1_dffe8a[11] $ U1_dffe8a[9];


--L3_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor7 at LCCOMB_X17_Y3_N12
L3_xor7 = H1_wrptr_g[7] $ L3_xor8;


--L4_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor7 at LCCOMB_X18_Y3_N22
L4_xor7 = L4_xor8 $ U1_dffe8a[7];


--L3_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor6 at LCCOMB_X17_Y3_N20
L3_xor6 = L3_xor8 $ H1_wrptr_g[7] $ H1_wrptr_g[6];


--L4_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor6 at LCCOMB_X18_Y3_N8
L4_xor6 = L4_xor8 $ U1_dffe8a[6] $ U1_dffe8a[7];


--L3_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor5 at LCCOMB_X17_Y3_N10
L3_xor5 = H1_wrptr_g[6] $ H1_wrptr_g[7] $ L3_xor8 $ H1_wrptr_g[5];


--L4_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor5 at LCCOMB_X18_Y3_N0
L4_xor5 = U1_dffe8a[5] $ U1_dffe8a[7] $ U1_dffe8a[6] $ L4_xor8;


--L3_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor4 at LCCOMB_X18_Y5_N20
L3_xor4 = H1_wrptr_g[4] $ L3_xor5;


--L4_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor4 at LCCOMB_X18_Y3_N2
L4_xor4 = U1_dffe8a[4] $ L4_xor5;


--L3_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor3 at LCCOMB_X18_Y5_N30
L3_xor3 = H1_wrptr_g[4] $ H1_wrptr_g[3] $ L3_xor5;


--L4_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor3 at LCCOMB_X18_Y3_N6
L4_xor3 = U1_dffe8a[3] $ U1_dffe8a[4] $ L4_xor5;


--L3_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor2 at LCCOMB_X18_Y5_N22
L3_xor2 = H1_wrptr_g[2] $ H1_wrptr_g[4] $ H1_wrptr_g[3] $ L3_xor5;


--L4_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor2 at LCCOMB_X18_Y3_N26
L4_xor2 = U1_dffe8a[3] $ U1_dffe8a[4] $ U1_dffe8a[2] $ L4_xor5;


--L3_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor1 at LCCOMB_X18_Y5_N28
L3_xor1 = H1_wrptr_g[1] $ L3_xor2;


--L4_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor1 at LCCOMB_X20_Y3_N20
L4_xor1 = L4_xor2 $ U1_dffe8a[1];


--L3_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor0 at LCCOMB_X18_Y5_N14
L3_xor0 = H1_wrptr_g[1] $ H1_wrptr_g[0] $ L3_xor2;


--L4_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor0 at LCCOMB_X20_Y3_N8
L4_xor0 = U1_dffe8a[0] $ U1_dffe8a[1] $ L4_xor2;


--A1L879 is rtl~366 at LCCOMB_X19_Y6_N30
A1L879 = A1L876 & A1L877 & !sync_count[8];


--A1L535 is Select~5657 at LCCOMB_X19_Y6_N24
A1L535 = A1L871 & (state_PWM.00001 # state_PWM.00010 & !A1L879) # !A1L871 & (state_PWM.00010 & !A1L879);


--A1L970 is sync_count[0]~243 at LCCOMB_X19_Y6_N2
A1L970 = sync_count[0] $ VCC;

--A1L971 is sync_count[0]~244 at LCCOMB_X19_Y6_N2
A1L971 = CARRY(sync_count[0]);


--A1L994 is sync_count[8]~245 at LCCOMB_X19_Y6_N0
A1L994 = !state_PWM.00000 & (A1L873 # A1L874 # !A1L871);


--A1L973 is sync_count[1]~246 at LCCOMB_X19_Y6_N4
A1L973 = sync_count[1] & !A1L971 # !sync_count[1] & (A1L971 # GND);

--A1L974 is sync_count[1]~247 at LCCOMB_X19_Y6_N4
A1L974 = CARRY(!A1L971 # !sync_count[1]);


--A1L976 is sync_count[2]~248 at LCCOMB_X19_Y6_N6
A1L976 = sync_count[2] & (A1L974 $ GND) # !sync_count[2] & !A1L974 & VCC;

--A1L977 is sync_count[2]~249 at LCCOMB_X19_Y6_N6
A1L977 = CARRY(sync_count[2] & !A1L974);


--A1L979 is sync_count[3]~250 at LCCOMB_X19_Y6_N8
A1L979 = sync_count[3] & !A1L977 # !sync_count[3] & (A1L977 # GND);

--A1L980 is sync_count[3]~251 at LCCOMB_X19_Y6_N8
A1L980 = CARRY(!A1L977 # !sync_count[3]);


--A1L982 is sync_count[4]~252 at LCCOMB_X19_Y6_N10
A1L982 = sync_count[4] & (A1L980 $ GND) # !sync_count[4] & !A1L980 & VCC;

--A1L983 is sync_count[4]~253 at LCCOMB_X19_Y6_N10
A1L983 = CARRY(sync_count[4] & !A1L980);


--A1L985 is sync_count[5]~254 at LCCOMB_X19_Y6_N12
A1L985 = sync_count[5] & !A1L983 # !sync_count[5] & (A1L983 # GND);

--A1L986 is sync_count[5]~255 at LCCOMB_X19_Y6_N12
A1L986 = CARRY(!A1L983 # !sync_count[5]);


--A1L988 is sync_count[6]~256 at LCCOMB_X19_Y6_N14
A1L988 = sync_count[6] & (A1L986 $ GND) # !sync_count[6] & !A1L986 & VCC;

--A1L989 is sync_count[6]~257 at LCCOMB_X19_Y6_N14
A1L989 = CARRY(sync_count[6] & !A1L986);


--A1L991 is sync_count[7]~258 at LCCOMB_X19_Y6_N16
A1L991 = sync_count[7] & !A1L989 # !sync_count[7] & (A1L989 # GND);

--A1L992 is sync_count[7]~259 at LCCOMB_X19_Y6_N16
A1L992 = CARRY(!A1L989 # !sync_count[7]);


--A1L995 is sync_count[8]~260 at LCCOMB_X19_Y6_N18
A1L995 = A1L992 $ !sync_count[8];


--A1L746 is byte_count[0]~97 at LCCOMB_X20_Y6_N10
A1L746 = byte_count[0] & (LB1_safe_q[8] $ VCC) # !byte_count[0] & LB1_safe_q[8] & VCC;

--A1L747 is byte_count[0]~98 at LCCOMB_X20_Y6_N10
A1L747 = CARRY(byte_count[0] & LB1_safe_q[8]);


--A1L764 is byte_count[6]~99 at LCCOMB_X20_Y6_N2
A1L764 = state_PWM.00000 & (state_PWM.01100 # state_PWM.00011) # !state_PWM.00000 & !A1L524;


--A1L749 is byte_count[1]~100 at LCCOMB_X20_Y6_N12
A1L749 = byte_count[1] & !A1L747 # !byte_count[1] & (A1L747 # GND);

--A1L750 is byte_count[1]~101 at LCCOMB_X20_Y6_N12
A1L750 = CARRY(!A1L747 # !byte_count[1]);


--A1L752 is byte_count[2]~102 at LCCOMB_X20_Y6_N14
A1L752 = byte_count[2] & (A1L750 $ GND) # !byte_count[2] & !A1L750 & VCC;

--A1L753 is byte_count[2]~103 at LCCOMB_X20_Y6_N14
A1L753 = CARRY(byte_count[2] & !A1L750);


--A1L755 is byte_count[3]~104 at LCCOMB_X20_Y6_N16
A1L755 = byte_count[3] & !A1L753 # !byte_count[3] & (A1L753 # GND);

--A1L756 is byte_count[3]~105 at LCCOMB_X20_Y6_N16
A1L756 = CARRY(!A1L753 # !byte_count[3]);


--A1L758 is byte_count[4]~106 at LCCOMB_X20_Y6_N18
A1L758 = byte_count[4] & (A1L756 $ GND) # !byte_count[4] & !A1L756 & VCC;

--A1L759 is byte_count[4]~107 at LCCOMB_X20_Y6_N18
A1L759 = CARRY(byte_count[4] & !A1L756);


--A1L761 is byte_count[5]~108 at LCCOMB_X20_Y6_N20
A1L761 = byte_count[5] & !A1L759 # !byte_count[5] & (A1L759 # GND);

--A1L762 is byte_count[5]~109 at LCCOMB_X20_Y6_N20
A1L762 = CARRY(!A1L759 # !byte_count[5]);


--A1L765 is byte_count[6]~110 at LCCOMB_X20_Y6_N22
A1L765 = A1L762 $ !byte_count[6];


--A1L536 is Select~5658 at LCCOMB_X20_Y6_N26
A1L536 = A1L268 & LB1_safe_q[8] & (state_PWM.01100) # !A1L268 & (state_PWM.01101 # LB1_safe_q[8] & state_PWM.01100);


--state_PWM.01001 is state_PWM.01001 at LCFF_X26_Y9_N9
state_PWM.01001 = DFFEAS(A1L925, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L817 is reduce_or~244 at LCCOMB_X19_Y7_N2
A1L817 = state_PWM.01100 # state_PWM.01011;


--V1_rdaclr is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdaclr at LCFF_X2_Y6_N11
V1_rdaclr = DFFEAS(V1L24, !GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[4] at LCFF_X18_Y10_N27
GB1_dffe7a[4] = DFFEAS(GB1L11, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[2] at LCFF_X19_Y12_N3
GB1_dffe7a[2] = DFFEAS(GB1L7, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[10] at LCFF_X17_Y10_N1
GB1_dffe7a[10] = DFFEAS(GB1L23, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[8] at LCFF_X15_Y13_N17
GB1_dffe7a[8] = DFFEAS(GB1L19, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[0] at LCFF_X20_Y12_N17
GB1_dffe7a[0] = DFFEAS(GB1L3, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[9] at LCFF_X19_Y12_N31
GB1_dffe7a[9] = DFFEAS(GB1L21, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[7] at LCFF_X18_Y13_N17
GB1_dffe7a[7] = DFFEAS(GB1L17, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[6] at LCFF_X19_Y13_N17
GB1_dffe7a[6] = DFFEAS(GB1L15, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[1] at LCFF_X19_Y12_N1
GB1_dffe7a[1] = DFFEAS(GB1L5, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[3] at LCFF_X18_Y13_N13
GB1_dffe7a[3] = DFFEAS(GB1L9, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[5] at LCFF_X17_Y13_N23
GB1_dffe7a[5] = DFFEAS(GB1L13, GLOBAL(A1L721),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2] at LCFF_X17_Y11_N9
JB1_dffe12a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , V1_rdptr_g[2],  ,  , VCC);


--JB1_dffe12a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4] at LCFF_X15_Y11_N5
JB1_dffe12a[4] = DFFEAS(JB1L10, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--AB1_parity_ff is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity_ff at LCFF_X12_Y11_N23
AB1_parity_ff = DFFEAS(AB1L37, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--AB1_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity at LCCOMB_X14_Y11_N2
AB1_parity = V1L52 & AB1_parity_ff & VCC # !V1L52 & !AB1_parity_ff;

--AB1L38 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity~COUT at LCCOMB_X14_Y11_N2
AB1L38 = CARRY(!V1L52 & !AB1_parity_ff);


--AB1_countera0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera0 at LCCOMB_X14_Y11_N4
AB1_countera0 = V1L52 & (AB1_counter_ffa[0] # GND) # !V1L52 & (AB1L38 $ (GND # !AB1_counter_ffa[0]));

--AB1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera0~COUT at LCCOMB_X14_Y11_N4
AB1L14 = CARRY(V1L52 # !AB1L38);


--AB1_countera1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera1 at LCCOMB_X14_Y11_N6
AB1_countera1 = AB1L14 & AB1_power_modified_counter_values[1] & (VCC) # !AB1L14 & (AB1_counter_ffa[0] $ (!AB1_power_modified_counter_values[1] & VCC));

--AB1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera1~COUT at LCCOMB_X14_Y11_N6
AB1L16 = CARRY(AB1_counter_ffa[0] & !AB1L14);


--AB1_countera2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera2 at LCCOMB_X14_Y11_N8
AB1_countera2 = AB1L16 & (AB1_power_modified_counter_values[1] $ (AB1_power_modified_counter_values[2] & VCC)) # !AB1L16 & (AB1_power_modified_counter_values[2] # GND);

--AB1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera2~COUT at LCCOMB_X14_Y11_N8
AB1L18 = CARRY(AB1_power_modified_counter_values[1] # !AB1L16);


--AB1_countera3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera3 at LCCOMB_X14_Y11_N10
AB1_countera3 = AB1L18 & AB1_power_modified_counter_values[3] & (VCC) # !AB1L18 & (AB1_power_modified_counter_values[2] $ (AB1_power_modified_counter_values[3] # GND));

--AB1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera3~COUT at LCCOMB_X14_Y11_N10
AB1L20 = CARRY(!AB1_power_modified_counter_values[2] & !AB1L18);


--AB1_countera4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera4 at LCCOMB_X14_Y11_N12
AB1_countera4 = AB1L20 & (AB1_power_modified_counter_values[3] $ (AB1_power_modified_counter_values[4] & VCC)) # !AB1L20 & (AB1_power_modified_counter_values[4] # GND);

--AB1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera4~COUT at LCCOMB_X14_Y11_N12
AB1L22 = CARRY(AB1_power_modified_counter_values[3] # !AB1L20);


--JB1_dffe12a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[8] at LCFF_X14_Y12_N31
JB1_dffe12a[8] = DFFEAS(JB1L18, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[10] at LCFF_X14_Y12_N21
JB1_dffe12a[10] = DFFEAS(JB1L22, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--AB1_countera5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera5 at LCCOMB_X14_Y11_N14
AB1_countera5 = AB1L22 & (AB1_power_modified_counter_values[5] & VCC) # !AB1L22 & (AB1_power_modified_counter_values[4] $ (AB1_power_modified_counter_values[5] # GND));

--AB1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera5~COUT at LCCOMB_X14_Y11_N14
AB1L24 = CARRY(!AB1_power_modified_counter_values[4] & !AB1L22);


--AB1_countera6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera6 at LCCOMB_X14_Y11_N16
AB1_countera6 = AB1L24 & (AB1_power_modified_counter_values[5] $ (AB1_power_modified_counter_values[6] & VCC)) # !AB1L24 & (AB1_power_modified_counter_values[6] # GND);

--AB1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera6~COUT at LCCOMB_X14_Y11_N16
AB1L26 = CARRY(AB1_power_modified_counter_values[5] # !AB1L24);


--AB1_countera7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera7 at LCCOMB_X14_Y11_N18
AB1_countera7 = AB1L26 & (AB1_power_modified_counter_values[7] & VCC) # !AB1L26 & (AB1_power_modified_counter_values[6] $ (AB1_power_modified_counter_values[7] # GND));

--AB1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera7~COUT at LCCOMB_X14_Y11_N18
AB1L28 = CARRY(!AB1_power_modified_counter_values[6] & !AB1L26);


--AB1_countera8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera8 at LCCOMB_X14_Y11_N20
AB1_countera8 = AB1L28 & (AB1_power_modified_counter_values[7] $ (AB1_power_modified_counter_values[8] & VCC)) # !AB1L28 & (AB1_power_modified_counter_values[8] # GND);

--AB1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera8~COUT at LCCOMB_X14_Y11_N20
AB1L30 = CARRY(AB1_power_modified_counter_values[7] # !AB1L28);


--AB1_countera9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera9 at LCCOMB_X14_Y11_N22
AB1_countera9 = AB1L30 & (AB1_power_modified_counter_values[9] & VCC) # !AB1L30 & (AB1_power_modified_counter_values[8] $ (AB1_power_modified_counter_values[9] # GND));

--AB1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera9~COUT at LCCOMB_X14_Y11_N22
AB1L32 = CARRY(!AB1_power_modified_counter_values[8] & !AB1L30);


--AB1_countera10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera10 at LCCOMB_X14_Y11_N24
AB1_countera10 = AB1_power_modified_counter_values[10] $ AB1L32;


--JB1_dffe12a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9] at LCFF_X14_Y12_N13
JB1_dffe12a[9] = DFFEAS(JB1L20, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0] at LCFF_X15_Y12_N5
JB1_dffe12a[0] = DFFEAS(JB1L3, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6] at LCFF_X15_Y10_N31
JB1_dffe12a[6] = DFFEAS(JB1L14, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[7] at LCFF_X15_Y12_N27
JB1_dffe12a[7] = DFFEAS(JB1L16, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3] at LCFF_X15_Y12_N17
JB1_dffe12a[3] = DFFEAS(JB1L8, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1] at LCFF_X15_Y11_N19
JB1_dffe12a[1] = DFFEAS(JB1L5, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[5] at LCFF_X18_Y11_N25
JB1_dffe12a[5] = DFFEAS(JB1L12, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--A1L537 is Select~5659 at LCCOMB_X1_Y6_N22
A1L537 = state_FX.001 # state_FX.010 # state_FX.011 & !FX2_flags[2];


--A1L538 is Select~5660 at LCCOMB_X1_Y6_N14
A1L538 = state_FX.010 & (syncd_write_used[10] # A1L537 & Tx_read_clock) # !state_FX.010 & A1L537 & Tx_read_clock;


--strobe is strobe at LCFF_X22_Y6_N25
strobe = DFFEAS(A1L934, BCLK,  ,  ,  ,  ,  ,  ,  );


--X1_parity_ff is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff at LCFF_X17_Y12_N9
X1_parity_ff = DFFEAS(X1_parity, GLOBAL(A1L721), GLOBAL(V1L23),  ,  ,  ,  ,  ,  );


--X1_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity at LCCOMB_X17_Y12_N8
X1_parity = V1_rdcnt_addr_ena & (X1_parity_ff $ VCC) # !V1_rdcnt_addr_ena & X1_parity_ff & VCC;

--X1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT at LCCOMB_X17_Y12_N8
X1L37 = CARRY(V1_rdcnt_addr_ena & X1_parity_ff);


--X1_countera0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0 at LCCOMB_X17_Y12_N10
X1_countera0 = V1_rdcnt_addr_ena & (X1L37 $ (GND # !X1_power_modified_counter_values[0])) # !V1_rdcnt_addr_ena & (X1_power_modified_counter_values[0] # GND);

--X1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT at LCCOMB_X17_Y12_N10
X1L14 = CARRY(!X1L37 # !V1_rdcnt_addr_ena);


--X1_countera1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1 at LCCOMB_X17_Y12_N12
X1_countera1 = X1L14 & X1_power_modified_counter_values[1] & (VCC) # !X1L14 & (X1_power_modified_counter_values[0] $ (X1_power_modified_counter_values[1] # GND));

--X1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT at LCCOMB_X17_Y12_N12
X1L16 = CARRY(!X1_power_modified_counter_values[0] & !X1L14);


--X1_countera2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2 at LCCOMB_X17_Y12_N14
X1_countera2 = X1L16 & (X1_power_modified_counter_values[1] $ (X1_power_modified_counter_values[2] & VCC)) # !X1L16 & (X1_power_modified_counter_values[2] # GND);

--X1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT at LCCOMB_X17_Y12_N14
X1L18 = CARRY(X1_power_modified_counter_values[1] # !X1L16);


--X1_countera3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3 at LCCOMB_X17_Y12_N16
X1_countera3 = X1L18 & X1_power_modified_counter_values[3] & (VCC) # !X1L18 & (X1_power_modified_counter_values[2] $ (X1_power_modified_counter_values[3] # GND));

--X1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT at LCCOMB_X17_Y12_N16
X1L20 = CARRY(!X1_power_modified_counter_values[2] & !X1L18);


--X1_countera4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4 at LCCOMB_X17_Y12_N18
X1_countera4 = X1L20 & (X1_power_modified_counter_values[3] $ (X1_power_modified_counter_values[4] & VCC)) # !X1L20 & (X1_power_modified_counter_values[4] # GND);

--X1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT at LCCOMB_X17_Y12_N18
X1L22 = CARRY(X1_power_modified_counter_values[3] # !X1L20);


--X1_countera5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5 at LCCOMB_X17_Y12_N20
X1_countera5 = X1L22 & X1_power_modified_counter_values[5] & (VCC) # !X1L22 & (X1_power_modified_counter_values[4] $ (X1_power_modified_counter_values[5] # GND));

--X1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT at LCCOMB_X17_Y12_N20
X1L24 = CARRY(!X1_power_modified_counter_values[4] & !X1L22);


--X1_countera6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6 at LCCOMB_X17_Y12_N22
X1_countera6 = X1L24 & (X1_power_modified_counter_values[5] $ (X1_power_modified_counter_values[6] & VCC)) # !X1L24 & (X1_power_modified_counter_values[6] # GND);

--X1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT at LCCOMB_X17_Y12_N22
X1L26 = CARRY(X1_power_modified_counter_values[5] # !X1L24);


--X1_countera7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7 at LCCOMB_X17_Y12_N24
X1_countera7 = X1L26 & X1_power_modified_counter_values[7] & (VCC) # !X1L26 & (X1_power_modified_counter_values[6] $ (X1_power_modified_counter_values[7] # GND));

--X1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT at LCCOMB_X17_Y12_N24
X1L28 = CARRY(!X1_power_modified_counter_values[6] & !X1L26);


--X1_countera8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8 at LCCOMB_X17_Y12_N26
X1_countera8 = X1L28 & (X1_power_modified_counter_values[7] $ (X1_power_modified_counter_values[8] & VCC)) # !X1L28 & (X1_power_modified_counter_values[8] # GND);

--X1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT at LCCOMB_X17_Y12_N26
X1L30 = CARRY(X1_power_modified_counter_values[7] # !X1L28);


--X1_countera9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9 at LCCOMB_X17_Y12_N28
X1_countera9 = X1L30 & X1_power_modified_counter_values[9] & (VCC) # !X1L30 & (X1_power_modified_counter_values[8] $ (X1_power_modified_counter_values[9] # GND));

--X1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT at LCCOMB_X17_Y12_N28
X1L32 = CARRY(!X1_power_modified_counter_values[8] & !X1L30);


--X1_countera10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 at LCCOMB_X17_Y12_N30
X1_countera10 = X1_power_modified_counter_values[10] $ X1L32;


--AD_state[2] is AD_state[2] at LCFF_X27_Y6_N1
AD_state[2] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , A1L605,  ,  , VCC);


--q[0] is q[0] at LCFF_X27_Y6_N7
q[0] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , DOUT,  ,  , VCC);


--AD_state[0] is AD_state[0] at LCFF_X24_Y8_N5
AD_state[0] = DFFEAS(A1L608, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[1] is AD_state[1] at LCFF_X26_Y6_N1
AD_state[1] = DFFEAS(A1L4, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[5] is AD_state[5] at LCFF_X26_Y6_N27
AD_state[5] = DFFEAS(A1L16, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L539 is Select~5661 at LCCOMB_X21_Y6_N28
A1L539 = AD_state[5] & (AD_state[2] # !AD_state[0] # !AD_state[1]) # !AD_state[5] & !AD_state[2] & (AD_state[1] # AD_state[0]);


--A1L540 is Select~5662 at LCCOMB_X21_Y6_N18
A1L540 = AD_state[2] & A1L539 # !AD_state[2] & (A1L539 & (register[0]) # !A1L539 & q[0]);


--Tx_data[0] is Tx_data[0] at LCFF_X22_Y5_N7
Tx_data[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[0],  ,  , VCC);


--A1L541 is Select~5663 at LCCOMB_X22_Y5_N6
A1L541 = AD_state[0] & register[0] # !AD_state[0] & (AD_state[1] & register[0] # !AD_state[1] & (Tx_data[0]));


--A1L542 is Select~5664 at LCCOMB_X22_Y6_N18
A1L542 = A1L540 & (A1L541 # !AD_state[2]) # !A1L540 & register[0] & (AD_state[2]);


--A1L543 is Select~5665 at LCCOMB_X27_Y6_N6
A1L543 = AD_state[1] & (AD_state[0] & q[0] # !AD_state[0] & (register[0])) # !AD_state[1] & (register[0]);


--loop_counter[0] is loop_counter[0] at LCFF_X24_Y7_N15
loop_counter[0] = DFFEAS(A1L773, BCLK,  ,  , A1L778,  ,  , A1L34,  );


--loop_counter[1] is loop_counter[1] at LCFF_X24_Y7_N17
loop_counter[1] = DFFEAS(A1L779, BCLK,  ,  , A1L778,  ,  , A1L34,  );


--loop_counter[2] is loop_counter[2] at LCFF_X24_Y7_N19
loop_counter[2] = DFFEAS(A1L782, BCLK,  ,  , A1L778,  ,  , A1L34,  );


--loop_counter[3] is loop_counter[3] at LCFF_X24_Y7_N21
loop_counter[3] = DFFEAS(A1L785, BCLK,  ,  , A1L778,  ,  , A1L34,  );


--A1L880 is rtl~367 at LCCOMB_X24_Y7_N30
A1L880 = loop_counter[3] # loop_counter[0] # loop_counter[1] # loop_counter[2];


--loop_counter[4] is loop_counter[4] at LCFF_X24_Y7_N23
loop_counter[4] = DFFEAS(A1L788, BCLK,  ,  , A1L778,  ,  , A1L34,  );


--loop_counter[5] is loop_counter[5] at LCFF_X24_Y7_N25
loop_counter[5] = DFFEAS(A1L791, BCLK,  ,  , A1L778,  ,  , A1L34,  );


--loop_counter[6] is loop_counter[6] at LCFF_X24_Y7_N27
loop_counter[6] = DFFEAS(A1L794, BCLK,  ,  , A1L778,  ,  , A1L34,  );


--A1L881 is rtl~368 at LCCOMB_X24_Y7_N2
A1L881 = loop_counter[6] # loop_counter[4] # loop_counter[5];


--Rx_control_4[0] is Rx_control_4[0] at LCFF_X21_Y6_N31
Rx_control_4[0] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[0],  ,  , VCC);


--TX_wait[0] is TX_wait[0] at LCFF_X20_Y8_N11
TX_wait[0] = DFFEAS(A1L638, GLOBAL(A1L39),  ,  , A1L614,  ,  ,  ,  );


--F1_clean_pb is debounce:de_PTT|clean_pb at LCFF_X26_Y9_N11
F1_clean_pb = DFFEAS(F1L4, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--A1L544 is Select~5666 at LCCOMB_X21_Y8_N12
A1L544 = AD_state[1] & (AD_state[0]) # !AD_state[1] & (AD_state[0] & !TX_wait[0] # !AD_state[0] & (F1_clean_pb));


--A1L545 is Select~5667 at LCCOMB_X21_Y6_N30
A1L545 = A1L544 & (!AD_state[1] # !register[0]) # !A1L544 & (!Rx_control_4[0] & AD_state[1]);


--A1L546 is Select~5668 at LCCOMB_X21_Y6_N8
A1L546 = A1L881 & register[0] # !A1L881 & (A1L880 & register[0] # !A1L880 & (!A1L545));


--A1L547 is Select~5669 at LCCOMB_X21_Y6_N26
A1L547 = !AD_state[0] & AD_state[1];


--A1L548 is Select~5670 at LCCOMB_X21_Y6_N12
A1L548 = register[0] # !A1L881 & A1L547 & !A1L880;


--A1L549 is Select~5671 at LCCOMB_X21_Y6_N22
A1L549 = AD_state[2] & (A1L546 # AD_state[5]) # !AD_state[2] & (!AD_state[5] & A1L548);


--A1L550 is Select~5672 at LCCOMB_X22_Y6_N4
A1L550 = A1L549 & (register[0] # !AD_state[5]) # !A1L549 & (AD_state[5] & A1L543);


--AD_state[4] is AD_state[4] at LCFF_X26_Y6_N7
AD_state[4] = DFFEAS(A1L616, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L551 is Select~5673 at LCCOMB_X22_Y6_N28
A1L551 = AD_state[4] & (A1L542) # !AD_state[4] & A1L550;


--AD_state[3] is AD_state[3] at LCFF_X26_Y6_N19
AD_state[3] = DFFEAS(A1L7, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[6] is AD_state[6] at LCFF_X26_Y6_N25
AD_state[6] = DFFEAS(A1L18, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L552 is Select~5674 at LCCOMB_X24_Y8_N22
A1L552 = !AD_state[3] & !AD_state[6];


--Tx_data[1] is Tx_data[1] at LCFF_X21_Y7_N1
Tx_data[1] = DFFEAS(A1L664, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--A1L825 is register[1]~2398 at LCCOMB_X21_Y7_N18
A1L825 = AD_state[0] & (!AD_state[2]) # !AD_state[0] & (AD_state[5] # AD_state[4]);


--TX_wait[1] is TX_wait[1] at LCFF_X20_Y8_N13
TX_wait[1] = DFFEAS(A1L641, GLOBAL(A1L39),  ,  , A1L614,  ,  ,  ,  );


--A1L826 is register[1]~2399 at LCCOMB_X21_Y8_N16
A1L826 = AD_state[0] # AD_state[4] & !AD_state[5];


--Rx_control_4[1] is Rx_control_4[1] at LCFF_X21_Y6_N7
Rx_control_4[1] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[1],  ,  , VCC);


--A1L553 is Select~5675 at LCCOMB_X21_Y6_N6
A1L553 = AD_state[1] & (Rx_control_4[1] # !AD_state[2]);


--A1L554 is Select~5676 at LCCOMB_X21_Y8_N28
A1L554 = A1L826 & (TX_wait[1] # A1L825) # !A1L826 & (A1L553 & !A1L825);


--q[1] is q[1] at LCFF_X27_Y6_N29
q[1] = DFFEAS(A1L799, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L555 is Select~5677 at LCCOMB_X21_Y8_N22
A1L555 = A1L825 & (A1L554 & q[1] # !A1L554 & (Tx_data[1])) # !A1L825 & A1L554;


--A1L827 is register[1]~2400 at LCCOMB_X21_Y8_N24
A1L827 = AD_state[2] & !AD_state[5] & (!AD_state[0] # !AD_state[1]) # !AD_state[2] & AD_state[1] & (AD_state[0] $ !AD_state[5]);


--A1L868 is rtl~8 at LCCOMB_X24_Y7_N12
A1L868 = loop_counter[5] # loop_counter[4] # loop_counter[6] # A1L880;


--A1L828 is register[1]~2401 at LCCOMB_X24_Y8_N10
A1L828 = AD_state[5] & (AD_state[0] # AD_state[1] # !AD_state[2]) # !AD_state[5] & AD_state[0] & (AD_state[1] # !AD_state[2]);


--A1L829 is register[1]~2402 at LCCOMB_X24_Y8_N20
A1L829 = A1L828 & (AD_state[4]) # !A1L828 & A1L868 & !AD_state[4];


--A1L830 is register[1]~2403 at LCCOMB_X24_Y8_N28
A1L830 = A1L552 & (A1L829 & A1L827 & AD_state[4] # !A1L829 & (A1L827 $ AD_state[4]));


--TX_wait[2] is TX_wait[2] at LCFF_X20_Y8_N15
TX_wait[2] = DFFEAS(A1L644, GLOBAL(A1L39),  ,  , A1L614,  ,  ,  ,  );


--Tx_data[2] is Tx_data[2] at LCFF_X21_Y7_N23
Tx_data[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[2],  ,  , VCC);


--Rx_control_4[2] is Rx_control_4[2] at LCFF_X21_Y6_N25
Rx_control_4[2] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[2],  ,  , VCC);


--A1L556 is Select~5678 at LCCOMB_X21_Y6_N24
A1L556 = AD_state[1] & (Rx_control_4[2] # !AD_state[2]);


--A1L557 is Select~5679 at LCCOMB_X21_Y7_N22
A1L557 = A1L826 & A1L825 # !A1L826 & (A1L825 & Tx_data[2] # !A1L825 & (A1L556));


--q[2] is q[2] at LCFF_X27_Y3_N9
q[2] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[1],  ,  , VCC);


--A1L558 is Select~5680 at LCCOMB_X21_Y7_N20
A1L558 = A1L826 & (A1L557 & q[2] # !A1L557 & (TX_wait[2])) # !A1L826 & (A1L557);


--Tx_data[3] is Tx_data[3] at LCFF_X21_Y7_N13
Tx_data[3] = DFFEAS(A1L667, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--TX_wait[3] is TX_wait[3] at LCFF_X20_Y8_N17
TX_wait[3] = DFFEAS(A1L647, GLOBAL(A1L39),  ,  , A1L614,  ,  ,  ,  );


--Rx_control_4[3] is Rx_control_4[3] at LCFF_X21_Y6_N1
Rx_control_4[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[3],  ,  , VCC);


--A1L559 is Select~5681 at LCCOMB_X21_Y6_N0
A1L559 = AD_state[1] & (Rx_control_4[3] # !AD_state[2]);


--A1L560 is Select~5682 at LCCOMB_X21_Y8_N26
A1L560 = A1L826 & (TX_wait[3] # A1L825) # !A1L826 & (A1L559 & !A1L825);


--q[3] is q[3] at LCFF_X27_Y6_N11
q[3] = DFFEAS(A1L802, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L561 is Select~5683 at LCCOMB_X21_Y8_N2
A1L561 = A1L825 & (A1L560 & q[3] # !A1L560 & (Tx_data[3])) # !A1L825 & A1L560;


--TX_wait[4] is TX_wait[4] at LCFF_X20_Y8_N19
TX_wait[4] = DFFEAS(A1L650, GLOBAL(A1L39),  ,  , A1L614,  ,  ,  ,  );


--Tx_data[4] is Tx_data[4] at LCFF_X21_Y7_N7
Tx_data[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[4],  ,  , VCC);


--Rx_control_4[4] is Rx_control_4[4] at LCFF_X26_Y6_N31
Rx_control_4[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[4],  ,  , VCC);


--A1L562 is Select~5684 at LCCOMB_X26_Y6_N30
A1L562 = AD_state[1] & (Rx_control_4[4] # !AD_state[2]);


--A1L563 is Select~5685 at LCCOMB_X21_Y7_N6
A1L563 = A1L826 & A1L825 # !A1L826 & (A1L825 & Tx_data[4] # !A1L825 & (A1L562));


--q[4] is q[4] at LCFF_X21_Y6_N11
q[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[3],  ,  , VCC);


--A1L564 is Select~5686 at LCCOMB_X21_Y7_N10
A1L564 = A1L826 & (A1L563 & (q[4]) # !A1L563 & TX_wait[4]) # !A1L826 & (A1L563);


--Tx_data[5] is Tx_data[5] at LCFF_X21_Y7_N31
Tx_data[5] = DFFEAS(A1L670, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--TX_wait[5] is TX_wait[5] at LCFF_X20_Y8_N21
TX_wait[5] = DFFEAS(A1L653, GLOBAL(A1L39),  ,  , A1L614,  ,  ,  ,  );


--Rx_control_4[5] is Rx_control_4[5] at LCFF_X26_Y6_N29
Rx_control_4[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[5],  ,  , VCC);


--A1L565 is Select~5687 at LCCOMB_X26_Y6_N28
A1L565 = AD_state[1] & (Rx_control_4[5] # !AD_state[2]);


--A1L566 is Select~5688 at LCCOMB_X21_Y8_N10
A1L566 = A1L826 & (TX_wait[5] # A1L825) # !A1L826 & A1L565 & (!A1L825);


--q[5] is q[5] at LCFF_X26_Y6_N23
q[5] = DFFEAS(A1L805, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L567 is Select~5689 at LCCOMB_X21_Y8_N18
A1L567 = A1L825 & (A1L566 & (q[5]) # !A1L566 & Tx_data[5]) # !A1L825 & (A1L566);


--TX_wait[6] is TX_wait[6] at LCFF_X20_Y8_N23
TX_wait[6] = DFFEAS(A1L656, GLOBAL(A1L39),  ,  , A1L614,  ,  ,  ,  );


--Tx_data[6] is Tx_data[6] at LCFF_X21_Y7_N3
Tx_data[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[6],  ,  , VCC);


--Rx_control_4[6] is Rx_control_4[6] at LCFF_X26_Y6_N21
Rx_control_4[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[6],  ,  , VCC);


--A1L568 is Select~5690 at LCCOMB_X26_Y6_N20
A1L568 = AD_state[1] & (Rx_control_4[6] # !AD_state[2]);


--A1L569 is Select~5691 at LCCOMB_X21_Y7_N2
A1L569 = A1L826 & A1L825 # !A1L826 & (A1L825 & Tx_data[6] # !A1L825 & (A1L568));


--q[6] is q[6] at LCFF_X21_Y6_N3
q[6] = DFFEAS(A1L807, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L570 is Select~5692 at LCCOMB_X21_Y7_N28
A1L570 = A1L826 & (A1L569 & q[6] # !A1L569 & (TX_wait[6])) # !A1L826 & (A1L569);


--q[7] is q[7] at LCFF_X26_Y6_N11
q[7] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[6],  ,  , VCC);


--A1L571 is Select~5693 at LCCOMB_X22_Y6_N26
A1L571 = A1L539 & (register[7] # AD_state[2]) # !A1L539 & (q[7] & !AD_state[2]);


--Tx_data[7] is Tx_data[7] at LCFF_X22_Y5_N13
Tx_data[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[7],  ,  , VCC);


--A1L572 is Select~5694 at LCCOMB_X22_Y5_N12
A1L572 = AD_state[0] & (register[7]) # !AD_state[0] & (AD_state[1] & (register[7]) # !AD_state[1] & Tx_data[7]);


--A1L573 is Select~5695 at LCCOMB_X22_Y6_N2
A1L573 = A1L571 & (A1L572 # !AD_state[2]) # !A1L571 & register[7] & (AD_state[2]);


--TX_wait[7] is TX_wait[7] at LCFF_X20_Y8_N25
TX_wait[7] = DFFEAS(A1L659, GLOBAL(A1L39),  ,  , A1L614,  ,  ,  ,  );


--A1L574 is Select~5696 at LCCOMB_X24_Y7_N28
A1L574 = !AD_state[1] & AD_state[2];


--A1L575 is Select~5697 at LCCOMB_X22_Y6_N0
A1L575 = A1L574 & (A1L868 & register[7] # !A1L868 & (TX_wait[7])) # !A1L574 & register[7];


--Rx_control_4[7] is Rx_control_4[7] at LCFF_X26_Y6_N17
Rx_control_4[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[7],  ,  , VCC);


--A1L576 is Select~5698 at LCCOMB_X26_Y6_N16
A1L576 = AD_state[1] & (Rx_control_4[7] # !AD_state[2]);


--A1L577 is Select~5699 at LCCOMB_X22_Y6_N12
A1L577 = A1L868 & register[7] # !A1L868 & (A1L576 & (AD_state[2]) # !A1L576 & register[7] & !AD_state[2]);


--A1L578 is Select~5700 at LCCOMB_X22_Y6_N16
A1L578 = AD_state[5] & (AD_state[0] # register[7]) # !AD_state[5] & !AD_state[0] & A1L577;


--A1L579 is Select~5701 at LCCOMB_X26_Y6_N10
A1L579 = AD_state[1] & (AD_state[2] & register[7] # !AD_state[2] & (q[7])) # !AD_state[1] & register[7];


--A1L580 is Select~5702 at LCCOMB_X22_Y6_N14
A1L580 = A1L578 & (A1L579 # !AD_state[0]) # !A1L578 & AD_state[0] & (A1L575);


--A1L581 is Select~5703 at LCCOMB_X22_Y6_N8
A1L581 = AD_state[4] & (A1L573) # !AD_state[4] & A1L580;


--Tx_data[8] is Tx_data[8] at LCFF_X22_Y5_N1
Tx_data[8] = DFFEAS(A1L674, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[4] is rx_avail[4] at LCFF_X24_Y6_N25
rx_avail[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , A1L884, A1L887,  ,  , VCC);


--A1L852 is register[15]~2404 at LCCOMB_X26_Y7_N0
A1L852 = AD_state[0] # !AD_state[2];


--q[8] is q[8] at LCFF_X25_Y6_N5
q[8] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[7],  ,  , VCC);


--RX_wait[0] is RX_wait[0] at LCFF_X25_Y6_N9
RX_wait[0] = DFFEAS(A1L414, GLOBAL(A1L39),  ,  , A1L617,  ,  ,  ,  );


--A1L885 is rx_avail[4]~67 at LCCOMB_X24_Y8_N24
A1L885 = !AD_state[4] & !AD_state[3];


--A1L853 is register[15]~2405 at LCCOMB_X25_Y7_N12
A1L853 = AD_state[2] & (AD_state[0] # AD_state[1]);


--A1L582 is Select~5704 at LCCOMB_X25_Y6_N4
A1L582 = A1L853 & RX_wait[0] & (A1L862) # !A1L853 & (q[8] # !A1L862);


--A1L583 is Select~5705 at LCCOMB_X24_Y6_N28
A1L583 = A1L852 & (A1L582) # !A1L852 & (A1L582 & (Tx_data[8]) # !A1L582 & rx_avail[4]);


--A1L854 is register[15]~2406 at LCCOMB_X25_Y7_N8
A1L854 = AD_state[5] & AD_state[4] & (!AD_state[0] # !AD_state[1]) # !AD_state[5] & (AD_state[1] # AD_state[0] & AD_state[4]);


--A1L855 is register[15]~2407 at LCCOMB_X25_Y7_N30
A1L855 = AD_state[4] & (!A1L854) # !AD_state[4] & !A1L880 & A1L854 & !A1L881;


--A1L856 is register[15]~2408 at LCCOMB_X25_Y7_N14
A1L856 = !AD_state[3] & !AD_state[2] & !A1L855;


--A1L857 is register[15]~2409 at LCCOMB_X25_Y7_N18
A1L857 = !AD_state[2] & !AD_state[1] & !AD_state[5] & AD_state[4];


--A1L858 is register[15]~2410 at LCCOMB_X25_Y7_N2
A1L858 = AD_state[6] # AD_state[3] & (AD_state[0] # !A1L857);


--A1L584 is Select~5706 at LCCOMB_X25_Y7_N26
A1L584 = !AD_state[5] & !A1L880 & !A1L881;


--A1L859 is register[15]~2411 at LCCOMB_X25_Y7_N6
A1L859 = AD_state[1] & (!AD_state[4]) # !AD_state[1] & AD_state[5] & AD_state[4];


--A1L860 is register[15]~2412 at LCCOMB_X25_Y7_N10
A1L860 = AD_state[4] & (AD_state[0] # !A1L859) # !AD_state[4] & (A1L859 $ !AD_state[0] # !A1L584);


--A1L861 is register[15]~2413 at LCCOMB_X25_Y7_N24
A1L861 = !A1L856 & !A1L858 & (!AD_state[2] # !A1L860);


--Tx_data[9] is Tx_data[9] at LCFF_X22_Y5_N21
Tx_data[9] = DFFEAS(A1L676, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[5] is rx_avail[5] at LCFF_X24_Y6_N17
rx_avail[5] = DFFEAS(A1L890, BCLK,  ,  , A1L884,  ,  ,  ,  );


--q[9] is q[9] at LCFF_X25_Y6_N7
q[9] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[8],  ,  , VCC);


--RX_wait[1] is RX_wait[1] at LCFF_X25_Y6_N11
RX_wait[1] = DFFEAS(A1L417, GLOBAL(A1L39),  ,  , A1L617,  ,  ,  ,  );


--A1L585 is Select~5707 at LCCOMB_X25_Y6_N6
A1L585 = A1L853 & RX_wait[1] & (A1L862) # !A1L853 & (q[9] # !A1L862);


--A1L586 is Select~5708 at LCCOMB_X24_Y6_N2
A1L586 = A1L852 & (A1L585) # !A1L852 & (A1L585 & (Tx_data[9]) # !A1L585 & rx_avail[5]);


--Tx_data[10] is Tx_data[10] at LCFF_X22_Y5_N25
Tx_data[10] = DFFEAS(A1L678, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[6] is rx_avail[6] at LCFF_X24_Y6_N21
rx_avail[6] = DFFEAS(A1L893, BCLK,  ,  , A1L884,  ,  ,  ,  );


--q[10] is q[10] at LCFF_X25_Y6_N25
q[10] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[9],  ,  , VCC);


--RX_wait[2] is RX_wait[2] at LCFF_X25_Y6_N13
RX_wait[2] = DFFEAS(A1L420, GLOBAL(A1L39),  ,  , A1L617,  ,  ,  ,  );


--A1L587 is Select~5709 at LCCOMB_X25_Y6_N24
A1L587 = A1L853 & RX_wait[2] & (A1L862) # !A1L853 & (q[10] # !A1L862);


--A1L588 is Select~5710 at LCCOMB_X24_Y6_N14
A1L588 = A1L587 & (A1L852 # Tx_data[10]) # !A1L587 & rx_avail[6] & !A1L852;


--Tx_data[11] is Tx_data[11] at LCFF_X22_Y5_N19
Tx_data[11] = DFFEAS(A1L680, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[7] is rx_avail[7] at LCFF_X24_Y6_N27
rx_avail[7] = DFFEAS(A1L896, BCLK,  ,  , A1L884,  ,  ,  ,  );


--q[11] is q[11] at LCFF_X25_Y6_N27
q[11] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[10],  ,  , VCC);


--RX_wait[3] is RX_wait[3] at LCFF_X25_Y6_N15
RX_wait[3] = DFFEAS(A1L423, GLOBAL(A1L39),  ,  , A1L617,  ,  ,  ,  );


--A1L589 is Select~5711 at LCCOMB_X25_Y6_N26
A1L589 = A1L853 & RX_wait[3] & (A1L862) # !A1L853 & (q[11] # !A1L862);


--A1L590 is Select~5712 at LCCOMB_X24_Y6_N18
A1L590 = A1L852 & (A1L589) # !A1L852 & (A1L589 & (Tx_data[11]) # !A1L589 & rx_avail[7]);


--Tx_data[12] is Tx_data[12] at LCFF_X21_Y5_N19
Tx_data[12] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[12],  ,  , VCC);


--rx_avail[8] is rx_avail[8] at LCFF_X24_Y6_N9
rx_avail[8] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , A1L884, A1L898,  ,  , VCC);


--q[12] is q[12] at LCFF_X25_Y6_N1
q[12] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[11],  ,  , VCC);


--RX_wait[4] is RX_wait[4] at LCFF_X25_Y6_N17
RX_wait[4] = DFFEAS(A1L426, GLOBAL(A1L39),  ,  , A1L617,  ,  ,  ,  );


--A1L591 is Select~5713 at LCCOMB_X25_Y6_N0
A1L591 = A1L853 & RX_wait[4] & (A1L862) # !A1L853 & (q[12] # !A1L862);


--A1L592 is Select~5714 at LCCOMB_X24_Y6_N30
A1L592 = A1L852 & (A1L591) # !A1L852 & (A1L591 & (Tx_data[12]) # !A1L591 & rx_avail[8]);


--Tx_data[13] is Tx_data[13] at LCFF_X21_Y5_N29
Tx_data[13] = DFFEAS(A1L683, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[9] is rx_avail[9] at LCFF_X24_Y6_N5
rx_avail[9] = DFFEAS(A1L901, BCLK,  ,  , A1L884,  ,  ,  ,  );


--q[13] is q[13] at LCFF_X27_Y6_N31
q[13] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[12],  ,  , VCC);


--RX_wait[5] is RX_wait[5] at LCFF_X25_Y6_N19
RX_wait[5] = DFFEAS(A1L429, GLOBAL(A1L39),  ,  , A1L617,  ,  ,  ,  );


--A1L593 is Select~5715 at LCCOMB_X25_Y6_N28
A1L593 = A1L853 & (RX_wait[5] & A1L862) # !A1L853 & (q[13] # !A1L862);


--A1L594 is Select~5716 at LCCOMB_X24_Y6_N6
A1L594 = A1L852 & (A1L593) # !A1L852 & (A1L593 & (Tx_data[13]) # !A1L593 & rx_avail[9]);


--Tx_data[14] is Tx_data[14] at LCFF_X20_Y5_N1
Tx_data[14] = DFFEAS(A1L685, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[10] is rx_avail[10] at LCFF_X24_Y6_N1
rx_avail[10] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , A1L884, A1L903,  ,  , VCC);


--q[14] is q[14] at LCFF_X25_Y6_N3
q[14] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[13],  ,  , VCC);


--RX_wait[6] is RX_wait[6] at LCFF_X25_Y6_N21
RX_wait[6] = DFFEAS(A1L432, GLOBAL(A1L39),  ,  , A1L617,  ,  ,  ,  );


--A1L595 is Select~5717 at LCCOMB_X25_Y6_N2
A1L595 = A1L853 & RX_wait[6] & (A1L862) # !A1L853 & (q[14] # !A1L862);


--A1L596 is Select~5718 at LCCOMB_X24_Y6_N10
A1L596 = A1L852 & (A1L595) # !A1L852 & (A1L595 & (Tx_data[14]) # !A1L595 & rx_avail[10]);


--Tx_data[15] is Tx_data[15] at LCFF_X21_Y5_N25
Tx_data[15] = DFFEAS(A1L687, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[11] is rx_avail[11] at LCFF_X24_Y6_N23
rx_avail[11] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , A1L884, A1L905,  ,  , VCC);


--q[15] is q[15] at LCFF_X25_Y6_N31
q[15] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[14],  ,  , VCC);


--RX_wait[7] is RX_wait[7] at LCFF_X25_Y6_N23
RX_wait[7] = DFFEAS(A1L435, GLOBAL(A1L39),  ,  , A1L617,  ,  ,  ,  );


--A1L597 is Select~5719 at LCCOMB_X25_Y6_N30
A1L597 = A1L862 & (A1L853 & RX_wait[7] # !A1L853 & (q[15])) # !A1L862 & (A1L853);


--A1L598 is Select~5720 at LCCOMB_X24_Y6_N12
A1L598 = A1L852 & (A1L597) # !A1L852 & (A1L597 & rx_avail[11] # !A1L597 & (Tx_data[15]));


--V1_delayed_wrptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[4] at LCFF_X18_Y10_N7
V1_delayed_wrptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , V1_wrptr_g[4],  ,  , VCC);


--V1_delayed_wrptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[2] at LCFF_X19_Y12_N13
V1_delayed_wrptr_g[2] = DFFEAS(V1L6, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[8] at LCFF_X15_Y13_N1
V1_delayed_wrptr_g[8] = DFFEAS(V1L16, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[0] at LCFF_X20_Y12_N1
V1_delayed_wrptr_g[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , V1_wrptr_g[0],  ,  , VCC);


--V1_delayed_wrptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[9] at LCFF_X19_Y12_N23
V1_delayed_wrptr_g[9] = DFFEAS(V1L18, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[7] at LCFF_X18_Y13_N3
V1_delayed_wrptr_g[7] = DFFEAS(V1L14, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[6] at LCFF_X19_Y13_N1
V1_delayed_wrptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L768),  ,  ,  , V1_wrptr_g[6],  ,  , VCC);


--V1_delayed_wrptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[1] at LCFF_X19_Y12_N27
V1_delayed_wrptr_g[1] = DFFEAS(V1L4, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[3] at LCFF_X18_Y13_N1
V1_delayed_wrptr_g[3] = DFFEAS(V1L8, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[5] at LCFF_X17_Y13_N1
V1_delayed_wrptr_g[5] = DFFEAS(V1L11, GLOBAL(A1L768),  ,  ,  ,  ,  ,  ,  );


--A1L599 is Select~5721 at LCCOMB_X21_Y6_N14
A1L599 = AD_state[1] & AD_state[0] & AD_state[5] & !AD_state[2];


--A1L600 is Select~5722 at LCCOMB_X22_Y6_N6
A1L600 = A1L599 # A1L584 & (A1L547 # A1L574);


--A1L601 is Select~5723 at LCCOMB_X22_Y6_N22
A1L601 = AD_state[0] & (AD_state[2] # !AD_state[1] # !AD_state[5]) # !AD_state[0] & (AD_state[1] # AD_state[5] $ AD_state[2]);


--A1L602 is Select~5724 at LCCOMB_X22_Y6_N30
A1L602 = A1L552 & (AD_state[4] & (!A1L601) # !AD_state[4] & A1L600);


--A1L722 is add~1059 at LCCOMB_X26_Y7_N2
A1L722 = AD_state[0] $ VCC;

--A1L723 is add~1060 at LCCOMB_X26_Y7_N2
A1L723 = CARRY(AD_state[0]);


--A1L725 is add~1062 at LCCOMB_X26_Y7_N4
A1L725 = CARRY(!A1L723 # !AD_state[1]);


--A1L726 is add~1063 at LCCOMB_X26_Y7_N6
A1L726 = AD_state[2] & (A1L725 $ GND) # !AD_state[2] & !A1L725 & VCC;

--A1L727 is add~1064 at LCCOMB_X26_Y7_N6
A1L727 = CARRY(AD_state[2] & !A1L725);


--A1L10 is AD_state[5]~1418 at LCCOMB_X26_Y7_N20
A1L10 = AD_state[2] & (!AD_state[0] & AD_state[1] # !AD_state[4]) # !AD_state[2] & (!AD_state[1] # !AD_state[0]);


--A1L11 is AD_state[5]~1419 at LCCOMB_X26_Y6_N8
A1L11 = AD_state[5] & (AD_state[3] # A1L10);


--A1L12 is AD_state[5]~1420 at LCCOMB_X26_Y6_N12
A1L12 = AD_state[2] & AD_state[0] & AD_state[1];


--A1L13 is AD_state[5]~1421 at LCCOMB_X26_Y6_N14
A1L13 = AD_state[2] # AD_state[1] # AD_state[0] & !AD_state[3];


--A1L14 is AD_state[5]~1422 at LCCOMB_X26_Y6_N4
A1L14 = AD_state[4] & !AD_state[5] & A1L13 # !AD_state[4] & (AD_state[3]);


--A1L15 is AD_state[5]~1423 at LCCOMB_X26_Y6_N2
A1L15 = A1L12 # A1L14 # A1L11 # AD_state[6];


--A1L603 is Select~5725 at LCCOMB_X26_Y7_N16
A1L603 = AD_state[0] & (AD_state[1] # AD_state[2] & !AD_state[4]) # !AD_state[0] & (AD_state[2] # AD_state[1] & AD_state[4]);


--A1L604 is Select~5726 at LCCOMB_X26_Y7_N22
A1L604 = A1L603 # AD_state[5] & !AD_state[4];


--A1L605 is Select~5727 at LCCOMB_X26_Y7_N24
A1L605 = A1L15 & A1L726 # !A1L15 & (!AD_state[3] & A1L604);


--A1L606 is Select~5728 at LCCOMB_X21_Y6_N16
A1L606 = AD_state[1] # AD_state[5] # AD_state[2];


--A1L607 is Select~5729 at LCCOMB_X24_Y8_N0
A1L607 = AD_state[6] & A1L885 & (A1L722) # !AD_state[6] & (A1L624);


--A1L608 is Select~5730 at LCCOMB_X24_Y8_N4
A1L608 = A1L606 & (!AD_state[0]) # !A1L606 & (A1L607 # !A1L885 & !AD_state[0]);


--A1L31 is Decoder~628 at LCCOMB_X24_Y8_N16
A1L31 = !AD_state[3] & AD_state[2] & AD_state[5] & AD_state[4];


--A1L609 is Select~5731 at LCCOMB_X24_Y8_N26
A1L609 = AD_state[4] & AD_state[3] & !LRCLK # !AD_state[4] & !AD_state[3] & LRCLK;


--A1L610 is Select~5732 at LCCOMB_X24_Y8_N12
A1L610 = A1L31 # !AD_state[5] & !AD_state[2] & A1L609;


--A1L611 is Select~5733 at LCCOMB_X24_Y8_N30
A1L611 = AD_state[1] & (!AD_state[0]) # !AD_state[1] & AD_state[0] & (AD_state[6] # !A1L610);


--A1L728 is add~1065 at LCCOMB_X26_Y7_N8
A1L728 = AD_state[3] & !A1L727 # !AD_state[3] & (A1L727 # GND);

--A1L729 is add~1066 at LCCOMB_X26_Y7_N8
A1L729 = CARRY(!A1L727 # !AD_state[3]);


--A1L730 is add~1067 at LCCOMB_X26_Y7_N10
A1L730 = AD_state[4] & (A1L729 $ GND) # !AD_state[4] & !A1L729 & VCC;

--A1L731 is add~1068 at LCCOMB_X26_Y7_N10
A1L731 = CARRY(AD_state[4] & !A1L729);


--A1L732 is add~1069 at LCCOMB_X26_Y7_N12
A1L732 = AD_state[5] & !A1L731 # !AD_state[5] & (A1L731 # GND);

--A1L733 is add~1070 at LCCOMB_X26_Y7_N12
A1L733 = CARRY(!A1L731 # !AD_state[5]);


--A1L612 is Select~5734 at LCCOMB_X26_Y7_N26
A1L612 = AD_state[4] & (AD_state[1] # !A1L852) # !AD_state[4] & (AD_state[5]);


--A1L613 is Select~5735 at LCCOMB_X26_Y7_N18
A1L613 = A1L15 & A1L732 # !A1L15 & (!AD_state[3] & A1L612);


--Tx_q[0] is Tx_q[0] at LCFF_X22_Y5_N17
Tx_q[0] = DFFEAS(A1L690, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[1] is TX_state[1] at LCFF_X21_Y5_N31
TX_state[1] = DFFEAS(A1L629, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[4] is TX_state[4] at LCFF_X21_Y5_N13
TX_state[4] = DFFEAS(A1L633, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[3] is TX_state[3] at LCFF_X21_Y5_N27
TX_state[3] = DFFEAS(A1L634, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[2] is TX_state[2] at LCFF_X21_Y5_N21
TX_state[2] = DFFEAS(A1L635, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L32 is Decoder~629 at LCCOMB_X21_Y5_N10
A1L32 = !TX_state[3] & !TX_state[2] & TX_state[4];


--TX_state[0] is TX_state[0] at LCFF_X21_Y5_N17
TX_state[0] = DFFEAS(A1L627, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L33 is Decoder~630 at LCCOMB_X21_Y5_N14
A1L33 = TX_state[1] & !TX_state[0] & A1L32;


--A1L773 is loop_counter[0]~254 at LCCOMB_X24_Y7_N14
A1L773 = loop_counter[0] $ VCC;

--A1L774 is loop_counter[0]~255 at LCCOMB_X24_Y7_N14
A1L774 = CARRY(loop_counter[0]);


--A1L34 is Decoder~631 at LCCOMB_X24_Y7_N6
A1L34 = AD_state[1] # AD_state[6] # !AD_state[0] # !A1L31;


--A1L776 is loop_counter[1]~256 at LCCOMB_X24_Y7_N0
A1L776 = !loop_counter[2] # !loop_counter[1] # !loop_counter[0] # !loop_counter[3];


--A1L777 is loop_counter[1]~257 at LCCOMB_X24_Y7_N8
A1L777 = loop_counter[6] # !loop_counter[5];


--A1L778 is loop_counter[1]~258 at LCCOMB_X24_Y7_N4
A1L778 = loop_counter[4] & !A1L777 & !A1L776 # !A1L34;


--A1L779 is loop_counter[1]~259 at LCCOMB_X24_Y7_N16
A1L779 = loop_counter[1] & !A1L774 # !loop_counter[1] & (A1L774 # GND);

--A1L780 is loop_counter[1]~260 at LCCOMB_X24_Y7_N16
A1L780 = CARRY(!A1L774 # !loop_counter[1]);


--A1L782 is loop_counter[2]~261 at LCCOMB_X24_Y7_N18
A1L782 = loop_counter[2] & (A1L780 $ GND) # !loop_counter[2] & !A1L780 & VCC;

--A1L783 is loop_counter[2]~262 at LCCOMB_X24_Y7_N18
A1L783 = CARRY(loop_counter[2] & !A1L780);


--A1L785 is loop_counter[3]~263 at LCCOMB_X24_Y7_N20
A1L785 = loop_counter[3] & !A1L783 # !loop_counter[3] & (A1L783 # GND);

--A1L786 is loop_counter[3]~264 at LCCOMB_X24_Y7_N20
A1L786 = CARRY(!A1L783 # !loop_counter[3]);


--A1L788 is loop_counter[4]~265 at LCCOMB_X24_Y7_N22
A1L788 = loop_counter[4] & (A1L786 $ GND) # !loop_counter[4] & !A1L786 & VCC;

--A1L789 is loop_counter[4]~266 at LCCOMB_X24_Y7_N22
A1L789 = CARRY(loop_counter[4] & !A1L786);


--A1L791 is loop_counter[5]~267 at LCCOMB_X24_Y7_N24
A1L791 = loop_counter[5] & !A1L789 # !loop_counter[5] & (A1L789 # GND);

--A1L792 is loop_counter[5]~268 at LCCOMB_X24_Y7_N24
A1L792 = CARRY(!A1L789 # !loop_counter[5]);


--A1L794 is loop_counter[6]~269 at LCCOMB_X24_Y7_N26
A1L794 = loop_counter[6] $ !A1L792;


--A1L638 is TX_wait[0]~80 at LCCOMB_X20_Y8_N10
A1L638 = TX_wait[0] $ VCC;

--A1L639 is TX_wait[0]~81 at LCCOMB_X20_Y8_N10
A1L639 = CARRY(TX_wait[0]);


--A1L614 is Select~5736 at LCCOMB_X20_Y8_N26
A1L614 = state_FX.011 & !FX2_flags[2];


--F1_pb_history[3] is debounce:de_PTT|pb_history[3] at LCFF_X27_Y9_N11
F1_pb_history[3] = DFFEAS(F1L71, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--F1_pb_history[2] is debounce:de_PTT|pb_history[2] at LCFF_X27_Y9_N23
F1_pb_history[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L39),  ,  ,  , F1_pb_history[1],  ,  , VCC);


--F1_count[18] is debounce:de_PTT|count[18] at LCFF_X26_Y8_N19
F1_count[18] = DFFEAS(F1L62, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1L3 is debounce:de_PTT|clean_pb~106 at LCCOMB_X26_Y9_N12
F1L3 = F1_clean_pb & (F1_pb_history[3] # F1_pb_history[2] # !F1_count[18]) # !F1_clean_pb & F1_count[18] & F1_pb_history[3] & F1_pb_history[2];


--A1L615 is Select~5737 at LCCOMB_X26_Y7_N28
A1L615 = AD_state[4] & (AD_state[1] # !AD_state[0]);


--A1L616 is Select~5738 at LCCOMB_X26_Y6_N6
A1L616 = A1L15 & (A1L730) # !A1L15 & (A1L615 # AD_state[3]);


--A1L7 is AD_state[3]~1424 at LCCOMB_X26_Y6_N18
A1L7 = A1L15 & (A1L728) # !A1L15 & AD_state[3];


--A1L734 is add~1071 at LCCOMB_X26_Y7_N14
A1L734 = A1L733 $ !AD_state[6];


--A1L818 is reduce_or~245 at LCCOMB_X25_Y7_N20
A1L818 = AD_state[0] & (AD_state[4] # AD_state[1] & AD_state[2]) # !AD_state[0] & AD_state[4] & (AD_state[1] # AD_state[2]);


--A1L19 is AD_state~1425 at LCCOMB_X25_Y7_N22
A1L19 = !AD_state[3] & A1L818;


--A1L819 is reduce_or~246 at LCCOMB_X25_Y7_N28
A1L819 = AD_state[1] & AD_state[0] & !AD_state[2] # !AD_state[1] & (AD_state[2] & AD_state[4]);


--A1L20 is AD_state~1426 at LCCOMB_X25_Y7_N16
A1L20 = AD_state[6] # AD_state[5] & (!A1L819) # !AD_state[5] & A1L19;


--A1L21 is AD_state~1427 at LCCOMB_X25_Y7_N4
A1L21 = A1L734 & (A1L20 # AD_state[3] & !A1L857);


--Tx_q[1] is Tx_q[1] at LCFF_X21_Y7_N15
Tx_q[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  ,  , Tx_q[0],  ,  , VCC);


--A1L641 is TX_wait[1]~82 at LCCOMB_X20_Y8_N12
A1L641 = TX_wait[1] & !A1L639 # !TX_wait[1] & (A1L639 # GND);

--A1L642 is TX_wait[1]~83 at LCCOMB_X20_Y8_N12
A1L642 = CARRY(!A1L639 # !TX_wait[1]);


--A1L644 is TX_wait[2]~84 at LCCOMB_X20_Y8_N14
A1L644 = TX_wait[2] & (A1L642 $ GND) # !TX_wait[2] & !A1L642 & VCC;

--A1L645 is TX_wait[2]~85 at LCCOMB_X20_Y8_N14
A1L645 = CARRY(TX_wait[2] & !A1L642);


--Tx_q[2] is Tx_q[2] at LCFF_X21_Y7_N9
Tx_q[2] = DFFEAS(A1L693, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--Tx_q[3] is Tx_q[3] at LCFF_X21_Y7_N5
Tx_q[3] = DFFEAS(A1L695, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L647 is TX_wait[3]~86 at LCCOMB_X20_Y8_N16
A1L647 = TX_wait[3] & !A1L645 # !TX_wait[3] & (A1L645 # GND);

--A1L648 is TX_wait[3]~87 at LCCOMB_X20_Y8_N16
A1L648 = CARRY(!A1L645 # !TX_wait[3]);


--A1L650 is TX_wait[4]~88 at LCCOMB_X20_Y8_N18
A1L650 = TX_wait[4] & (A1L648 $ GND) # !TX_wait[4] & !A1L648 & VCC;

--A1L651 is TX_wait[4]~89 at LCCOMB_X20_Y8_N18
A1L651 = CARRY(TX_wait[4] & !A1L648);


--Tx_q[4] is Tx_q[4] at LCFF_X21_Y7_N25
Tx_q[4] = DFFEAS(A1L697, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--Tx_q[5] is Tx_q[5] at LCFF_X21_Y7_N27
Tx_q[5] = DFFEAS(A1L699, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L653 is TX_wait[5]~90 at LCCOMB_X20_Y8_N20
A1L653 = TX_wait[5] & !A1L651 # !TX_wait[5] & (A1L651 # GND);

--A1L654 is TX_wait[5]~91 at LCCOMB_X20_Y8_N20
A1L654 = CARRY(!A1L651 # !TX_wait[5]);


--A1L656 is TX_wait[6]~92 at LCCOMB_X20_Y8_N22
A1L656 = TX_wait[6] & (A1L654 $ GND) # !TX_wait[6] & !A1L654 & VCC;

--A1L657 is TX_wait[6]~93 at LCCOMB_X20_Y8_N22
A1L657 = CARRY(TX_wait[6] & !A1L654);


--Tx_q[6] is Tx_q[6] at LCFF_X21_Y7_N17
Tx_q[6] = DFFEAS(A1L701, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--Tx_q[7] is Tx_q[7] at LCFF_X22_Y5_N5
Tx_q[7] = DFFEAS(A1L703, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L659 is TX_wait[7]~94 at LCCOMB_X20_Y8_N24
A1L659 = TX_wait[7] $ A1L657;


--Tx_q[8] is Tx_q[8] at LCFF_X22_Y5_N3
Tx_q[8] = DFFEAS(A1L705, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[4] is sync_Rx_used[4] at LCFF_X27_Y4_N13
sync_Rx_used[4] = DFFEAS(A1L945, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L886 is rx_avail[4]~68 at LCCOMB_X24_Y8_N8
A1L886 = !AD_state[3] & !AD_state[4] & !AD_state[0] & !AD_state[5];


--A1L884 is rx_avail[4]~7 at LCCOMB_X24_Y7_N10
A1L884 = !A1L868 & A1L574 & !AD_state[6] & A1L886;


--A1L414 is RX_wait[0]~80 at LCCOMB_X25_Y6_N8
A1L414 = RX_wait[0] $ VCC;

--A1L415 is RX_wait[0]~81 at LCCOMB_X25_Y6_N8
A1L415 = CARRY(RX_wait[0]);


--A1L617 is Select~5739 at LCCOMB_X1_Y6_N18
A1L617 = !state_FX.000 & !FX2_flags[0];


--Tx_q[9] is Tx_q[9] at LCFF_X22_Y5_N27
Tx_q[9] = DFFEAS(A1L707, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[5] is sync_Rx_used[5] at LCFF_X27_Y4_N15
sync_Rx_used[5] = DFFEAS(A1L948, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L417 is RX_wait[1]~82 at LCCOMB_X25_Y6_N10
A1L417 = RX_wait[1] & !A1L415 # !RX_wait[1] & (A1L415 # GND);

--A1L418 is RX_wait[1]~83 at LCCOMB_X25_Y6_N10
A1L418 = CARRY(!A1L415 # !RX_wait[1]);


--Tx_q[10] is Tx_q[10] at LCFF_X22_Y5_N11
Tx_q[10] = DFFEAS(A1L709, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[6] is sync_Rx_used[6] at LCFF_X27_Y4_N17
sync_Rx_used[6] = DFFEAS(A1L951, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L420 is RX_wait[2]~84 at LCCOMB_X25_Y6_N12
A1L420 = RX_wait[2] & (A1L418 $ GND) # !RX_wait[2] & !A1L418 & VCC;

--A1L421 is RX_wait[2]~85 at LCCOMB_X25_Y6_N12
A1L421 = CARRY(RX_wait[2] & !A1L418);


--Tx_q[11] is Tx_q[11] at LCFF_X22_Y5_N29
Tx_q[11] = DFFEAS(A1L711, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[7] is sync_Rx_used[7] at LCFF_X27_Y4_N19
sync_Rx_used[7] = DFFEAS(A1L954, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L423 is RX_wait[3]~86 at LCCOMB_X25_Y6_N14
A1L423 = RX_wait[3] & !A1L421 # !RX_wait[3] & (A1L421 # GND);

--A1L424 is RX_wait[3]~87 at LCCOMB_X25_Y6_N14
A1L424 = CARRY(!A1L421 # !RX_wait[3]);


--Tx_q[12] is Tx_q[12] at LCFF_X22_Y5_N15
Tx_q[12] = DFFEAS(A1L713, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[8] is sync_Rx_used[8] at LCFF_X27_Y4_N21
sync_Rx_used[8] = DFFEAS(A1L957, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L426 is RX_wait[4]~88 at LCCOMB_X25_Y6_N16
A1L426 = RX_wait[4] & (A1L424 $ GND) # !RX_wait[4] & !A1L424 & VCC;

--A1L427 is RX_wait[4]~89 at LCCOMB_X25_Y6_N16
A1L427 = CARRY(RX_wait[4] & !A1L424);


--Tx_q[13] is Tx_q[13] at LCFF_X22_Y5_N31
Tx_q[13] = DFFEAS(A1L715, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[9] is sync_Rx_used[9] at LCFF_X27_Y4_N23
sync_Rx_used[9] = DFFEAS(A1L960, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L429 is RX_wait[5]~90 at LCCOMB_X25_Y6_N18
A1L429 = RX_wait[5] & !A1L427 # !RX_wait[5] & (A1L427 # GND);

--A1L430 is RX_wait[5]~91 at LCCOMB_X25_Y6_N18
A1L430 = CARRY(!A1L427 # !RX_wait[5]);


--Tx_q[14] is Tx_q[14] at LCFF_X22_Y5_N9
Tx_q[14] = DFFEAS(A1L717, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[10] is sync_Rx_used[10] at LCFF_X27_Y4_N25
sync_Rx_used[10] = DFFEAS(A1L963, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L432 is RX_wait[6]~92 at LCCOMB_X25_Y6_N20
A1L432 = RX_wait[6] & (A1L430 $ GND) # !RX_wait[6] & !A1L430 & VCC;

--A1L433 is RX_wait[6]~93 at LCCOMB_X25_Y6_N20
A1L433 = CARRY(RX_wait[6] & !A1L430);


--Tx_q[15] is Tx_q[15] at LCFF_X22_Y5_N23
Tx_q[15] = DFFEAS(A1L719, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[11] is sync_Rx_used[11] at LCFF_X27_Y4_N27
sync_Rx_used[11] = DFFEAS(A1L966, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L435 is RX_wait[7]~94 at LCCOMB_X25_Y6_N22
A1L435 = RX_wait[7] $ A1L433;


--A1L736 is add~1073 at LCCOMB_X21_Y5_N2
A1L736 = TX_state[0] & (TX_state[1] $ VCC) # !TX_state[0] & TX_state[1] & VCC;

--A1L737 is add~1074 at LCCOMB_X21_Y5_N2
A1L737 = CARRY(TX_state[0] & TX_state[1]);


--A1L618 is Select~5740 at LCCOMB_X20_Y5_N6
A1L618 = !LB1_safe_q[8] & !TX_state[1];


--A1L35 is Decoder~632 at LCCOMB_X20_Y5_N18
A1L35 = !TX_state[3] & !TX_state[2];


--A1L619 is Select~5741 at LCCOMB_X20_Y5_N30
A1L619 = A1L736 & (!A1L618 & !TX_state[4] # !A1L35);


--A1L620 is Select~5742 at LCCOMB_X21_Y5_N22
A1L620 = A1L619 # TX_state[0] & !TX_state[1] & A1L32;


--A1L738 is add~1075 at LCCOMB_X21_Y5_N4
A1L738 = TX_state[2] & !A1L737 # !TX_state[2] & (A1L737 # GND);

--A1L739 is add~1076 at LCCOMB_X21_Y5_N4
A1L739 = CARRY(!A1L737 # !TX_state[2]);


--A1L740 is add~1077 at LCCOMB_X21_Y5_N6
A1L740 = TX_state[3] & (A1L739 $ GND) # !TX_state[3] & !A1L739 & VCC;

--A1L741 is add~1078 at LCCOMB_X21_Y5_N6
A1L741 = CARRY(TX_state[3] & !A1L739);


--A1L742 is add~1079 at LCCOMB_X21_Y5_N8
A1L742 = A1L741 $ TX_state[4];


--A1L820 is reduce_or~247 at LCCOMB_X21_Y5_N0
A1L820 = TX_state[2] # TX_state[1] & (TX_state[0] # !TX_state[4]) # !TX_state[1] & TX_state[4];


--A1L633 is TX_state~114 at LCCOMB_X21_Y5_N12
A1L633 = A1L742 & (TX_state[3] # A1L820);


--A1L634 is TX_state~115 at LCCOMB_X21_Y5_N26
A1L634 = A1L740 & (A1L820 # TX_state[3]);


--A1L635 is TX_state~116 at LCCOMB_X21_Y5_N20
A1L635 = A1L738 & (TX_state[3] # A1L820);


--A1L621 is Select~5743 at LCCOMB_X20_Y5_N2
A1L621 = TX_state[1] & (!TX_state[4]) # !TX_state[1] & (TX_state[4] # !LB1_safe_q[8]) # !A1L35;


--A1L622 is Select~5744 at LCCOMB_X20_Y5_N14
A1L622 = !LB1_safe_q[8] & !TX_state[1] & !TX_state[3] & !TX_state[2];


--A1L623 is Select~5745 at LCCOMB_X20_Y5_N28
A1L623 = TX_state[0] & !TX_state[4] & A1L622 # !TX_state[0] & (A1L621 # !TX_state[4] & A1L622);


--F1_pb_history[1] is debounce:de_PTT|pb_history[1] at LCFF_X25_Y9_N19
F1_pb_history[1] = DFFEAS(F1L68, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--F1_count[17] is debounce:de_PTT|count[17] at LCFF_X26_Y8_N17
F1_count[17] = DFFEAS(F1L59, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[16] is debounce:de_PTT|count[16] at LCFF_X26_Y8_N15
F1_count[16] = DFFEAS(F1L56, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[15] is debounce:de_PTT|count[15] at LCFF_X26_Y8_N13
F1_count[15] = DFFEAS(F1L53, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[14] is debounce:de_PTT|count[14] at LCFF_X26_Y8_N11
F1_count[14] = DFFEAS(F1L50, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[13] is debounce:de_PTT|count[13] at LCFF_X26_Y8_N9
F1_count[13] = DFFEAS(F1L47, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[12] is debounce:de_PTT|count[12] at LCFF_X26_Y8_N7
F1_count[12] = DFFEAS(F1L44, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[11] is debounce:de_PTT|count[11] at LCFF_X26_Y8_N5
F1_count[11] = DFFEAS(F1L41, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[10] is debounce:de_PTT|count[10] at LCFF_X26_Y8_N3
F1_count[10] = DFFEAS(F1L38, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[9] is debounce:de_PTT|count[9] at LCFF_X26_Y8_N1
F1_count[9] = DFFEAS(F1L35, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[8] is debounce:de_PTT|count[8] at LCFF_X26_Y9_N31
F1_count[8] = DFFEAS(F1L32, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[7] is debounce:de_PTT|count[7] at LCFF_X26_Y9_N29
F1_count[7] = DFFEAS(F1L29, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[6] is debounce:de_PTT|count[6] at LCFF_X26_Y9_N27
F1_count[6] = DFFEAS(F1L26, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[5] is debounce:de_PTT|count[5] at LCFF_X26_Y9_N25
F1_count[5] = DFFEAS(F1L23, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[4] is debounce:de_PTT|count[4] at LCFF_X26_Y9_N23
F1_count[4] = DFFEAS(F1L20, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[3] is debounce:de_PTT|count[3] at LCFF_X26_Y9_N21
F1_count[3] = DFFEAS(F1L17, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[2] is debounce:de_PTT|count[2] at LCFF_X26_Y9_N19
F1_count[2] = DFFEAS(F1L14, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[1] is debounce:de_PTT|count[1] at LCFF_X26_Y9_N17
F1_count[1] = DFFEAS(F1L11, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1_count[0] is debounce:de_PTT|count[0] at LCFF_X26_Y9_N7
F1_count[0] = DFFEAS(F1L9, GLOBAL(A1L39),  ,  ,  ,  ,  , F1L1,  );


--F1L7 is debounce:de_PTT|count[0]~253 at LCCOMB_X26_Y9_N14
F1L7 = F1_count[0] & (F1_count[18] $ GND) # !F1_count[0] & !F1_count[18] & VCC;

--F1L8 is debounce:de_PTT|count[0]~254 at LCCOMB_X26_Y9_N14
F1L8 = CARRY(F1_count[0] & !F1_count[18]);


--F1L11 is debounce:de_PTT|count[1]~255 at LCCOMB_X26_Y9_N16
F1L11 = F1_count[1] & !F1L8 # !F1_count[1] & (F1L8 # GND);

--F1L12 is debounce:de_PTT|count[1]~256 at LCCOMB_X26_Y9_N16
F1L12 = CARRY(!F1L8 # !F1_count[1]);


--F1L14 is debounce:de_PTT|count[2]~257 at LCCOMB_X26_Y9_N18
F1L14 = F1_count[2] & (F1L12 $ GND) # !F1_count[2] & !F1L12 & VCC;

--F1L15 is debounce:de_PTT|count[2]~258 at LCCOMB_X26_Y9_N18
F1L15 = CARRY(F1_count[2] & !F1L12);


--F1L17 is debounce:de_PTT|count[3]~259 at LCCOMB_X26_Y9_N20
F1L17 = F1_count[3] & !F1L15 # !F1_count[3] & (F1L15 # GND);

--F1L18 is debounce:de_PTT|count[3]~260 at LCCOMB_X26_Y9_N20
F1L18 = CARRY(!F1L15 # !F1_count[3]);


--F1L20 is debounce:de_PTT|count[4]~261 at LCCOMB_X26_Y9_N22
F1L20 = F1_count[4] & (F1L18 $ GND) # !F1_count[4] & !F1L18 & VCC;

--F1L21 is debounce:de_PTT|count[4]~262 at LCCOMB_X26_Y9_N22
F1L21 = CARRY(F1_count[4] & !F1L18);


--F1L23 is debounce:de_PTT|count[5]~263 at LCCOMB_X26_Y9_N24
F1L23 = F1_count[5] & !F1L21 # !F1_count[5] & (F1L21 # GND);

--F1L24 is debounce:de_PTT|count[5]~264 at LCCOMB_X26_Y9_N24
F1L24 = CARRY(!F1L21 # !F1_count[5]);


--F1L26 is debounce:de_PTT|count[6]~265 at LCCOMB_X26_Y9_N26
F1L26 = F1_count[6] & (F1L24 $ GND) # !F1_count[6] & !F1L24 & VCC;

--F1L27 is debounce:de_PTT|count[6]~266 at LCCOMB_X26_Y9_N26
F1L27 = CARRY(F1_count[6] & !F1L24);


--F1L29 is debounce:de_PTT|count[7]~267 at LCCOMB_X26_Y9_N28
F1L29 = F1_count[7] & !F1L27 # !F1_count[7] & (F1L27 # GND);

--F1L30 is debounce:de_PTT|count[7]~268 at LCCOMB_X26_Y9_N28
F1L30 = CARRY(!F1L27 # !F1_count[7]);


--F1L32 is debounce:de_PTT|count[8]~269 at LCCOMB_X26_Y9_N30
F1L32 = F1_count[8] & (F1L30 $ GND) # !F1_count[8] & !F1L30 & VCC;

--F1L33 is debounce:de_PTT|count[8]~270 at LCCOMB_X26_Y9_N30
F1L33 = CARRY(F1_count[8] & !F1L30);


--F1L35 is debounce:de_PTT|count[9]~271 at LCCOMB_X26_Y8_N0
F1L35 = F1_count[9] & !F1L33 # !F1_count[9] & (F1L33 # GND);

--F1L36 is debounce:de_PTT|count[9]~272 at LCCOMB_X26_Y8_N0
F1L36 = CARRY(!F1L33 # !F1_count[9]);


--F1L38 is debounce:de_PTT|count[10]~273 at LCCOMB_X26_Y8_N2
F1L38 = F1_count[10] & (F1L36 $ GND) # !F1_count[10] & !F1L36 & VCC;

--F1L39 is debounce:de_PTT|count[10]~274 at LCCOMB_X26_Y8_N2
F1L39 = CARRY(F1_count[10] & !F1L36);


--F1L41 is debounce:de_PTT|count[11]~275 at LCCOMB_X26_Y8_N4
F1L41 = F1_count[11] & !F1L39 # !F1_count[11] & (F1L39 # GND);

--F1L42 is debounce:de_PTT|count[11]~276 at LCCOMB_X26_Y8_N4
F1L42 = CARRY(!F1L39 # !F1_count[11]);


--F1L44 is debounce:de_PTT|count[12]~277 at LCCOMB_X26_Y8_N6
F1L44 = F1_count[12] & (F1L42 $ GND) # !F1_count[12] & !F1L42 & VCC;

--F1L45 is debounce:de_PTT|count[12]~278 at LCCOMB_X26_Y8_N6
F1L45 = CARRY(F1_count[12] & !F1L42);


--F1L47 is debounce:de_PTT|count[13]~279 at LCCOMB_X26_Y8_N8
F1L47 = F1_count[13] & !F1L45 # !F1_count[13] & (F1L45 # GND);

--F1L48 is debounce:de_PTT|count[13]~280 at LCCOMB_X26_Y8_N8
F1L48 = CARRY(!F1L45 # !F1_count[13]);


--F1L50 is debounce:de_PTT|count[14]~281 at LCCOMB_X26_Y8_N10
F1L50 = F1_count[14] & (F1L48 $ GND) # !F1_count[14] & !F1L48 & VCC;

--F1L51 is debounce:de_PTT|count[14]~282 at LCCOMB_X26_Y8_N10
F1L51 = CARRY(F1_count[14] & !F1L48);


--F1L53 is debounce:de_PTT|count[15]~283 at LCCOMB_X26_Y8_N12
F1L53 = F1_count[15] & !F1L51 # !F1_count[15] & (F1L51 # GND);

--F1L54 is debounce:de_PTT|count[15]~284 at LCCOMB_X26_Y8_N12
F1L54 = CARRY(!F1L51 # !F1_count[15]);


--F1L56 is debounce:de_PTT|count[16]~285 at LCCOMB_X26_Y8_N14
F1L56 = F1_count[16] & (F1L54 $ GND) # !F1_count[16] & !F1L54 & VCC;

--F1L57 is debounce:de_PTT|count[16]~286 at LCCOMB_X26_Y8_N14
F1L57 = CARRY(F1_count[16] & !F1L54);


--F1L59 is debounce:de_PTT|count[17]~287 at LCCOMB_X26_Y8_N16
F1L59 = F1_count[17] & !F1L57 # !F1_count[17] & (F1L57 # GND);

--F1L60 is debounce:de_PTT|count[17]~288 at LCCOMB_X26_Y8_N16
F1L60 = CARRY(!F1L57 # !F1_count[17]);


--F1L62 is debounce:de_PTT|count[18]~289 at LCCOMB_X26_Y8_N18
F1L62 = F1_count[18] $ !F1L60;


--F1L1 is debounce:de_PTT|always0~0 at LCCOMB_X27_Y9_N22
F1L1 = F1_pb_history[2] $ F1_pb_history[3];


--N2_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4] at LCFF_X25_Y4_N1
N2_dffe5a[4] = DFFEAS(N2L9, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[4] at LCFF_X25_Y4_N7
N1_dffe5a[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L1_xor4,  ,  , VCC);


--N2_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3] at LCFF_X27_Y4_N1
N2_dffe5a[3] = DFFEAS(L2_xor3, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[3] at LCFF_X27_Y4_N31
N1_dffe5a[3] = DFFEAS(L1_xor3, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2] at LCFF_X24_Y4_N19
N2_dffe5a[2] = DFFEAS(N2L6, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[2] at LCFF_X27_Y4_N3
N1_dffe5a[2] = DFFEAS(N1L6, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1] at LCFF_X26_Y4_N21
N2_dffe5a[1] = DFFEAS(N2L4, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[1] at LCFF_X27_Y6_N9
N1_dffe5a[1] = DFFEAS(N1L4, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0] at LCFF_X24_Y4_N9
N2_dffe5a[0] = DFFEAS(L2_xor0, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[0] at LCFF_X24_Y4_N15
N1_dffe5a[0] = DFFEAS(L1_xor0, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L938 is sync_Rx_used[4]~95 at LCCOMB_X27_Y4_N4
A1L938 = CARRY(N2_dffe5a[0] # !N1_dffe5a[0]);


--A1L940 is sync_Rx_used[4]~97 at LCCOMB_X27_Y4_N6
A1L940 = CARRY(N2_dffe5a[1] & N1_dffe5a[1] & !A1L938 # !N2_dffe5a[1] & (N1_dffe5a[1] # !A1L938));


--A1L942 is sync_Rx_used[4]~99 at LCCOMB_X27_Y4_N8
A1L942 = CARRY(N2_dffe5a[2] & (!A1L940 # !N1_dffe5a[2]) # !N2_dffe5a[2] & !N1_dffe5a[2] & !A1L940);


--A1L944 is sync_Rx_used[4]~101 at LCCOMB_X27_Y4_N10
A1L944 = CARRY(N1_dffe5a[3] & (!A1L942 # !N2_dffe5a[3]) # !N1_dffe5a[3] & !N2_dffe5a[3] & !A1L942);


--A1L945 is sync_Rx_used[4]~102 at LCCOMB_X27_Y4_N12
A1L945 = (N1_dffe5a[4] $ N2_dffe5a[4] $ A1L944) # GND;

--A1L946 is sync_Rx_used[4]~103 at LCCOMB_X27_Y4_N12
A1L946 = CARRY(N1_dffe5a[4] & N2_dffe5a[4] & !A1L944 # !N1_dffe5a[4] & (N2_dffe5a[4] # !A1L944));


--N2_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5] at LCFF_X27_Y6_N3
N2_dffe5a[5] = DFFEAS(N2L11, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[5] at LCFF_X27_Y4_N29
N1_dffe5a[5] = DFFEAS(N1L10, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L948 is sync_Rx_used[5]~104 at LCCOMB_X27_Y4_N14
A1L948 = N2_dffe5a[5] & (N1_dffe5a[5] & !A1L946 # !N1_dffe5a[5] & A1L946 & VCC) # !N2_dffe5a[5] & (N1_dffe5a[5] & (A1L946 # GND) # !N1_dffe5a[5] & !A1L946);

--A1L949 is sync_Rx_used[5]~105 at LCCOMB_X27_Y4_N14
A1L949 = CARRY(N2_dffe5a[5] & N1_dffe5a[5] & !A1L946 # !N2_dffe5a[5] & (N1_dffe5a[5] # !A1L946));


--N2_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6] at LCFF_X24_Y4_N3
N2_dffe5a[6] = DFFEAS(L2_xor6, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[6] at LCFF_X27_Y3_N5
N1_dffe5a[6] = DFFEAS(L1_xor6, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L951 is sync_Rx_used[6]~106 at LCCOMB_X27_Y4_N16
A1L951 = (N2_dffe5a[6] $ N1_dffe5a[6] $ A1L949) # GND;

--A1L952 is sync_Rx_used[6]~107 at LCCOMB_X27_Y4_N16
A1L952 = CARRY(N2_dffe5a[6] & (!A1L949 # !N1_dffe5a[6]) # !N2_dffe5a[6] & !N1_dffe5a[6] & !A1L949);


--N2_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7] at LCFF_X26_Y4_N13
N2_dffe5a[7] = DFFEAS(N2L14, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[7] at LCFF_X27_Y6_N13
N1_dffe5a[7] = DFFEAS(N1L13, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L954 is sync_Rx_used[7]~108 at LCCOMB_X27_Y4_N18
A1L954 = N2_dffe5a[7] & (N1_dffe5a[7] & !A1L952 # !N1_dffe5a[7] & A1L952 & VCC) # !N2_dffe5a[7] & (N1_dffe5a[7] & (A1L952 # GND) # !N1_dffe5a[7] & !A1L952);

--A1L955 is sync_Rx_used[7]~109 at LCCOMB_X27_Y4_N18
A1L955 = CARRY(N2_dffe5a[7] & N1_dffe5a[7] & !A1L952 # !N2_dffe5a[7] & (N1_dffe5a[7] # !A1L952));


--N2_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8] at LCFF_X27_Y3_N25
N2_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L2_xor8,  ,  , VCC);


--N1_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[8] at LCFF_X27_Y6_N19
N1_dffe5a[8] = DFFEAS(N1L15, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L957 is sync_Rx_used[8]~110 at LCCOMB_X27_Y4_N20
A1L957 = (N2_dffe5a[8] $ N1_dffe5a[8] $ A1L955) # GND;

--A1L958 is sync_Rx_used[8]~111 at LCCOMB_X27_Y4_N20
A1L958 = CARRY(N2_dffe5a[8] & (!A1L955 # !N1_dffe5a[8]) # !N2_dffe5a[8] & !N1_dffe5a[8] & !A1L955);


--N2_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9] at LCFF_X27_Y6_N23
N2_dffe5a[9] = DFFEAS(N2L17, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[9] at LCFF_X26_Y4_N7
N1_dffe5a[9] = DFFEAS(N1L17, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L960 is sync_Rx_used[9]~112 at LCCOMB_X27_Y4_N22
A1L960 = N2_dffe5a[9] & (N1_dffe5a[9] & !A1L958 # !N1_dffe5a[9] & A1L958 & VCC) # !N2_dffe5a[9] & (N1_dffe5a[9] & (A1L958 # GND) # !N1_dffe5a[9] & !A1L958);

--A1L961 is sync_Rx_used[9]~113 at LCCOMB_X27_Y4_N22
A1L961 = CARRY(N2_dffe5a[9] & N1_dffe5a[9] & !A1L958 # !N2_dffe5a[9] & (N1_dffe5a[9] # !A1L958));


--N2_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10] at LCFF_X26_Y4_N15
N2_dffe5a[10] = DFFEAS(N2L19, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[10] at LCFF_X26_Y4_N5
N1_dffe5a[10] = DFFEAS(N1L19, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L963 is sync_Rx_used[10]~114 at LCCOMB_X27_Y4_N24
A1L963 = (N2_dffe5a[10] $ N1_dffe5a[10] $ A1L961) # GND;

--A1L964 is sync_Rx_used[10]~115 at LCCOMB_X27_Y4_N24
A1L964 = CARRY(N2_dffe5a[10] & (!A1L961 # !N1_dffe5a[10]) # !N2_dffe5a[10] & !N1_dffe5a[10] & !A1L961);


--N2_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11] at LCFF_X27_Y6_N21
N2_dffe5a[11] = DFFEAS(N2L21, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[11] at LCFF_X27_Y6_N5
N1_dffe5a[11] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_rdptr_g[11],  ,  , VCC);


--A1L966 is sync_Rx_used[11]~116 at LCCOMB_X27_Y4_N26
A1L966 = N2_dffe5a[11] $ N1_dffe5a[11] $ !A1L964;


--F1_pb_history[0] is debounce:de_PTT|pb_history[0] at LCFF_X25_Y9_N7
F1_pb_history[0] = DFFEAS(F1L66, GLOBAL(A1L39),  ,  ,  ,  ,  ,  ,  );


--L2_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor8 at LCCOMB_X22_Y4_N16
L2_xor8 = T1_dffe6a[11] $ T1_dffe6a[10] $ T1_dffe6a[9] $ T1_dffe6a[8];


--L2_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor5 at LCCOMB_X22_Y4_N28
L2_xor5 = L2_xor8 $ T1_dffe6a[6] $ T1_dffe6a[5] $ T1_dffe6a[7];


--L2_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor4 at LCCOMB_X22_Y4_N4
L2_xor4 = T1_dffe6a[4] $ L2_xor5;


--L1_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor8 at LCCOMB_X21_Y4_N2
L1_xor8 = H1_rdptr_g[9] $ H1_rdptr_g[8] $ H1_rdptr_g[11] $ H1_rdptr_g[10];


--L1_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor5 at LCCOMB_X21_Y4_N18
L1_xor5 = H1_rdptr_g[7] $ H1_rdptr_g[5] $ H1_rdptr_g[6] $ L1_xor8;


--L1_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor4 at LCCOMB_X25_Y4_N4
L1_xor4 = H1_rdptr_g[4] $ L1_xor5;


--L2_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor3 at LCCOMB_X27_Y4_N0
L2_xor3 = L2_xor5 $ T1_dffe6a[4] $ T1_dffe6a[3];


--L1_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor3 at LCCOMB_X27_Y4_N30
L1_xor3 = H1_rdptr_g[4] $ H1_rdptr_g[3] $ L1_xor5;


--L2_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor2 at LCCOMB_X22_Y4_N20
L2_xor2 = T1_dffe6a[2] $ L2_xor5 $ T1_dffe6a[4] $ T1_dffe6a[3];


--L1_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor2 at LCCOMB_X24_Y4_N30
L1_xor2 = H1_rdptr_g[2] $ H1_rdptr_g[3] $ L1_xor5 $ H1_rdptr_g[4];


--L2_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor1 at LCCOMB_X24_Y4_N16
L2_xor1 = T1_dffe6a[1] $ L2_xor2;


--L1_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor1 at LCCOMB_X24_Y4_N4
L1_xor1 = H1_rdptr_g[1] $ L1_xor2;


--L2_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor0 at LCCOMB_X24_Y4_N8
L2_xor0 = T1_dffe6a[0] $ T1_dffe6a[1] $ L2_xor2;


--L1_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor0 at LCCOMB_X24_Y4_N14
L1_xor0 = L1_xor2 $ H1_rdptr_g[0] $ H1_rdptr_g[1];


--L2_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor6 at LCCOMB_X24_Y4_N2
L2_xor6 = T1_dffe6a[6] $ T1_dffe6a[7] $ L2_xor8;


--L1_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor6 at LCCOMB_X27_Y3_N4
L1_xor6 = H1_rdptr_g[7] $ H1_rdptr_g[6] $ L1_xor8;


--L2_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor7 at LCCOMB_X22_Y4_N24
L2_xor7 = L2_xor8 $ T1_dffe6a[7];


--L1_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor7 at LCCOMB_X22_Y4_N8
L1_xor7 = H1_rdptr_g[7] $ L1_xor8;


--L2_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor9 at LCCOMB_X22_Y4_N10
L2_xor9 = T1_dffe6a[11] $ T1_dffe6a[9] $ T1_dffe6a[10];


--L1_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor9 at LCCOMB_X21_Y4_N10
L1_xor9 = H1_rdptr_g[9] $ H1_rdptr_g[11] $ H1_rdptr_g[10];


--L2_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor10 at LCCOMB_X22_Y4_N0
L2_xor10 = T1_dffe6a[11] $ T1_dffe6a[10];


--L1_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor10 at LCCOMB_X21_Y4_N16
L1_xor10 = H1_rdptr_g[11] $ H1_rdptr_g[10];


--A1L932 is state_PWM~125 at LCCOMB_X20_Y6_N24
A1L932 = !A1L875 & !state_PWM.00000 & (synced_Rx_used[11] # synced_Rx_used[10]);


--A1L997 is sync_count[8]~262 at LCCOMB_X19_Y6_N28
A1L997 = A1L535 # !state_PWM.00000 & (synced_Rx_used[11] # synced_Rx_used[10]);


--A1L862 is register[15]~2414 at LCCOMB_X25_Y7_N0
A1L862 = AD_state[2] & AD_state[0] # !AD_state[2] & (AD_state[4] # AD_state[3]);


--A1L624 is Select~5746 at LCCOMB_X24_Y8_N2
A1L624 = AD_state[4] & AD_state[3] & !LRCLK # !AD_state[4] & !AD_state[3] & LRCLK;


--A1L147 is I_Data_in[15]~32 at LCCOMB_X15_Y4_N30
A1L147 = !I_Data[15];


--A1L331 is Q_Data_in[15]~32 at LCCOMB_X27_Y5_N16
A1L331 = !Q_Data[15];


--B1L37 is I2SAudioOut:I2SAO|bit_count[0]~35 at LCCOMB_X12_Y8_N16
B1L37 = !B1_bit_count[0];


--H1L68 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]~24 at LCCOMB_X18_Y5_N10
H1L68 = !Q1_counter_ffa[0];


--V1L61 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]~22 at LCCOMB_X13_Y10_N26
V1L61 = !AB1_counter_ffa[0];


--A1L887 is rx_avail[4]~69 at LCCOMB_X26_Y4_N28
A1L887 = !sync_Rx_used[4];


--A1L889 is rx_avail[5]~70 at LCCOMB_X26_Y4_N10
A1L889 = !sync_Rx_used[5];


--A1L892 is rx_avail[6]~71 at LCCOMB_X26_Y4_N22
A1L892 = !sync_Rx_used[6];


--A1L895 is rx_avail[7]~72 at LCCOMB_X26_Y4_N26
A1L895 = !sync_Rx_used[7];


--A1L898 is rx_avail[8]~73 at LCCOMB_X25_Y5_N8
A1L898 = !sync_Rx_used[8];


--A1L900 is rx_avail[9]~74 at LCCOMB_X26_Y4_N24
A1L900 = !sync_Rx_used[9];


--A1L903 is rx_avail[10]~75 at LCCOMB_X26_Y4_N30
A1L903 = !sync_Rx_used[10];


--A1L905 is rx_avail[11]~76 at LCCOMB_X26_Y4_N16
A1L905 = !sync_Rx_used[11];


--FX2_flags[1] is FX2_flags[1] at PIN_197
--operation mode is input

FX2_flags[1] = INPUT();


--FX2_flags[2] is FX2_flags[2] at PIN_5
--operation mode is input

FX2_flags[2] = INPUT();


--CLK_24MHZ is CLK_24MHZ at PIN_120
--operation mode is input

CLK_24MHZ = INPUT();


--FX2_CLK is FX2_CLK at PIN_23
--operation mode is input

FX2_CLK = INPUT();


--BCLK is BCLK at PIN_127
--operation mode is input

BCLK = INPUT();


--FX2_flags[0] is FX2_flags[0] at PIN_198
--operation mode is input

FX2_flags[0] = INPUT();


--DOUT is DOUT at PIN_128
--operation mode is input

DOUT = INPUT();


--LRCLK is LRCLK at PIN_133
--operation mode is input

LRCLK = INPUT();


--CDOUT is CDOUT at PIN_117
--operation mode is input

CDOUT = INPUT();


--PTT is PTT at PIN_137
--operation mode is input

PTT = INPUT();


--FX2_SLRD is FX2_SLRD at PIN_30
--operation mode is output

FX2_SLRD = OUTPUT(A1L83Q);


--FX2_SLWR is FX2_SLWR at PIN_31
--operation mode is output

FX2_SLWR = OUTPUT(A1L87Q);


--LED[0] is LED[0] at PIN_67
--operation mode is output

LED[0] = OUTPUT(H1L57);


--LED[1] is LED[1] at PIN_68
--operation mode is output

LED[1] = OUTPUT(!FX2_flags[2]);


--LED[2] is LED[2] at PIN_69
--operation mode is output

LED[2] = OUTPUT(!LED_sync);


--LED[3] is LED[3] at PIN_70
--operation mode is output

LED[3] = OUTPUT(VCC);


--LED[4] is LED[4] at PIN_72
--operation mode is output

LED[4] = OUTPUT(VCC);


--LED[5] is LED[5] at PIN_74
--operation mode is output

LED[5] = OUTPUT(LB1_safe_q[8]);


--LED[6] is LED[6] at PIN_75
--operation mode is output

LED[6] = OUTPUT(LB1_safe_q[2]);


--LED[7] is LED[7] at PIN_76
--operation mode is output

LED[7] = OUTPUT(CLK_24MHZ);


--I_PWM_out is I_PWM_out at PIN_144
--operation mode is output

I_PWM_out = OUTPUT(I_PWM_accumulator[16]);


--Q_PWM_out is Q_PWM_out at PIN_113
--operation mode is output

Q_PWM_out = OUTPUT(Q_PWM_accumulator[16]);


--CBCLK is CBCLK at PIN_139
--operation mode is output

CBCLK = OUTPUT(LB1_safe_q[2]);


--CLRCLK is CLRCLK at PIN_141
--operation mode is output

CLRCLK = OUTPUT(LB1_safe_q[8]);


--CDIN is CDIN at PIN_116
--operation mode is output

CDIN = OUTPUT(B1_outbit_o);


--S0 is S0 at PIN_134
--operation mode is output

S0 = OUTPUT(DFS0);


--S1 is S1 at PIN_118
--operation mode is output

S1 = OUTPUT(DFS1);


--FX2_PA[7] is FX2_PA[7] at PIN_6
--operation mode is bidir

FX2_PA[7] = BIDIR(OPNDRN(VCC));


--A1L42 is FX2_FD[0]~15 at PIN_56
--operation mode is bidir

A1L42 = FX2_FD[0];

--FX2_FD[0] is FX2_FD[0] at PIN_56
--operation mode is bidir

FX2_FD[0]_tri_out = TRI(FB1_q_a[0], !A1L87Q);
FX2_FD[0] = BIDIR(FX2_FD[0]_tri_out);


--A1L44 is FX2_FD[1]~14 at PIN_57
--operation mode is bidir

A1L44 = FX2_FD[1];

--FX2_FD[1] is FX2_FD[1] at PIN_57
--operation mode is bidir

FX2_FD[1]_tri_out = TRI(FB1_q_a[1], !A1L87Q);
FX2_FD[1] = BIDIR(FX2_FD[1]_tri_out);


--A1L46 is FX2_FD[2]~13 at PIN_58
--operation mode is bidir

A1L46 = FX2_FD[2];

--FX2_FD[2] is FX2_FD[2] at PIN_58
--operation mode is bidir

FX2_FD[2]_tri_out = TRI(FB1_q_a[2], !A1L87Q);
FX2_FD[2] = BIDIR(FX2_FD[2]_tri_out);


--A1L48 is FX2_FD[3]~12 at PIN_59
--operation mode is bidir

A1L48 = FX2_FD[3];

--FX2_FD[3] is FX2_FD[3] at PIN_59
--operation mode is bidir

FX2_FD[3]_tri_out = TRI(FB1_q_a[3], !A1L87Q);
FX2_FD[3] = BIDIR(FX2_FD[3]_tri_out);


--A1L50 is FX2_FD[4]~11 at PIN_60
--operation mode is bidir

A1L50 = FX2_FD[4];

--FX2_FD[4] is FX2_FD[4] at PIN_60
--operation mode is bidir

FX2_FD[4]_tri_out = TRI(FB1_q_a[4], !A1L87Q);
FX2_FD[4] = BIDIR(FX2_FD[4]_tri_out);


--A1L52 is FX2_FD[5]~10 at PIN_61
--operation mode is bidir

A1L52 = FX2_FD[5];

--FX2_FD[5] is FX2_FD[5] at PIN_61
--operation mode is bidir

FX2_FD[5]_tri_out = TRI(FB1_q_a[5], !A1L87Q);
FX2_FD[5] = BIDIR(FX2_FD[5]_tri_out);


--A1L54 is FX2_FD[6]~9 at PIN_63
--operation mode is bidir

A1L54 = FX2_FD[6];

--FX2_FD[6] is FX2_FD[6] at PIN_63
--operation mode is bidir

FX2_FD[6]_tri_out = TRI(FB1_q_a[6], !A1L87Q);
FX2_FD[6] = BIDIR(FX2_FD[6]_tri_out);


--A1L56 is FX2_FD[7]~8 at PIN_64
--operation mode is bidir

A1L56 = FX2_FD[7];

--FX2_FD[7] is FX2_FD[7] at PIN_64
--operation mode is bidir

FX2_FD[7]_tri_out = TRI(FB1_q_a[7], !A1L87Q);
FX2_FD[7] = BIDIR(FX2_FD[7]_tri_out);


--A1L58 is FX2_FD[8]~7 at PIN_208
--operation mode is bidir

A1L58 = FX2_FD[8];

--FX2_FD[8] is FX2_FD[8] at PIN_208
--operation mode is bidir

FX2_FD[8]_tri_out = TRI(FB1_q_a[8], !A1L87Q);
FX2_FD[8] = BIDIR(FX2_FD[8]_tri_out);


--A1L60 is FX2_FD[9]~6 at PIN_207
--operation mode is bidir

A1L60 = FX2_FD[9];

--FX2_FD[9] is FX2_FD[9] at PIN_207
--operation mode is bidir

FX2_FD[9]_tri_out = TRI(FB1_q_a[9], !A1L87Q);
FX2_FD[9] = BIDIR(FX2_FD[9]_tri_out);


--A1L62 is FX2_FD[10]~5 at PIN_206
--operation mode is bidir

A1L62 = FX2_FD[10];

--FX2_FD[10] is FX2_FD[10] at PIN_206
--operation mode is bidir

FX2_FD[10]_tri_out = TRI(FB1_q_a[10], !A1L87Q);
FX2_FD[10] = BIDIR(FX2_FD[10]_tri_out);


--A1L64 is FX2_FD[11]~4 at PIN_205
--operation mode is bidir

A1L64 = FX2_FD[11];

--FX2_FD[11] is FX2_FD[11] at PIN_205
--operation mode is bidir

FX2_FD[11]_tri_out = TRI(FB1_q_a[11], !A1L87Q);
FX2_FD[11] = BIDIR(FX2_FD[11]_tri_out);


--A1L66 is FX2_FD[12]~3 at PIN_203
--operation mode is bidir

A1L66 = FX2_FD[12];

--FX2_FD[12] is FX2_FD[12] at PIN_203
--operation mode is bidir

FX2_FD[12]_tri_out = TRI(FB1_q_a[12], !A1L87Q);
FX2_FD[12] = BIDIR(FX2_FD[12]_tri_out);


--A1L68 is FX2_FD[13]~2 at PIN_201
--operation mode is bidir

A1L68 = FX2_FD[13];

--FX2_FD[13] is FX2_FD[13] at PIN_201
--operation mode is bidir

FX2_FD[13]_tri_out = TRI(FB1_q_a[13], !A1L87Q);
FX2_FD[13] = BIDIR(FX2_FD[13]_tri_out);


--A1L70 is FX2_FD[14]~1 at PIN_200
--operation mode is bidir

A1L70 = FX2_FD[14];

--FX2_FD[14] is FX2_FD[14] at PIN_200
--operation mode is bidir

FX2_FD[14]_tri_out = TRI(FB1_q_a[14], !A1L87Q);
FX2_FD[14] = BIDIR(FX2_FD[14]_tri_out);


--A1L72 is FX2_FD[15]~0 at PIN_199
--operation mode is bidir

A1L72 = FX2_FD[15];

--FX2_FD[15] is FX2_FD[15] at PIN_199
--operation mode is bidir

FX2_FD[15]_tri_out = TRI(FB1_q_a[15], !A1L87Q);
FX2_FD[15] = BIDIR(FX2_FD[15]_tri_out);


--FX2_PA[0] is FX2_PA[0] at PIN_15
--operation mode is bidir

FX2_PA[0]_tri_out = TRI(VCC, VCC);
FX2_PA[0] = BIDIR(FX2_PA[0]_tri_out);


--FX2_PA[1] is FX2_PA[1] at PIN_14
--operation mode is bidir

FX2_PA[1]_tri_out = TRI(VCC, VCC);
FX2_PA[1] = BIDIR(FX2_PA[1]_tri_out);


--FX2_PA[2] is FX2_PA[2] at PIN_13
--operation mode is bidir

FX2_PA[2]_tri_out = TRI(FIFO_DATA_OUTPUT_ENABLE, VCC);
FX2_PA[2] = BIDIR(FX2_PA[2]_tri_out);


--FX2_PA[3] is FX2_PA[3] at PIN_12
--operation mode is bidir

FX2_PA[3]_tri_out = TRI(VCC, VCC);
FX2_PA[3] = BIDIR(FX2_PA[3]_tri_out);


--FX2_PA[4] is FX2_PA[4] at PIN_11
--operation mode is bidir

FX2_PA[4]_tri_out = TRI(GND, VCC);
FX2_PA[4] = BIDIR(FX2_PA[4]_tri_out);


--FX2_PA[5] is FX2_PA[5] at PIN_10
--operation mode is bidir

FX2_PA[5]_tri_out = TRI(FIFO_DATA_OUTPUT_ENABLE, VCC);
FX2_PA[5] = BIDIR(FX2_PA[5]_tri_out);


--FX2_PA[6] is FX2_PA[6] at PIN_8
--operation mode is bidir

FX2_PA[6]_tri_out = TRI(VCC, VCC);
FX2_PA[6] = BIDIR(FX2_PA[6]_tri_out);


--H1L65 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84 at LCCOMB_X19_Y3_N28
H1L65 = !H1L57;






--A1L84 is FX2_SLRD~reg0clkctrl at CLKCTRL_G0
A1L84 = cycloneii_clkctrl(.INCLK[0] = A1L83Q) WITH (clock_type = "Global Clock");


--LB1L33 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl at CLKCTRL_G7
LB1L33 = cycloneii_clkctrl(.INCLK[0] = LB1_safe_q[2]) WITH (clock_type = "Global Clock");


--A1L768 is data_flag~clkctrl at CLKCTRL_G5
A1L768 = cycloneii_clkctrl(.INCLK[0] = data_flag) WITH (clock_type = "Global Clock");


--A1L39 is FX2_CLK~clkctrl at CLKCTRL_G2
A1L39 = cycloneii_clkctrl(.INCLK[0] = FX2_CLK) WITH (clock_type = "Global Clock");


--V1L23 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdaclr~clkctrl at CLKCTRL_G3
V1L23 = cycloneii_clkctrl(.INCLK[0] = V1_rdaclr) WITH (clock_type = "Global Clock");


--H1L24 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr~clkctrl at CLKCTRL_G4
H1L24 = cycloneii_clkctrl(.INCLK[0] = H1_rdaclr) WITH (clock_type = "Global Clock");


--LB1L40 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]~clkctrl at CLKCTRL_G6
LB1L40 = cycloneii_clkctrl(.INCLK[0] = LB1_safe_q[8]) WITH (clock_type = "Global Clock");


--A1L721 is Tx_read_clock~clkctrl at CLKCTRL_G1
A1L721 = cycloneii_clkctrl(.INCLK[0] = Tx_read_clock) WITH (clock_type = "Global Clock");


--A1L490 is Rx_register[0]~feeder at LCCOMB_X6_Y6_N28
A1L490 = A1L42;


--A1L492 is Rx_register[1]~feeder at LCCOMB_X6_Y6_N26
A1L492 = A1L44;


--A1L494 is Rx_register[2]~feeder at LCCOMB_X6_Y6_N10
A1L494 = A1L46;


--A1L496 is Rx_register[3]~feeder at LCCOMB_X6_Y6_N14
A1L496 = A1L48;


--A1L498 is Rx_register[4]~feeder at LCCOMB_X6_Y6_N22
A1L498 = A1L50;


--A1L503 is Rx_register[8]~feeder at LCCOMB_X6_Y6_N30
A1L503 = A1L58;


--A1L505 is Rx_register[9]~feeder at LCCOMB_X10_Y9_N10
A1L505 = A1L60;


--A1L507 is Rx_register[10]~feeder at LCCOMB_X6_Y6_N18
A1L507 = A1L62;


--A1L509 is Rx_register[11]~feeder at LCCOMB_X6_Y6_N8
A1L509 = A1L64;


--A1L511 is Rx_register[12]~feeder at LCCOMB_X10_Y9_N30
A1L511 = A1L66;


--A1L513 is Rx_register[13]~feeder at LCCOMB_X6_Y6_N24
A1L513 = A1L68;


--N3L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[11]~feeder at LCCOMB_X19_Y2_N4
N3L18 = U1_dffe8a[11];


--H1L79 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6]~feeder at LCCOMB_X20_Y3_N28
H1L79 = Q1_power_modified_counter_values[6];


--H1L84 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[9]~feeder at LCCOMB_X17_Y3_N22
H1L84 = Q1_power_modified_counter_values[9];


--H1L77 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5]~feeder at LCCOMB_X20_Y3_N2
H1L77 = Q1_power_modified_counter_values[5];


--H1L81 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7]~feeder at LCCOMB_X17_Y3_N4
H1L81 = Q1_power_modified_counter_values[7];


--H1L73 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]~feeder at LCCOMB_X18_Y5_N8
H1L73 = Q1_power_modified_counter_values[3];


--H1L75 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4]~feeder at LCCOMB_X18_Y5_N24
H1L75 = Q1_power_modified_counter_values[4];


--A1L85 is FX2_SLRD~reg0feeder at LCCOMB_X1_Y6_N28
A1L85 = A1L518;


--A1L88 is FX2_SLWR~reg0feeder at LCCOMB_X20_Y8_N0
A1L88 = A1L519;


--Q1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff~feeder at LCCOMB_X20_Y3_N26
Q1L40 = Q1_parity;


--U1L8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]~feeder at LCCOMB_X20_Y3_N22
U1L8 = H1_rdptr_g[5];


--U1L14 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10]~feeder at LCCOMB_X20_Y3_N10
U1L14 = H1_rdptr_g[10];


--A1L356 is Q_PWM[13]~feeder at LCCOMB_X27_Y8_N16
A1L356 = S1_q_a[13];


--A1L262 is Left_PWM[13]~feeder at LCCOMB_X27_Y8_N0
A1L262 = S1_q_a[13];


--A1L458 is Right_PWM[12]~feeder at LCCOMB_X27_Y9_N24
A1L458 = S1_q_a[12];


--A1L264 is Left_PWM[14]~feeder at LCCOMB_X25_Y8_N8
A1L264 = S1_q_a[14];


--A1L171 is I_PWM[14]~feeder at LCCOMB_X27_Y5_N6
A1L171 = S1_q_a[14];


--A1L461 is Right_PWM[14]~feeder at LCCOMB_X27_Y9_N16
A1L461 = S1_q_a[14];


--A1L266 is Left_PWM[15]~feeder at LCCOMB_X25_Y8_N22
A1L266 = S1_q_a[15];


--A1L463 is Right_PWM[15]~feeder at LCCOMB_X27_Y9_N8
A1L463 = S1_q_a[15];


--A1L173 is I_PWM[15]~feeder at LCCOMB_X27_Y5_N0
A1L173 = S1_q_a[15];


--A1L353 is Q_PWM[11]~feeder at LCCOMB_X27_Y2_N28
A1L353 = S1_q_a[11];


--A1L167 is I_PWM[11]~feeder at LCCOMB_X27_Y5_N8
A1L167 = S1_q_a[11];


--A1L456 is Right_PWM[11]~feeder at LCCOMB_X27_Y9_N12
A1L456 = S1_q_a[11];


--A1L454 is Right_PWM[10]~feeder at LCCOMB_X27_Y9_N26
A1L454 = S1_q_a[10];


--A1L165 is I_PWM[10]~feeder at LCCOMB_X27_Y5_N4
A1L165 = S1_q_a[10];


--A1L452 is Right_PWM[9]~feeder at LCCOMB_X27_Y9_N2
A1L452 = S1_q_a[9];


--A1L478 is Rx_control_1[1]~feeder at LCCOMB_X27_Y7_N2
A1L478 = S1_q_a[9];


--A1L257 is Left_PWM[9]~feeder at LCCOMB_X27_Y8_N8
A1L257 = S1_q_a[9];


--A1L350 is Q_PWM[9]~feeder at LCCOMB_X27_Y8_N20
A1L350 = S1_q_a[9];


--A1L348 is Q_PWM[8]~feeder at LCCOMB_X27_Y2_N12
A1L348 = S1_q_a[8];


--A1L162 is I_PWM[8]~feeder at LCCOMB_X27_Y5_N14
A1L162 = S1_q_a[8];


--A1L255 is Left_PWM[8]~feeder at LCCOMB_X27_Y8_N22
A1L255 = S1_q_a[8];


--B1L90 is I2SAudioOut:I2SAO|outbit_o~feeder at LCCOMB_X13_Y8_N26
B1L90 = B1L21;


--A1L910 is state_FX.010~feeder at LCCOMB_X1_Y6_N12
A1L910 = A1L521;


--A1L912 is state_FX.011~feeder at LCCOMB_X1_Y6_N4
A1L912 = A1L522;


--A1L907 is state_FX.000~feeder at LCCOMB_X1_Y6_N8
A1L907 = A1L523;


--H1L55 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11]~feeder at LCCOMB_X24_Y4_N10
H1L55 = K1_power_modified_counter_values[11];


--N2L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]~feeder at LCCOMB_X27_Y6_N20
N2L21 = T1_dffe6a[11];


--H1L46 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6]~feeder at LCCOMB_X24_Y4_N26
H1L46 = K1_power_modified_counter_values[6];


--H1L44 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[5]~feeder at LCCOMB_X24_Y4_N20
H1L44 = K1_power_modified_counter_values[5];


--H1L52 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[9]~feeder at LCCOMB_X19_Y4_N14
H1L52 = K1_power_modified_counter_values[9];


--H1L38 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1]~feeder at LCCOMB_X19_Y4_N18
H1L38 = K1_power_modified_counter_values[1];


--H1L48 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[7]~feeder at LCCOMB_X19_Y4_N6
H1L48 = K1_power_modified_counter_values[7];


--H1L36 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0]~feeder at LCCOMB_X19_Y4_N10
H1L36 = K1_power_modified_counter_values[0];


--H1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[2]~feeder at LCCOMB_X24_Y4_N12
H1L40 = K1_power_modified_counter_values[2];


--H1L50 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[8]~feeder at LCCOMB_X24_Y4_N24
H1L50 = K1_power_modified_counter_values[8];


--A1L253 is Left_PWM[7]~feeder at LCCOMB_X27_Y8_N30
A1L253 = S1_q_a[7];


--A1L346 is Q_PWM[7]~feeder at LCCOMB_X27_Y8_N4
A1L346 = S1_q_a[7];


--A1L344 is Q_PWM[6]~feeder at LCCOMB_X27_Y8_N10
A1L344 = S1_q_a[6];


--A1L448 is Right_PWM[6]~feeder at LCCOMB_X27_Y9_N30
A1L448 = S1_q_a[6];


--A1L251 is Left_PWM[6]~feeder at LCCOMB_X25_Y8_N4
A1L251 = S1_q_a[6];


--A1L158 is I_PWM[5]~feeder at LCCOMB_X26_Y5_N22
A1L158 = S1_q_a[5];


--A1L249 is Left_PWM[5]~feeder at LCCOMB_X27_Y8_N14
A1L249 = S1_q_a[5];


--A1L341 is Q_PWM[4]~feeder at LCCOMB_X27_Y2_N2
A1L341 = S1_q_a[4];


--A1L156 is I_PWM[4]~feeder at LCCOMB_X27_Y5_N28
A1L156 = S1_q_a[4];


--A1L445 is Right_PWM[4]~feeder at LCCOMB_X27_Y9_N6
A1L445 = S1_q_a[4];


--A1L339 is Q_PWM[3]~feeder at LCCOMB_X25_Y5_N6
A1L339 = S1_q_a[3];


--A1L246 is Left_PWM[3]~feeder at LCCOMB_X27_Y8_N6
A1L246 = S1_q_a[3];


--A1L442 is Right_PWM[2]~feeder at LCCOMB_X25_Y8_N26
A1L442 = S1_q_a[2];


--A1L244 is Left_PWM[2]~feeder at LCCOMB_X25_Y8_N20
A1L244 = S1_q_a[2];


--A1L468 is Rx_control_0[2]~feeder at LCCOMB_X18_Y6_N0
A1L468 = S1_q_a[2];


--A1L242 is Left_PWM[1]~feeder at LCCOMB_X25_Y8_N24
A1L242 = S1_q_a[1];


--A1L440 is Right_PWM[1]~feeder at LCCOMB_X27_Y9_N0
A1L440 = S1_q_a[1];


--A1L336 is Q_PWM[1]~feeder at LCCOMB_X27_Y8_N2
A1L336 = S1_q_a[1];


--A1L152 is I_PWM[1]~feeder at LCCOMB_X27_Y5_N20
A1L152 = S1_q_a[1];


--A1L466 is Rx_control_0[1]~feeder at LCCOMB_X18_Y6_N10
A1L466 = S1_q_a[1];


--A1L150 is I_PWM[0]~feeder at LCCOMB_X27_Y5_N10
A1L150 = S1_q_a[0];


--A1L240 is Left_PWM[0]~feeder at LCCOMB_X27_Y8_N28
A1L240 = S1_q_a[0];


--A1L334 is Q_PWM[0]~feeder at LCCOMB_X27_Y8_N18
A1L334 = S1_q_a[0];


--H1L3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[0]~feeder at LCCOMB_X22_Y4_N26
H1L3 = H1_wrptr_g[0];


--H1L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[2]~feeder at LCCOMB_X21_Y4_N8
H1L6 = H1_wrptr_g[2];


--H1L8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X20_Y4_N24
H1L8 = H1_wrptr_g[3];


--H1L11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[5]~feeder at LCCOMB_X20_Y4_N4
H1L11 = H1_wrptr_g[5];


--H1L13 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[6]~feeder at LCCOMB_X22_Y4_N12
H1L13 = H1_wrptr_g[6];


--H1L16 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[8]~feeder at LCCOMB_X20_Y4_N26
H1L16 = H1_wrptr_g[8];


--H1L20 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[11]~feeder at LCCOMB_X22_Y4_N22
H1L20 = H1_wrptr_g[11];


--A1L145 is I_Data_in[14]~feeder at LCCOMB_X20_Y5_N16
A1L145 = I_Data[14];


--A1L143 is I_Data_in[13]~feeder at LCCOMB_X15_Y4_N22
A1L143 = I_Data[13];


--A1L137 is I_Data_in[8]~feeder at LCCOMB_X15_Y4_N20
A1L137 = I_Data[8];


--A1L135 is I_Data_in[7]~feeder at LCCOMB_X15_Y5_N14
A1L135 = I_Data[7];


--A1L133 is I_Data_in[6]~feeder at LCCOMB_X15_Y5_N6
A1L133 = I_Data[6];


--A1L131 is I_Data_in[5]~feeder at LCCOMB_X15_Y5_N2
A1L131 = I_Data[5];


--A1L129 is I_Data_in[4]~feeder at LCCOMB_X15_Y5_N8
A1L129 = I_Data[4];


--A1L127 is I_Data_in[3]~feeder at LCCOMB_X15_Y5_N12
A1L127 = I_Data[3];


--A1L125 is I_Data_in[2]~feeder at LCCOMB_X15_Y5_N0
A1L125 = I_Data[2];


--A1L123 is I_Data_in[1]~feeder at LCCOMB_X15_Y5_N10
A1L123 = I_Data[1];


--A1L329 is Q_Data_in[14]~feeder at LCCOMB_X17_Y4_N28
A1L329 = Q_Data[14];


--A1L326 is Q_Data_in[12]~feeder at LCCOMB_X17_Y4_N20
A1L326 = Q_Data[12];


--A1L324 is Q_Data_in[11]~feeder at LCCOMB_X17_Y4_N18
A1L324 = Q_Data[11];


--A1L322 is Q_Data_in[10]~feeder at LCCOMB_X17_Y4_N26
A1L322 = Q_Data[10];


--A1L320 is Q_Data_in[9]~feeder at LCCOMB_X17_Y4_N24
A1L320 = Q_Data[9];


--A1L318 is Q_Data_in[8]~feeder at LCCOMB_X17_Y4_N30
A1L318 = Q_Data[8];


--A1L316 is Q_Data_in[7]~feeder at LCCOMB_X17_Y5_N2
A1L316 = Q_Data[7];


--A1L314 is Q_Data_in[6]~feeder at LCCOMB_X17_Y5_N4
A1L314 = Q_Data[6];


--A1L311 is Q_Data_in[4]~feeder at LCCOMB_X17_Y5_N8
A1L311 = Q_Data[4];


--A1L309 is Q_Data_in[3]~feeder at LCCOMB_X17_Y5_N6
A1L309 = Q_Data[3];


--A1L307 is Q_Data_in[2]~feeder at LCCOMB_X17_Y5_N0
A1L307 = Q_Data[2];


--A1L305 is Q_Data_in[1]~feeder at LCCOMB_X17_Y5_N10
A1L305 = Q_Data[1];


--A1L303 is Q_Data_in[0]~feeder at LCCOMB_X17_Y5_N14
A1L303 = Q_Data[0];


--B1L53 is I2SAudioOut:I2SAO|local_left_sample[6]~feeder at LCCOMB_X12_Y8_N0
B1L53 = Left_PWM[6];


--B1L55 is I2SAudioOut:I2SAO|local_left_sample[7]~feeder at LCCOMB_X12_Y8_N24
B1L55 = Left_PWM[7];


--B1L40 is I2SAudioOut:I2SAO|bit_count[2]~feeder at LCCOMB_X13_Y8_N24
B1L40 = B1L33;


--B1L42 is I2SAudioOut:I2SAO|bit_count[3]~feeder at LCCOMB_X13_Y8_N18
B1L42 = B1L34;


--B1L47 is I2SAudioOut:I2SAO|local_left_sample[1]~feeder at LCCOMB_X12_Y8_N30
B1L47 = Left_PWM[1];


--B1L45 is I2SAudioOut:I2SAO|local_left_sample[0]~feeder at LCCOMB_X12_Y8_N4
B1L45 = Left_PWM[0];


--B1L62 is I2SAudioOut:I2SAO|local_left_sample[13]~feeder at LCCOMB_X14_Y8_N0
B1L62 = Left_PWM[13];


--B1L75 is I2SAudioOut:I2SAO|local_right_sample[6]~feeder at LCCOMB_X14_Y8_N16
B1L75 = Right_PWM[6];


--B1L80 is I2SAudioOut:I2SAO|local_right_sample[9]~feeder at LCCOMB_X14_Y8_N6
B1L80 = Right_PWM[9];


--B1L68 is I2SAudioOut:I2SAO|local_right_sample[0]~feeder at LCCOMB_X14_Y8_N30
B1L68 = Right_PWM[0];


--B1L85 is I2SAudioOut:I2SAO|local_right_sample[12]~feeder at LCCOMB_X14_Y8_N4
B1L85 = Right_PWM[12];


--B1L83 is I2SAudioOut:I2SAO|local_right_sample[11]~feeder at LCCOMB_X14_Y8_N20
B1L83 = Right_PWM[11];


--B1L77 is I2SAudioOut:I2SAO|local_right_sample[7]~feeder at LCCOMB_X14_Y8_N10
B1L77 = Right_PWM[7];


--GB1L23 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[10]~feeder at LCCOMB_X17_Y10_N0
GB1L23 = V1_delayed_wrptr_g[10];


--A1L923 is state_PWM.01000~feeder at LCCOMB_X26_Y8_N28
A1L923 = state_PWM.00111;


--T1L11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[6]~feeder at LCCOMB_X24_Y4_N0
T1L11 = H1_delayed_wrptr_g[6];


--T1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[9]~feeder at LCCOMB_X20_Y4_N0
T1L15 = H1_delayed_wrptr_g[9];


--T1L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[1]~feeder at LCCOMB_X19_Y4_N22
T1L4 = H1_delayed_wrptr_g[1];


--T1L8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[4]~feeder at LCCOMB_X20_Y4_N22
T1L8 = H1_delayed_wrptr_g[4];


--A1L1034 is synced_Rx_used[4]~feeder at LCCOMB_X27_Y6_N26
A1L1034 = A1L1032;


--A1L1053 is synced_Rx_used[10]~feeder at LCCOMB_X20_Y6_N0
A1L1053 = A1L1051;


--A1L1057 is synced_Rx_used[11]~feeder at LCCOMB_X19_Y7_N0
A1L1057 = A1L1055;


--A1L119 is I_Data[15]~feeder at LCCOMB_X26_Y4_N8
A1L119 = I_PWM[15];


--A1L117 is I_Data[14]~feeder at LCCOMB_X27_Y3_N6
A1L117 = I_PWM[14];


--A1L115 is I_Data[13]~feeder at LCCOMB_X27_Y3_N0
A1L115 = I_PWM[13];


--A1L113 is I_Data[12]~feeder at LCCOMB_X27_Y2_N16
A1L113 = I_PWM[12];


--A1L111 is I_Data[11]~feeder at LCCOMB_X27_Y2_N10
A1L111 = I_PWM[11];


--A1L108 is I_Data[9]~feeder at LCCOMB_X27_Y3_N2
A1L108 = I_PWM[9];


--A1L106 is I_Data[8]~feeder at LCCOMB_X26_Y4_N18
A1L106 = I_PWM[8];


--A1L99 is I_Data[2]~feeder at LCCOMB_X26_Y5_N10
A1L99 = I_PWM[2];


--A1L97 is I_Data[1]~feeder at LCCOMB_X27_Y3_N12
A1L97 = I_PWM[1];


--A1L95 is I_Data[0]~feeder at LCCOMB_X27_Y3_N10
A1L95 = I_PWM[0];


--A1L300 is Q_Data[15]~feeder at LCCOMB_X27_Y2_N8
A1L300 = Q_PWM[15];


--A1L298 is Q_Data[14]~feeder at LCCOMB_X27_Y2_N6
A1L298 = Q_PWM[14];


--A1L295 is Q_Data[12]~feeder at LCCOMB_X27_Y3_N16
A1L295 = Q_PWM[12];


--A1L293 is Q_Data[11]~feeder at LCCOMB_X27_Y2_N18
A1L293 = Q_PWM[11];


--A1L291 is Q_Data[10]~feeder at LCCOMB_X26_Y5_N16
A1L291 = Q_PWM[10];


--A1L289 is Q_Data[9]~feeder at LCCOMB_X26_Y5_N12
A1L289 = Q_PWM[9];


--A1L287 is Q_Data[8]~feeder at LCCOMB_X27_Y2_N22
A1L287 = Q_PWM[8];


--A1L285 is Q_Data[7]~feeder at LCCOMB_X25_Y5_N28
A1L285 = Q_PWM[7];


--A1L282 is Q_Data[5]~feeder at LCCOMB_X27_Y2_N20
A1L282 = Q_PWM[5];


--A1L280 is Q_Data[4]~feeder at LCCOMB_X27_Y2_N14
A1L280 = Q_PWM[4];


--A1L278 is Q_Data[3]~feeder at LCCOMB_X25_Y5_N12
A1L278 = Q_PWM[3];


--A1L276 is Q_Data[2]~feeder at LCCOMB_X27_Y2_N4
A1L276 = Q_PWM[2];


--A1L274 is Q_Data[1]~feeder at LCCOMB_X26_Y5_N8
A1L274 = Q_PWM[1];


--A1L272 is Q_Data[0]~feeder at LCCOMB_X26_Y5_N4
A1L272 = Q_PWM[0];


--B1L27 is I2SAudioOut:I2SAO|TLV_state.000~feeder at LCCOMB_X13_Y7_N30
B1L27 = B1L24;


--A1L925 is state_PWM.01001~feeder at LCCOMB_X26_Y9_N8
A1L925 = state_PWM.01000;


--JB1L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4]~feeder at LCCOMB_X15_Y11_N4
JB1L10 = V1_rdptr_g[4];


--JB1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[8]~feeder at LCCOMB_X14_Y12_N30
JB1L18 = V1_rdptr_g[8];


--JB1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[10]~feeder at LCCOMB_X14_Y12_N20
JB1L22 = V1_rdptr_g[10];


--JB1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9]~feeder at LCCOMB_X14_Y12_N12
JB1L20 = V1_rdptr_g[9];


--JB1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0]~feeder at LCCOMB_X15_Y12_N4
JB1L3 = V1_rdptr_g[0];


--JB1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6]~feeder at LCCOMB_X15_Y10_N30
JB1L14 = V1_rdptr_g[6];


--JB1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[7]~feeder at LCCOMB_X15_Y12_N26
JB1L16 = V1_rdptr_g[7];


--JB1L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3]~feeder at LCCOMB_X15_Y12_N16
JB1L8 = V1_rdptr_g[3];


--JB1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1]~feeder at LCCOMB_X15_Y11_N18
JB1L5 = V1_rdptr_g[1];


--JB1L12 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[5]~feeder at LCCOMB_X18_Y11_N24
JB1L12 = V1_rdptr_g[5];


--DB1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10]~feeder at LCCOMB_X14_Y12_N22
DB1L18 = JB1_dffe13a[10];


--V1L77 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]~feeder at LCCOMB_X13_Y11_N12
V1L77 = AB1_power_modified_counter_values[10];


--V1L75 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]~feeder at LCCOMB_X13_Y11_N20
V1L75 = AB1_power_modified_counter_values[9];


--V1L72 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]~feeder at LCCOMB_X13_Y11_N22
V1L72 = AB1_power_modified_counter_values[7];


--V1L64 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1]~feeder at LCCOMB_X13_Y10_N22
V1L64 = AB1_power_modified_counter_values[1];


--V1L67 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]~feeder at LCCOMB_X13_Y10_N20
V1L67 = AB1_power_modified_counter_values[3];


--V1L35 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]~feeder at LCCOMB_X18_Y12_N30
V1L35 = X1_power_modified_counter_values[0];


--V1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]~feeder at LCCOMB_X18_Y12_N16
V1L37 = X1_power_modified_counter_values[1];


--V1L41 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]~feeder at LCCOMB_X18_Y12_N14
V1L41 = X1_power_modified_counter_values[4];


--V1L44 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]~feeder at LCCOMB_X18_Y12_N10
V1L44 = X1_power_modified_counter_values[6];


--V1L46 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]~feeder at LCCOMB_X18_Y12_N22
V1L46 = X1_power_modified_counter_values[7];


--V1L48 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]~feeder at LCCOMB_X17_Y12_N6
V1L48 = X1_power_modified_counter_values[8];


--V1L50 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]~feeder at LCCOMB_X18_Y12_N12
V1L50 = X1_power_modified_counter_values[9];


--V1L4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[1]~feeder at LCCOMB_X19_Y12_N26
V1L4 = V1_wrptr_g[1];


--V1L6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[2]~feeder at LCCOMB_X19_Y12_N12
V1L6 = V1_wrptr_g[2];


--V1L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X18_Y13_N0
V1L8 = V1_wrptr_g[3];


--V1L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[5]~feeder at LCCOMB_X17_Y13_N0
V1L11 = V1_wrptr_g[5];


--V1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[7]~feeder at LCCOMB_X18_Y13_N2
V1L14 = V1_wrptr_g[7];


--V1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[8]~feeder at LCCOMB_X15_Y13_N0
V1L16 = V1_wrptr_g[8];


--V1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[9]~feeder at LCCOMB_X19_Y12_N22
V1L18 = V1_wrptr_g[9];


--A1L37 is FIFO_DATA_OUTPUT_ENABLE~feeder at LCCOMB_X1_Y6_N0
A1L37 = A1L532;


--DB1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[9]~feeder at LCCOMB_X14_Y12_N24
DB1L16 = BB2_xor9;


--DB2L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8]~feeder at LCCOMB_X13_Y11_N28
DB2L14 = BB1_xor8;


--DB1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[8]~feeder at LCCOMB_X14_Y12_N28
DB1L14 = BB2_xor8;


--DB2L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]~feeder at LCCOMB_X13_Y11_N0
DB2L11 = BB1_xor6;


--DB1L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[6]~feeder at LCCOMB_X14_Y10_N28
DB1L11 = BB2_xor6;


--DB2L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[3]~feeder at LCCOMB_X13_Y10_N12
DB2L7 = BB1_xor3;


--DB1L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[3]~feeder at LCCOMB_X15_Y11_N22
DB1L7 = BB2_xor3;


--DB2L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~feeder at LCCOMB_X13_Y10_N28
DB2L3 = BB1_xor0;


--DB1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~feeder at LCCOMB_X15_Y11_N14
DB1L3 = BB2_xor0;


--N4L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[10]~feeder at LCCOMB_X18_Y4_N12
N4L18 = L3_xor10;


--N4L16 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[9]~feeder at LCCOMB_X17_Y3_N28
N4L16 = L3_xor9;


--N3L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[9]~feeder at LCCOMB_X19_Y2_N0
N3L15 = L4_xor9;


--N4L13 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[7]~feeder at LCCOMB_X17_Y3_N18
N4L13 = L3_xor7;


--N4L10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[5]~feeder at LCCOMB_X17_Y3_N24
N4L10 = L3_xor5;


--N3L10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[5]~feeder at LCCOMB_X18_Y3_N18
N3L10 = L4_xor5;


--N3L8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[4]~feeder at LCCOMB_X18_Y3_N28
N3L8 = L4_xor4;


--N4L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[2]~feeder at LCCOMB_X18_Y5_N18
N4L6 = L3_xor2;


--N3L5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[2]~feeder at LCCOMB_X18_Y3_N24
N3L5 = L4_xor2;


--N4L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[1]~feeder at LCCOMB_X18_Y5_N12
N4L4 = L3_xor1;


--A1L927 is state_PWM.01010~feeder at LCCOMB_X27_Y10_N24
A1L927 = state_PWM.01001;


--GB1L29 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]~feeder at LCCOMB_X19_Y12_N4
GB1L29 = GB1_dffe7a[2];


--GB1L38 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]~feeder at LCCOMB_X18_Y12_N8
GB1L38 = GB1_dffe7a[9];


--GB1L34 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]~feeder at LCCOMB_X18_Y12_N20
GB1L34 = GB1_dffe7a[6];


--GB1L27 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]~feeder at LCCOMB_X19_Y12_N28
GB1L27 = GB1_dffe7a[1];


--JB1L27 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]~feeder at LCCOMB_X15_Y11_N0
JB1L27 = JB1_dffe12a[2];


--AB1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity_ff~feeder at LCCOMB_X12_Y11_N22
AB1L37 = AB1_parity;


--JB1L35 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8]~feeder at LCCOMB_X14_Y12_N0
JB1L35 = JB1_dffe12a[8];


--JB1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]~feeder at LCCOMB_X14_Y12_N16
JB1L37 = JB1_dffe12a[9];


--JB1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6]~feeder at LCCOMB_X15_Y10_N0
JB1L32 = JB1_dffe12a[6];


--A1L769 is data_flag~feeder at LCCOMB_X26_Y7_N30
A1L769 = strobe;


--A1L799 is q[1]~feeder at LCCOMB_X27_Y6_N28
A1L799 = q[0];


--A1L823 is register[0]~feeder at LCCOMB_X22_Y6_N20
A1L823 = A1L551;


--A1L831 is register[1]~feeder at LCCOMB_X21_Y8_N20
A1L831 = A1L555;


--A1L802 is q[3]~feeder at LCCOMB_X27_Y6_N10
A1L802 = q[2];


--A1L833 is register[2]~feeder at LCCOMB_X24_Y8_N14
A1L833 = A1L558;


--A1L835 is register[3]~feeder at LCCOMB_X21_Y8_N14
A1L835 = A1L561;


--A1L805 is q[5]~feeder at LCCOMB_X26_Y6_N22
A1L805 = q[4];


--A1L837 is register[4]~feeder at LCCOMB_X24_Y8_N6
A1L837 = A1L564;


--A1L807 is q[6]~feeder at LCCOMB_X21_Y6_N2
A1L807 = q[5];


--A1L839 is register[5]~feeder at LCCOMB_X21_Y8_N6
A1L839 = A1L567;


--A1L841 is register[6]~feeder at LCCOMB_X24_Y8_N18
A1L841 = A1L570;


--A1L843 is register[7]~feeder at LCCOMB_X22_Y6_N10
A1L843 = A1L581;


--GB1L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[4]~feeder at LCCOMB_X18_Y10_N26
GB1L11 = V1_delayed_wrptr_g[4];


--GB1L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[2]~feeder at LCCOMB_X19_Y12_N2
GB1L7 = V1_delayed_wrptr_g[2];


--GB1L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[8]~feeder at LCCOMB_X15_Y13_N16
GB1L19 = V1_delayed_wrptr_g[8];


--GB1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[0]~feeder at LCCOMB_X20_Y12_N16
GB1L3 = V1_delayed_wrptr_g[0];


--GB1L21 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[9]~feeder at LCCOMB_X19_Y12_N30
GB1L21 = V1_delayed_wrptr_g[9];


--GB1L17 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[7]~feeder at LCCOMB_X18_Y13_N16
GB1L17 = V1_delayed_wrptr_g[7];


--GB1L15 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[6]~feeder at LCCOMB_X19_Y13_N16
GB1L15 = V1_delayed_wrptr_g[6];


--GB1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[1]~feeder at LCCOMB_X19_Y12_N0
GB1L5 = V1_delayed_wrptr_g[1];


--GB1L9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[3]~feeder at LCCOMB_X18_Y13_N12
GB1L9 = V1_delayed_wrptr_g[3];


--GB1L13 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[5]~feeder at LCCOMB_X17_Y13_N22
GB1L13 = V1_delayed_wrptr_g[5];


--A1L934 is strobe~feeder at LCCOMB_X22_Y6_N24
A1L934 = A1L602;


--A1L4 is AD_state[1]~feeder at LCCOMB_X26_Y6_N0
A1L4 = A1L611;


--A1L16 is AD_state[5]~feeder at LCCOMB_X26_Y6_N26
A1L16 = A1L613;


--F1L71 is debounce:de_PTT|pb_history[3]~feeder at LCCOMB_X27_Y9_N10
F1L71 = F1_pb_history[2];


--F1L4 is debounce:de_PTT|clean_pb~feeder at LCCOMB_X26_Y9_N10
F1L4 = F1L3;


--A1L18 is AD_state[6]~feeder at LCCOMB_X26_Y6_N24
A1L18 = A1L21;


--A1L664 is Tx_data[1]~feeder at LCCOMB_X21_Y7_N0
A1L664 = Tx_q[1];


--A1L693 is Tx_q[2]~feeder at LCCOMB_X21_Y7_N8
A1L693 = Tx_q[1];


--A1L695 is Tx_q[3]~feeder at LCCOMB_X21_Y7_N4
A1L695 = Tx_q[2];


--A1L667 is Tx_data[3]~feeder at LCCOMB_X21_Y7_N12
A1L667 = Tx_q[3];


--A1L697 is Tx_q[4]~feeder at LCCOMB_X21_Y7_N24
A1L697 = Tx_q[3];


--A1L699 is Tx_q[5]~feeder at LCCOMB_X21_Y7_N26
A1L699 = Tx_q[4];


--A1L670 is Tx_data[5]~feeder at LCCOMB_X21_Y7_N30
A1L670 = Tx_q[5];


--A1L701 is Tx_q[6]~feeder at LCCOMB_X21_Y7_N16
A1L701 = Tx_q[5];


--A1L703 is Tx_q[7]~feeder at LCCOMB_X22_Y5_N4
A1L703 = Tx_q[6];


--A1L705 is Tx_q[8]~feeder at LCCOMB_X22_Y5_N2
A1L705 = Tx_q[7];


--A1L674 is Tx_data[8]~feeder at LCCOMB_X22_Y5_N0
A1L674 = Tx_q[8];


--A1L707 is Tx_q[9]~feeder at LCCOMB_X22_Y5_N26
A1L707 = Tx_q[8];


--A1L676 is Tx_data[9]~feeder at LCCOMB_X22_Y5_N20
A1L676 = Tx_q[9];


--A1L709 is Tx_q[10]~feeder at LCCOMB_X22_Y5_N10
A1L709 = Tx_q[9];


--A1L678 is Tx_data[10]~feeder at LCCOMB_X22_Y5_N24
A1L678 = Tx_q[10];


--A1L711 is Tx_q[11]~feeder at LCCOMB_X22_Y5_N28
A1L711 = Tx_q[10];


--A1L680 is Tx_data[11]~feeder at LCCOMB_X22_Y5_N18
A1L680 = Tx_q[11];


--A1L713 is Tx_q[12]~feeder at LCCOMB_X22_Y5_N14
A1L713 = Tx_q[11];


--A1L715 is Tx_q[13]~feeder at LCCOMB_X22_Y5_N30
A1L715 = Tx_q[12];


--A1L717 is Tx_q[14]~feeder at LCCOMB_X22_Y5_N8
A1L717 = Tx_q[13];


--A1L683 is Tx_data[13]~feeder at LCCOMB_X21_Y5_N28
A1L683 = Tx_q[13];


--A1L685 is Tx_data[14]~feeder at LCCOMB_X20_Y5_N0
A1L685 = Tx_q[14];


--A1L719 is Tx_q[15]~feeder at LCCOMB_X22_Y5_N22
A1L719 = Tx_q[14];


--A1L687 is Tx_data[15]~feeder at LCCOMB_X21_Y5_N24
A1L687 = Tx_q[15];


--A1L690 is Tx_q[0]~feeder at LCCOMB_X22_Y5_N16
A1L690 = CDOUT;


--A1L629 is TX_state[1]~feeder at LCCOMB_X21_Y5_N30
A1L629 = A1L620;


--A1L627 is TX_state[0]~feeder at LCCOMB_X21_Y5_N16
A1L627 = A1L623;


--F1L9 is debounce:de_PTT|count[0]~feeder at LCCOMB_X26_Y9_N6
F1L9 = F1L7;


--F1L68 is debounce:de_PTT|pb_history[1]~feeder at LCCOMB_X25_Y9_N18
F1L68 = F1_pb_history[0];


--N2L11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]~feeder at LCCOMB_X27_Y6_N2
N2L11 = L2_xor5;


--N2L9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]~feeder at LCCOMB_X25_Y4_N0
N2L9 = L2_xor4;


--N1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]~feeder at LCCOMB_X27_Y6_N18
N1L15 = L1_xor8;


--N1L10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]~feeder at LCCOMB_X27_Y4_N28
N1L10 = L1_xor5;


--N2L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]~feeder at LCCOMB_X24_Y4_N18
N2L6 = L2_xor2;


--N1L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]~feeder at LCCOMB_X27_Y4_N2
N1L6 = L1_xor2;


--N2L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]~feeder at LCCOMB_X26_Y4_N20
N2L4 = L2_xor1;


--N1L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]~feeder at LCCOMB_X27_Y6_N8
N1L4 = L1_xor1;


--N2L14 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]~feeder at LCCOMB_X26_Y4_N12
N2L14 = L2_xor7;


--N1L13 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]~feeder at LCCOMB_X27_Y6_N12
N1L13 = L1_xor7;


--N2L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]~feeder at LCCOMB_X27_Y6_N22
N2L17 = L2_xor9;


--N1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]~feeder at LCCOMB_X26_Y4_N6
N1L17 = L1_xor9;


--N2L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10]~feeder at LCCOMB_X26_Y4_N14
N2L19 = L2_xor10;


--N1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]~feeder at LCCOMB_X26_Y4_N4
N1L19 = L1_xor10;


--F1L66 is debounce:de_PTT|pb_history[0]~feeder at LCCOMB_X25_Y9_N6
F1L66 = PTT;


--H1L69 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]~feeder at LCCOMB_X18_Y5_N4
H1L69 = H1L68;


--V1L62 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]~feeder at LCCOMB_X13_Y10_N24
V1L62 = V1L61;


--A1L890 is rx_avail[5]~feeder at LCCOMB_X24_Y6_N16
A1L890 = A1L889;


--A1L893 is rx_avail[6]~feeder at LCCOMB_X24_Y6_N20
A1L893 = A1L892;


--A1L896 is rx_avail[7]~feeder at LCCOMB_X24_Y6_N26
A1L896 = A1L895;


--A1L901 is rx_avail[9]~feeder at LCCOMB_X24_Y6_N4
A1L901 = A1L900;


--H1L22 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|p0addr~feeder at LCCOMB_X27_Y6_N16
H1L22 = VCC;


--H1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr~feeder at LCCOMB_X27_Y6_N24
H1L25 = VCC;


--V1L21 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|p0addr~feeder at LCCOMB_X19_Y12_N10
V1L21 = VCC;


--V1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdaclr~feeder at LCCOMB_X2_Y6_N10
V1L24 = VCC;


