set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) c1541_via6522.vhd ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) c1541_gcr.sv ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) c1541_track.sv ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) c1541_logic.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) c1541_sd.v ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) c1541.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) bram.vhd ]
