<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>xv6: xv6/traps.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.6 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
<h1>xv6/traps.h</h1><a href="traps_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">// x86 trap and interrupt constants.</span>
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="comment">// Processor-defined:</span>
<a name="l00004"></a><a class="code" href="traps_8h.html#afec4ddec2a31119ce77162e2d4e126d">00004</a> <span class="preprocessor">#define T_DIVIDE         0      // divide error</span>
<a name="l00005"></a><a class="code" href="traps_8h.html#7adfcee96fd3df5bc6308209e6fd8947">00005</a> <span class="preprocessor"></span><span class="preprocessor">#define T_DEBUG          1      // debug exception</span>
<a name="l00006"></a><a class="code" href="traps_8h.html#5549435e3ba47c1e8c2ee1ebbcde9e3c">00006</a> <span class="preprocessor"></span><span class="preprocessor">#define T_NMI            2      // non-maskable interrupt</span>
<a name="l00007"></a><a class="code" href="traps_8h.html#eb503241653717f4d1d117b6f718fd17">00007</a> <span class="preprocessor"></span><span class="preprocessor">#define T_BRKPT          3      // breakpoint</span>
<a name="l00008"></a><a class="code" href="traps_8h.html#a2d9567ea3f81683de5ccfacac0ee866">00008</a> <span class="preprocessor"></span><span class="preprocessor">#define T_OFLOW          4      // overflow</span>
<a name="l00009"></a><a class="code" href="traps_8h.html#c00f437e67ad81b01ae4cc85fc75d4e2">00009</a> <span class="preprocessor"></span><span class="preprocessor">#define T_BOUND          5      // bounds check</span>
<a name="l00010"></a><a class="code" href="traps_8h.html#b508bbd71b1eaa5278660be9fcd503a6">00010</a> <span class="preprocessor"></span><span class="preprocessor">#define T_ILLOP          6      // illegal opcode</span>
<a name="l00011"></a><a class="code" href="traps_8h.html#ef6db5115b3223f8b9b97ec9cfa1d161">00011</a> <span class="preprocessor"></span><span class="preprocessor">#define T_DEVICE         7      // device not available</span>
<a name="l00012"></a><a class="code" href="traps_8h.html#f1e4d5a54ee4b09367a99565acc33172">00012</a> <span class="preprocessor"></span><span class="preprocessor">#define T_DBLFLT         8      // double fault</span>
<a name="l00013"></a>00013 <span class="preprocessor"></span><span class="comment">// #define T_COPROC      9      // reserved (not used since 486)</span>
<a name="l00014"></a><a class="code" href="traps_8h.html#547922760445e2906d9168a65d9bb132">00014</a> <span class="preprocessor">#define T_TSS           10      // invalid task switch segment</span>
<a name="l00015"></a><a class="code" href="traps_8h.html#d57a595242a4f6a42978dabaa6113ec0">00015</a> <span class="preprocessor"></span><span class="preprocessor">#define T_SEGNP         11      // segment not present</span>
<a name="l00016"></a><a class="code" href="traps_8h.html#cf4cab67d7c76dc6b37ef3a037394d09">00016</a> <span class="preprocessor"></span><span class="preprocessor">#define T_STACK         12      // stack exception</span>
<a name="l00017"></a><a class="code" href="traps_8h.html#62141642981612f78963d6fa5a7f600a">00017</a> <span class="preprocessor"></span><span class="preprocessor">#define T_GPFLT         13      // general protection fault</span>
<a name="l00018"></a><a class="code" href="traps_8h.html#79fafc536ca51352802d69fe3118eead">00018</a> <span class="preprocessor"></span><span class="preprocessor">#define T_PGFLT         14      // page fault</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span><span class="comment">// #define T_RES        15      // reserved</span>
<a name="l00020"></a><a class="code" href="traps_8h.html#883155e087e0e436a6e2d734b5bd247b">00020</a> <span class="preprocessor">#define T_FPERR         16      // floating point error</span>
<a name="l00021"></a><a class="code" href="traps_8h.html#04b077da4e7bcdaa52e9900e3ac2ad46">00021</a> <span class="preprocessor"></span><span class="preprocessor">#define T_ALIGN         17      // aligment check</span>
<a name="l00022"></a><a class="code" href="traps_8h.html#39704806098b0fdee2ad18a46c87b5a4">00022</a> <span class="preprocessor"></span><span class="preprocessor">#define T_MCHK          18      // machine check</span>
<a name="l00023"></a><a class="code" href="traps_8h.html#009bee02b7ee62856b8662d16d12dea3">00023</a> <span class="preprocessor"></span><span class="preprocessor">#define T_SIMDERR       19      // SIMD floating point error</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span>
<a name="l00025"></a>00025 <span class="comment">// These are arbitrarily chosen, but with care not to overlap</span>
<a name="l00026"></a>00026 <span class="comment">// processor defined exceptions or interrupt vectors.</span>
<a name="l00027"></a><a class="code" href="traps_8h.html#6914c7173b6fe6d04e78d0876e39d95e">00027</a> <span class="preprocessor">#define T_SYSCALL       64     // system call</span>
<a name="l00028"></a><a class="code" href="traps_8h.html#9b10f19a4f29fd2599888400adc48b0e">00028</a> <span class="preprocessor"></span><span class="preprocessor">#define T_DEFAULT      500      // catchall</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span>
<a name="l00030"></a><a class="code" href="traps_8h.html#17129100154901eb81be6e438843a0e1">00030</a> <span class="preprocessor">#define T_IRQ0          32      // IRQ 0 corresponds to int T_IRQ</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span>
<a name="l00032"></a><a class="code" href="traps_8h.html#85fc66e3edd4ed6a4db6e455feaba8ca">00032</a> <span class="preprocessor">#define IRQ_TIMER        0</span>
<a name="l00033"></a><a class="code" href="traps_8h.html#0b7569cda71298859ffb6ea55c03a36a">00033</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQ_KBD          1</span>
<a name="l00034"></a><a class="code" href="traps_8h.html#603b478f70a928f442e33fefba73494a">00034</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQ_COM1         4</span>
<a name="l00035"></a><a class="code" href="traps_8h.html#e17548e9192fbdecfb02247721aaf2df">00035</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQ_IDE         14</span>
<a name="l00036"></a><a class="code" href="traps_8h.html#7546e682900c4558b1f8c4f0633bc7b9">00036</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQ_ERROR       19</span>
<a name="l00037"></a><a class="code" href="traps_8h.html#0e95f09d5e5653670eede10844d73875">00037</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQ_SPURIOUS    31</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Jan 7 12:25:49 2011 for xv6 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.6 </small></address>
</body>
</html>
