Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug 11 19:33:41 2019
| Host         : lisevichpc running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file Subsys_wrapper_methodology_drc_routed.rpt -pb Subsys_wrapper_methodology_drc_routed.pb -rpx Subsys_wrapper_methodology_drc_routed.rpx
| Design       : Subsys_wrapper
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on OutPWM_V_0[0] relative to clock(s) clk_fpga_1
Related violations: <none>


