#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sat Jun 15 10:38:32 2024
# Process ID: 84592
# Current directory: /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_1_synth_1
# Command line: vivado -log filtering_LinearImageFiltering_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source filtering_LinearImageFiltering_0_1.tcl
# Log file: /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_1_synth_1/filtering_LinearImageFiltering_0_1.vds
# Journal file: /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_1_synth_1/vivado.jou
# Running On: Hephaestion, OS: Linux, CPU Frequency: 2600.046 MHz, CPU Physical cores: 6, Host memory: 16631 MB
#-----------------------------------------------------------
source filtering_LinearImageFiltering_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.859 ; gain = 0.027 ; free physical = 6985 ; free virtual = 12444
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cristi/Documents/ACES/RC-Project/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cristi/Documents/ACES/RC-Project/HLS-Integer'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristi/AMD/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: filtering_LinearImageFiltering_0_1
Command: synth_design -top filtering_LinearImageFiltering_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 84626
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2052.105 ; gain = 403.715 ; free physical = 6030 ; free virtual = 11489
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'filtering_LinearImageFiltering_0_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_1/synth/filtering_LinearImageFiltering_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_cols_sum_ker_rows_sum' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_cols_sum_ker_rows_sum.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_cols_sum_ker_rows_sum' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_cols_sum_ker_rows_sum.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_mul_32s_32s_32_2_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mul_32s_32s_32_2_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_control_s_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_control_s_axi.v:261]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_control_s_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_preprocessor' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_preprocessor' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_unit' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:375]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_unit' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized7' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized7' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2055]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1549]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1549]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
WARNING: [Synth 8-7071] port 'cache_flush_done' of module 'LinearImageFilter_image_in_m_axi' is unconnected for instance 'image_in_m_axi_U' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter.v:983]
WARNING: [Synth 8-7023] instance 'image_in_m_axi_U' of module 'LinearImageFilter_image_in_m_axi' has 68 connections declared, but only 67 given [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter.v:983]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized7' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized7' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized8' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized8' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_preprocessor' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_preprocessor' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_unit' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:375]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_unit' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized7' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized7' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2367]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2055]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1741]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1733]
WARNING: [Synth 8-7071] port 'cache_flush_done' of module 'LinearImageFilter_kernel_m_axi' is unconnected for instance 'kernel_m_axi_U' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter.v:1164]
WARNING: [Synth 8-7023] instance 'kernel_m_axi_U' of module 'LinearImageFilter_kernel_m_axi' has 68 connections declared, but only 67 given [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter.v:1164]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_control_s_axi.v:354]
WARNING: [Synth 8-6014] Unused sequential element data_index_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:552]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:150]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_8_36_seq_1.v:150]
WARNING: [Synth 8-7129] Port reset in module LinearImageFilter_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LinearImageFilter_mul_32ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[31] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[30] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[29] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[28] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[27] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[26] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[25] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[24] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[23] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[22] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[21] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[20] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[19] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[18] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[17] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[16] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[15] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[14] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[13] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[12] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[11] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[10] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[9] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[8] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[7] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[6] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[5] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[4] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[3] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[2] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[1] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[0] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[31] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[30] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[29] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[28] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[27] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[26] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[25] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[24] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[23] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[22] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[21] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[20] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[19] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[18] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[17] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[16] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[15] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[14] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[13] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[12] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[11] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[10] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[9] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[8] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[7] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[6] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[5] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[4] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[3] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[2] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[1] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[0] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_kernel_AWREADY in module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_kernel_WREADY in module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_kernel_RLAST in module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_kernel_RID[0] in module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_kernel_RFIFONUM[10] in module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_kernel_RFIFONUM[9] in module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_kernel_RFIFONUM[8] in module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_kernel_RFIFONUM[7] in module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_kernel_RFIFONUM[6] in module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2311.074 ; gain = 662.684 ; free physical = 5708 ; free virtual = 11181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2322.949 ; gain = 674.559 ; free physical = 5709 ; free virtual = 11182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2322.949 ; gain = 674.559 ; free physical = 5709 ; free virtual = 11182
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2322.949 ; gain = 0.000 ; free physical = 5714 ; free virtual = 11185
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_1/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_1/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2547.668 ; gain = 0.000 ; free physical = 5633 ; free virtual = 11106
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2566.574 ; gain = 18.871 ; free physical = 5619 ; free virtual = 11092
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 5614 ; free virtual = 11085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 5614 ; free virtual = 11085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 5612 ; free virtual = 11084
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_8_36_seq_1.v:40]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 4013 ; free virtual = 9490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 21    
	   4 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 9     
	   2 Input   20 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 14    
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 60    
	   2 Input    4 Bit       Adders := 37    
	   2 Input    3 Bit       Adders := 23    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 9     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	             1153 Bit    Registers := 1     
	             1025 Bit    Registers := 2     
	             1024 Bit    Registers := 2     
	              289 Bit    Registers := 1     
	              257 Bit    Registers := 2     
	              256 Bit    Registers := 65    
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 19    
	               53 Bit    Registers := 1     
	               40 Bit    Registers := 9     
	               39 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 119   
	               31 Bit    Registers := 7     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 76    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 190   
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 547   
+---Multipliers : 
	              33x33  Multipliers := 1     
	              32x32  Multipliers := 2     
+---RAMs : 
	              17K Bit	(2047 X 9 bit)          RAMs := 1     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               4K Bit	(511 X 9 bit)          RAMs := 1     
	               2K Bit	(2 X 1024 bit)          RAMs := 1     
	              567 Bit	(63 X 9 bit)          RAMs := 1     
	              512 Bit	(2 X 256 bit)          RAMs := 64    
+---Muxes : 
	   2 Input 1025 Bit        Muxes := 1     
	   2 Input 1024 Bit        Muxes := 2     
	   2 Input  257 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 5     
	   3 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 244   
	   5 Input  127 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   53 Bit        Muxes := 1     
	  54 Input   53 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 65    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 56    
	   5 Input   31 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 12    
	   4 Input   16 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 12    
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 60    
	   2 Input    4 Bit        Muxes := 26    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 19    
	   3 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 194   
	   3 Input    2 Bit        Muxes := 45    
	   4 Input    2 Bit        Muxes := 15    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 733   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1.v:34]
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/tmp_product, operation Mode is: A*B2.
DSP Report: register ap_phi_reg_pp0_iter5_newRow_6_ph_reg_255_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register ap_phi_reg_pp0_iter5_newRow_6_ph_reg_255_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U8/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/buff0_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/1ab4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U29/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U29/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U28/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U28/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U28/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U28/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U28/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U28/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U28/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U28/buff0_reg.
INFO: [Synth 8-7082] The signal genblk1[0].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[2].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[3].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[4].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[5].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[6].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[7].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[8].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[9].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[10].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[11].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[12].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[13].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[14].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[15].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[16].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[17].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[18].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[19].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[20].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[21].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[22].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[23].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[24].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[25].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[26].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[27].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[28].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[29].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[30].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[31].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[32].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[33].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[34].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[35].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[36].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[37].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[38].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[39].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[40].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[41].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[42].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[43].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[44].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[45].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[46].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[47].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[48].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[49].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[50].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[51].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[52].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[53].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[54].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[55].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[56].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[57].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[58].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[59].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[60].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[61].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[62].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[63].cache_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module LinearImageFilter_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module LinearImageFilter_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[47]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[46]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[45]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[44]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[43]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[42]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[41]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[40]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[39]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[38]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[37]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[36]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[35]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[34]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[33]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[32]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[31]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[30]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[29]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[28]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[27]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[26]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[25]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[24]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[23]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[22]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[21]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[20]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[19]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[18]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[17]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[16]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[15]) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[47]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[46]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[45]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[44]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[43]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[42]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[41]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[40]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[39]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[38]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[37]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[36]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[35]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[34]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[33]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[32]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[31]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[30]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[29]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[28]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[27]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[26]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[25]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[24]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[23]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[22]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[21]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[20]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[19]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[18]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U8/buff0_reg[17]__0) is unused and will be removed from module LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_out_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_out_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_in_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_in_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_in_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_in_m_axi_write.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:11 ; elapsed = 00:04:34 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1142 ; free virtual = 6618
---------------------------------------------------------------------------------
 Sort Area is LinearImageFilter__GB3 mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 3468 3468 : Used 1 time 100
 Sort Area is LinearImageFilter__GB3 mul_32s_32s_32_2_1_U8/tmp_product_0 : 0 0 : 3119 5838 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32s_32s_32_2_1_U8/tmp_product_0 : 0 1 : 2719 5838 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32ns_32ns_64_2_1_U28/tmp_product_e : 0 0 : 2701 5527 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32ns_32ns_64_2_1_U28/tmp_product_e : 0 1 : 2826 5527 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32ns_32ns_64_2_1_U28/tmp_product_10 : 0 0 : 2759 5466 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32ns_32ns_64_2_1_U28/tmp_product_10 : 0 1 : 2707 5466 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32s_32s_32_2_1_U8/tmp_product_3 : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32s_32s_32_2_1_U8/tmp_product_3 : 0 1 : 2548 5197 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32s_32s_32_2_1_U29/tmp_product_8 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32s_32s_32_2_1_U29/tmp_product_8 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32s_32s_32_2_1_U29/tmp_product_b : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is LinearImageFilter__GB3 mul_32s_32s_32_2_1_U29/tmp_product_b : 0 1 : 1904 4062 : Used 1 time 0
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 542, Available = 280. Will try to implement using LUT-RAM. 
 DSP resource Status: mul_32s_32s_32_2_1_U8/tmp_product_3 0 5197 2649: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U8/tmp_product_0 0 5838 3119: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U8/tmp_product_0 1 5838 2719: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: mac_muladd_8ns_8ns_32ns_32_4_1_U9/LinearImageFilter_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg_6 0 3468 3468: Used 1 time : Accepted (1 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U29/tmp_product_b 0 4062 2158: Used 1 time : Accepted (12 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U29/tmp_product_8 0 4912 2701: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U29/tmp_product_8 1 4912 2211: Used 1 time : Accepted (11 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U28/tmp_product_10 0 5466 2759: Used 1 time : Accepted (6 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U28/tmp_product_10 1 5466 2707: Used 1 time : Accepted (7 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U28/tmp_product_e 0 5527 2701: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U28/tmp_product_e 1 5527 2826: Used 1 time : Accepted (5 < 220) uniquify 0 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[33].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[34].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[35].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[36].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[37].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[38].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[39].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[40].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[41].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[42].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[43].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[44].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[45].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[46].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[47].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[48].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[49].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[50].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[51].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[52].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[53].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[54].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[55].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[56].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[57].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[58].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[59].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[60].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[61].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[62].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[63].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/kernel_m_axi_U/load_unit              | read_cache/genblk1[0].cache_mem/mem_reg | 2 x 1024(READ_FIRST)   | W |   | 2 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
+-------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------+------------------------------------------+-----------+----------------------+--------------+
|Module Name                                | RTL Object                               | Inference | Size (Depth x Width) | Primitives   | 
+-------------------------------------------+------------------------------------------+-----------+----------------------+--------------+
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[0].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[1].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[2].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[3].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[4].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[5].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[6].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[7].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[8].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[9].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[10].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[11].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[12].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[13].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[14].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[15].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[16].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[17].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[18].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[19].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[20].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[21].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[22].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[23].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[24].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[25].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[26].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[27].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[28].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[29].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[30].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[31].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[32].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_out_m_axi_U                     | store_unit/buff_wdata/U_fifo_mem/mem_reg | Implied   | 64 x 9               | RAM64M x 3   | 
+-------------------------------------------+------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | (C+(A''*B'')')' | 25     | 18     | 32     | -      | 32     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|LinearImageFilter                                              | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17)+A*B  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:22 ; elapsed = 00:04:45 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1146 ; free virtual = 6624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:04:57 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1124 ; free virtual = 6605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[33].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[34].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[35].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[36].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[37].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[38].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[39].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[40].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[41].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[42].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[43].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[44].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[45].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[46].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[47].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[48].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[49].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[50].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[51].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[52].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[53].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[54].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[55].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[56].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[57].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[58].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[59].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[60].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[61].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[62].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[63].cache_mem/mem_reg           | 2 x 256(READ_FIRST)    | W |   | 2 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/kernel_m_axi_U/load_unit              | read_cache/genblk1[0].cache_mem/mem_reg | 2 x 1024(READ_FIRST)   | W |   | 2 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
+-------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------+------------------------------------------+-----------+----------------------+--------------+
|Module Name                                | RTL Object                               | Inference | Size (Depth x Width) | Primitives   | 
+-------------------------------------------+------------------------------------------+-----------+----------------------+--------------+
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[0].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[1].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[2].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[3].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[4].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[5].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[6].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[7].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[8].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[9].cache_mem/mem_reg             | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[10].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[11].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[12].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[13].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[14].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[15].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[16].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[17].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[18].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[19].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[20].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[21].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[22].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[23].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[24].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[25].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[26].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[27].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[28].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[29].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[30].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[31].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_in_m_axi_U/load_unit/read_cache | genblk1[32].cache_mem/mem_reg            | Implied   | 2 x 256              | RAM32M x 43  | 
|inst/image_out_m_axi_U                     | store_unit/buff_wdata/U_fifo_mem/mem_reg | Implied   | 64 x 9               | RAM64M x 3   | 
+-------------------------------------------+------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[33].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[33].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[33].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[33].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[34].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[34].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[34].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[34].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[35].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[35].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[35].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[35].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[36].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[36].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[36].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[36].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[37].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[37].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[37].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[37].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[38].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[38].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[38].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[38].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[39].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[39].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[39].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[39].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[40].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[40].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[40].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[40].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[41].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[41].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[41].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[41].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[42].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[42].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[42].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[42].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[43].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[43].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[43].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[43].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[44].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[44].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[44].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[44].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[45].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[45].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[45].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[45].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[46].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[46].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[46].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[46].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[47].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[47].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[47].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[47].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[49].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[49].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[49].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[49].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[50].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[50].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[50].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[50].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[51].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[51].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[51].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[51].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[54].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[54].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[54].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[54].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[55].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[55].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[55].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[55].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[56].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[56].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[56].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[56].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:51 ; elapsed = 00:05:15 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1128 ; free virtual = 6613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:02 ; elapsed = 00:05:26 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1129 ; free virtual = 6614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:02 ; elapsed = 00:05:26 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1128 ; free virtual = 6614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:08 ; elapsed = 00:05:32 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1126 ; free virtual = 6612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:08 ; elapsed = 00:05:32 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1126 ; free virtual = 6612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:09 ; elapsed = 00:05:33 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1126 ; free virtual = 6612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:09 ; elapsed = 00:05:33 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1127 ; free virtual = 6612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LinearImageFilter | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_224/or_ln78_1_reg_840_pp0_iter7_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LinearImageFilter | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_224/or_ln78_1_reg_840_pp0_iter12_reg_reg[0]        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LinearImageFilter | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_224/or_ln78_1_reg_840_pp0_iter15_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LinearImageFilter | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_224/or_ln78_1_reg_840_pp0_iter18_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LinearImageFilter | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_224/kernel_addr_read_reg_890_pp0_iter15_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LinearImageFilter | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_224/ap_loop_exit_ready_pp0_iter19_reg_reg          | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LinearImageFilter | grp_LinearImageFilter_Pipeline_ker_cols_sum_ker_rows_sum_fu_214/ap_loop_exit_ready_pp0_iter13_reg_reg  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LinearImageFilter | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_224/ap_enable_reg_pp0_iter13_reg                   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LinearImageFilter | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_224/ap_enable_reg_pp0_iter20_reg                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[5]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 289    | 289        | 289    | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14] | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[2]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14] | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14] | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14] | 39     | 39         | 39     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[5]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[5]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14] | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[14] | 1153   | 1153       | 1153   | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | (C+(A''*B'')')'   | 8      | 8      | 32     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | (A'*B')'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | (PCIN>>17+A*B')'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | A'*B'             | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17+A'*B')' | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17+A'*B')' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | (A*B)'            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17+A*B)'   | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   401|
|2     |DSP48E1  |    11|
|8     |LUT1     |   110|
|9     |LUT2     |   710|
|10    |LUT3     |  1184|
|11    |LUT4     |  2726|
|12    |LUT5     |   498|
|13    |LUT6     |  5763|
|14    |MUXF7    |  2494|
|15    |MUXF8    |  1236|
|16    |RAM32M   |  1419|
|17    |RAM64M   |     3|
|18    |RAMB18E1 |     1|
|19    |RAMB36E1 |   138|
|20    |SRL16E   |   225|
|21    |SRLC32E  |     1|
|22    |FDRE     | 17832|
|23    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:09 ; elapsed = 00:05:33 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 1127 ; free virtual = 6612
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:58 ; elapsed = 00:05:26 . Memory (MB): peak = 2566.574 ; gain = 674.559 ; free physical = 5856 ; free virtual = 11342
Synthesis Optimization Complete : Time (s): cpu = 00:05:14 ; elapsed = 00:05:38 . Memory (MB): peak = 2566.574 ; gain = 918.184 ; free physical = 5856 ; free virtual = 11342
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2566.574 ; gain = 0.000 ; free physical = 5858 ; free virtual = 11344
INFO: [Netlist 29-17] Analyzing 5703 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2574.578 ; gain = 0.000 ; free physical = 5865 ; free virtual = 11350
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1422 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1419 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances

Synth Design complete | Checksum: b4dd83db
INFO: [Common 17-83] Releasing license: Synthesis
421 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:34 ; elapsed = 00:05:57 . Memory (MB): peak = 2574.613 ; gain = 1242.754 ; free physical = 5865 ; free virtual = 11353
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 6642.327; main = 1750.408; forked = 4982.508
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11810.469; main = 2574.582; forked = 9275.906
Write ShapeDB Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 5861 ; free virtual = 11355
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_1_synth_1/filtering_LinearImageFiltering_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP filtering_LinearImageFiltering_0_1, cache-ID = af84f83e8c5d11c0
INFO: [Coretcl 2-1174] Renamed 143 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 5776 ; free virtual = 11310
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_1_synth_1/filtering_LinearImageFiltering_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file filtering_LinearImageFiltering_0_1_utilization_synth.rpt -pb filtering_LinearImageFiltering_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 10:45:03 2024...
