<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="24000000fs"></ZoomStartTime>
      <ZoomEndTime time="187200001fs"></ZoomEndTime>
      <Cursor1Time time="60800000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="149"></NameColumnWidth>
      <ValueColumnWidth column_width="138"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="48" />
   <wvobject fp_name="/sim/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/pc/PCout" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">PCout[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCout[31:0]</obj_property>
      <obj_property name="label">curPC</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/curstate" type="array">
      <obj_property name="ElementShortName">curstate[2:0]</obj_property>
      <obj_property name="ObjectShortName">curstate[2:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/pc/PCin" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">PCin[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCin[31:0]</obj_property>
      <obj_property name="label">nextPC</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/ins_mem/dataOut" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">dataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataOut[31:0]</obj_property>
      <obj_property name="label">INSdata</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/PCWre" type="logic">
      <obj_property name="ElementShortName">PCWre</obj_property>
      <obj_property name="ObjectShortName">PCWre</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/ExtSel" type="logic">
      <obj_property name="ElementShortName">ExtSel</obj_property>
      <obj_property name="ObjectShortName">ExtSel</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/IRWre" type="logic">
      <obj_property name="ElementShortName">IRWre</obj_property>
      <obj_property name="ObjectShortName">IRWre</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/WrRegDSrc" type="logic">
      <obj_property name="ElementShortName">WrRegDSrc</obj_property>
      <obj_property name="ObjectShortName">WrRegDSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/nRD" type="logic">
      <obj_property name="ElementShortName">nRD</obj_property>
      <obj_property name="ObjectShortName">nRD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/nWR" type="logic">
      <obj_property name="ElementShortName">nWR</obj_property>
      <obj_property name="ObjectShortName">nWR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/DBDataSrc" type="logic">
      <obj_property name="ElementShortName">DBDataSrc</obj_property>
      <obj_property name="ObjectShortName">DBDataSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/ALUSrcA" type="logic">
      <obj_property name="ElementShortName">ALUSrcA</obj_property>
      <obj_property name="ObjectShortName">ALUSrcA</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/ALUSrcB" type="logic">
      <obj_property name="ElementShortName">ALUSrcB</obj_property>
      <obj_property name="ObjectShortName">ALUSrcB</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/RegWre" type="logic">
      <obj_property name="ElementShortName">RegWre</obj_property>
      <obj_property name="ObjectShortName">RegWre</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/RegDst" type="array">
      <obj_property name="ElementShortName">RegDst[1:0]</obj_property>
      <obj_property name="ObjectShortName">RegDst[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/PCSrc" type="array">
      <obj_property name="ElementShortName">PCSrc[1:0]</obj_property>
      <obj_property name="ObjectShortName">PCSrc[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/control_unit/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[2:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/regFile" type="array">
      <obj_property name="ElementShortName">regFile[1:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[1:31][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/regFile[31]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[31][31:0]</obj_property>
      <obj_property name="ObjectShortName">[31][31:0]</obj_property>
      <obj_property name="label">reg[31][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/ReadReg1" type="array">
      <obj_property name="ElementShortName">ReadReg1[4:0]</obj_property>
      <obj_property name="ObjectShortName">ReadReg1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/ReadReg2" type="array">
      <obj_property name="ElementShortName">ReadReg2[4:0]</obj_property>
      <obj_property name="ObjectShortName">ReadReg2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/data_mem/ram" type="array">
      <obj_property name="ElementShortName">ram[0:60][7:0]</obj_property>
      <obj_property name="ObjectShortName">ram[0:60][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/alu32/Result" type="array">
      <obj_property name="ElementShortName">Result[31:0]</obj_property>
      <obj_property name="ObjectShortName">Result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/alu32/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/alu32/sign" type="logic">
      <obj_property name="ElementShortName">sign</obj_property>
      <obj_property name="ObjectShortName">sign</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/mux_write/Write_Reg" type="array">
      <obj_property name="ElementShortName">Write_Reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">Write_Reg[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/dbdr/DB" type="array">
      <obj_property name="ElementShortName">DB[31:0]</obj_property>
      <obj_property name="ObjectShortName">DB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/mux_write_data/Write_Data" type="array">
      <obj_property name="ElementShortName">Write_Data[31:0]</obj_property>
      <obj_property name="ObjectShortName">Write_Data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/data_mem/address" type="array">
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/data_mem/writeData" type="array">
      <obj_property name="ElementShortName">writeData[31:0]</obj_property>
      <obj_property name="ObjectShortName">writeData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/data_mem/Dataout" type="array">
      <obj_property name="ElementShortName">Dataout[31:0]</obj_property>
      <obj_property name="ObjectShortName">Dataout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/pc_add_4/PCout" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">PCout[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCout[31:0]</obj_property>
      <obj_property name="label">PC4</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/pc4_add_imm/PC4_imm" type="array">
      <obj_property name="ElementShortName">PC4_imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC4_imm[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/jump_address/out" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">out[31:0]</obj_property>
      <obj_property name="ObjectShortName">out[31:0]</obj_property>
      <obj_property name="label">jumpaddress</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/Adr/readdata" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">readdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata[31:0]</obj_property>
      <obj_property name="label">adr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/Bdr/readdata2" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">readdata2[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata2[31:0]</obj_property>
      <obj_property name="label">bdr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/aluoutdr/ALUout" type="array">
      <obj_property name="ElementShortName">ALUout[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/mux32_dbdatasrc/DB" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">DB[31:0]</obj_property>
      <obj_property name="ObjectShortName">DB[31:0]</obj_property>
      <obj_property name="label">DBdata</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/regFile[11]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[11][31:0]</obj_property>
      <obj_property name="ObjectShortName">[11][31:0]</obj_property>
      <obj_property name="label">reg[11][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/regFile[10]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[10][31:0]</obj_property>
      <obj_property name="ObjectShortName">[10][31:0]</obj_property>
      <obj_property name="label">reg[10][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/regFile[9]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[9][31:0]</obj_property>
      <obj_property name="ObjectShortName">[9][31:0]</obj_property>
      <obj_property name="label">reg[9][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/regFile[14]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[14][31:0]</obj_property>
      <obj_property name="ObjectShortName">[14][31:0]</obj_property>
      <obj_property name="label">reg[14][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/regFile[8]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[8][31:0]</obj_property>
      <obj_property name="ObjectShortName">[8][31:0]</obj_property>
      <obj_property name="label">reg[8][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/regfile/regFile[12]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[12][31:0]</obj_property>
      <obj_property name="ObjectShortName">[12][31:0]</obj_property>
      <obj_property name="label">reg[12][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/ir/immediate" type="array">
      <obj_property name="ElementShortName">immediate[15:0]</obj_property>
      <obj_property name="ObjectShortName">immediate[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/alu32/rega" type="array">
      <obj_property name="ElementShortName">rega[31:0]</obj_property>
      <obj_property name="ObjectShortName">rega[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/multicycleCPU/alu32/regb" type="array">
      <obj_property name="ElementShortName">regb[31:0]</obj_property>
      <obj_property name="ObjectShortName">regb[31:0]</obj_property>
   </wvobject>
</wave_config>
