
*** Running vivado
    with args -log Test_PID_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Test_PID_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Test_PID_0_0.tcl -notrace
Command: synth_design -top Test_PID_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 376.867 ; gain = 78.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Test_PID_0_0' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_PID_0_0/synth/Test_PID_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter KP bound to: 1 - type: integer 
	Parameter KI bound to: 1 - type: integer 
	Parameter KD bound to: 1 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter DEADBAND bound to: 1 - type: integer 
	Parameter MIN bound to: 1 - type: integer 
	Parameter MAX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PID_v1_0' declared at 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0.vhd:5' bound to instance 'U0' of component 'PID_v1_0' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_PID_0_0/synth/Test_PID_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'PID_v1_0' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0.vhd:58]
	Parameter KP bound to: 1 - type: integer 
	Parameter KI bound to: 1 - type: integer 
	Parameter KD bound to: 1 - type: integer 
	Parameter DEADBAND bound to: 1 - type: integer 
	Parameter MIN bound to: 1 - type: integer 
	Parameter MAX bound to: 1 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter KP bound to: 1 - type: integer 
	Parameter KI bound to: 1 - type: integer 
	Parameter KD bound to: 1 - type: integer 
	Parameter DEADBAND bound to: 1 - type: integer 
	Parameter MIN bound to: 1 - type: integer 
	Parameter MAX bound to: 1 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'PID_v1_0_S00_AXI' declared at 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:5' bound to instance 'PID_v1_0_S00_AXI_inst' of component 'PID_v1_0_S00_AXI' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'PID_v1_0_S00_AXI' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:95]
	Parameter KP bound to: 1 - type: integer 
	Parameter KI bound to: 1 - type: integer 
	Parameter KD bound to: 1 - type: integer 
	Parameter DEADBAND bound to: 1 - type: integer 
	Parameter MIN bound to: 1 - type: integer 
	Parameter MAX bound to: 1 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "NO" *) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "NO" *) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "NO" *) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:114]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:282]
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:520]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:267]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:271]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:274]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'PID_v1_0_S00_AXI' (1#1) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'PID_v1_0' (2#1) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Test_PID_0_0' (3#1) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_PID_0_0/synth/Test_PID_0_0.vhd:86]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[31]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[30]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[29]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[28]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[27]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[26]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[25]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[24]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[23]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[22]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[21]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[20]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[19]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[18]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[17]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[16]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[15]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[14]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[13]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[12]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[11]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[10]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[9]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[8]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[7]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[6]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[5]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[4]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[3]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[2]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[1]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[0]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 416.945 ; gain = 119.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 416.945 ; gain = 119.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 713.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 713.211 ; gain = 415.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 713.211 ; gain = 415.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 713.211 ; gain = 415.297
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Ended" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "enable_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sum_i_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:658]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 713.211 ; gain = 415.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 19    
	               19 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  16 Input     32 Bit        Muxes := 10    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PID_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 19    
	               19 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  16 Input     32 Bit        Muxes := 10    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "enable_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Ended" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element sum_i_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/099c/hdl/PID_v1_0_S00_AXI.vhd:658]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[31]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[30]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[29]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[28]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[27]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[26]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[25]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[24]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[23]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[22]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[21]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[20]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[19]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[18]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[17]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[16]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[15]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[14]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[13]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[12]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[11]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[10]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[9]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[8]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[7]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[6]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[5]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[4]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[3]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[2]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[1]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port Error[0]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PID_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/PID_v1_0_S00_AXI_inst /aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/PID_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/PID_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PID_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PID_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/PID_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PID_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module PID_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module PID_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module PID_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module PID_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module PID_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module PID_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module PID_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 713.211 ; gain = 415.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 713.211 ; gain = 415.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 715.789 ; gain = 417.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 780.918 ; gain = 483.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 780.918 ; gain = 483.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 780.918 ; gain = 483.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 780.918 ; gain = 483.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 780.918 ; gain = 483.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 780.918 ; gain = 483.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 780.918 ; gain = 483.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   528|
|2     |LUT1   |    82|
|3     |LUT2   |  1236|
|4     |LUT3   |   479|
|5     |LUT4   |   964|
|6     |LUT5   |   218|
|7     |LUT6   |  2008|
|8     |MUXF7  |    64|
|9     |MUXF8  |    32|
|10    |FDCE   |   352|
|11    |FDRE   |   568|
|12    |FDSE   |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |  6539|
|2     |  U0                      |PID_v1_0         |  6539|
|3     |    PID_v1_0_S00_AXI_inst |PID_v1_0_S00_AXI |  6536|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 780.918 ; gain = 483.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 780.918 ; gain = 186.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 780.918 ; gain = 483.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Test_PID_0_0' is not ideal for floorplanning, since the cellview 'PID_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

32 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 780.918 ; gain = 487.637
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/Test_PID_0_0_synth_1/Test_PID_0_0.dcp' has been generated.
