INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ihicajo/Documents/Xilinx/LogicGates/LogicGates.sim/sim_1/impl/timing/LogicGates_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-311] analyzing module LogicGates
INFO: [VRFC 10-311] analyzing module LogicGates_export
INFO: [VRFC 10-311] analyzing module OrGate
INFO: [VRFC 10-311] analyzing module glbl
