Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Sep  5 15:35:13 2022
| Host         : DESKTOP-089J601 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U1/q_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.188        0.000                      0                   25        0.262        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.188        0.000                      0                   25        0.262        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 1.454ns (80.342%)  route 0.356ns (19.658%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    U1/q_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.812 r  U1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.812    U1/q_reg[16]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.901 r  U1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.901    U1/q_reg[20]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.060 r  U1/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.060    U1/q_reg[24]_i_1_n_7
    SLICE_X0Y95          FDCE                                         r  U1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y95          FDCE                                         r  U1/q_reg[24]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y95          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 1.440ns (80.189%)  route 0.356ns (19.811%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    U1/q_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.812 r  U1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.812    U1/q_reg[16]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.046 r  U1/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.046    U1/q_reg[20]_i_1_n_4
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[23]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y94          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 1.436ns (80.145%)  route 0.356ns (19.855%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    U1/q_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.812 r  U1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.812    U1/q_reg[16]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.042 r  U1/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.042    U1/q_reg[20]_i_1_n_6
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[21]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y94          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  8.206    

Slack (MET) :             8.255ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 1.387ns (79.587%)  route 0.356ns (20.413%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    U1/q_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.812 r  U1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.812    U1/q_reg[16]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.993 r  U1/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.993    U1/q_reg[20]_i_1_n_5
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[22]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y94          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  8.255    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 1.365ns (79.326%)  route 0.356ns (20.674%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    U1/q_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.812 r  U1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.812    U1/q_reg[16]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.971 r  U1/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.971    U1/q_reg[20]_i_1_n_7
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[20]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y94          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 1.351ns (79.156%)  route 0.356ns (20.844%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    U1/q_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.957 r  U1/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.957    U1/q_reg[16]_i_1_n_4
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[19]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.295ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 1.347ns (79.107%)  route 0.356ns (20.893%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    U1/q_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.953 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.953    U1/q_reg[16]_i_1_n_6
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  8.295    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 1.298ns (78.488%)  route 0.356ns (21.512%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    U1/q_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.904 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.904    U1/q_reg[16]_i_1_n_5
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 1.276ns (78.198%)  route 0.356ns (21.802%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.723 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    U1/q_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.882 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.882    U1/q_reg[16]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 1.262ns (78.009%)  route 0.356ns (21.991%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.319     4.251    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.341     4.592 r  U1/q_reg[1]/Q
                         net (fo=2, routed)           0.356     4.947    U1/out[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.456 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.456    U1/q_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.545 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.545    U1/q_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.634 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U1/q_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.868 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.868    U1/q_reg[12]_i_1_n_4
    SLICE_X0Y92          FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.220    13.998    U1/clk
    SLICE_X0Y92          FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.056    14.248    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  8.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.521    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U1/q_reg[2]/Q
                         net (fo=1, routed)           0.115     1.777    U1/q_reg_n_0_[2]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  U1/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    U1/q_reg[0]_i_1_n_5
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.875     2.040    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.105     1.626    U1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.522    U1/clk
    SLICE_X0Y91          FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.115     1.778    U1/q_reg_n_0_[10]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    U1/q_reg[8]_i_1_n_5
    SLICE_X0Y91          FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.041    U1/clk
    SLICE_X0Y91          FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.105     1.627    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.522    U1/clk
    SLICE_X0Y92          FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.115     1.778    U1/q_reg_n_0_[14]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    U1/q_reg[12]_i_1_n_5
    SLICE_X0Y92          FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.041    U1/clk
    SLICE_X0Y92          FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.105     1.627    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    U1/clk
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U1/q_reg[22]/Q
                         net (fo=1, routed)           0.115     1.779    U1/q_reg_n_0_[22]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  U1/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    U1/q_reg[20]_i_1_n_5
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    U1/clk
    SLICE_X0Y94          FDCE                                         r  U1/q_reg[22]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.105     1.628    U1/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.522    U1/clk
    SLICE_X0Y90          FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.115     1.778    U1/q_reg_n_0_[6]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  U1/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    U1/q_reg[4]_i_1_n_5
    SLICE_X0Y90          FDCE                                         r  U1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.041    U1/clk
    SLICE_X0Y90          FDCE                                         r  U1/q_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     1.627    U1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U1/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.252ns (64.363%)  route 0.140ns (35.637%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    U1/clk
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U1/q_reg[18]/Q
                         net (fo=4, routed)           0.140     1.804    U1/out[1]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.915 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    U1/q_reg[16]_i_1_n_5
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    U1/clk
    SLICE_X0Y93          FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105     1.628    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.522    U1/clk
    SLICE_X0Y91          FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.115     1.778    U1/q_reg_n_0_[10]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.922 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    U1/q_reg[8]_i_1_n_4
    SLICE_X0Y91          FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.041    U1/clk
    SLICE_X0Y91          FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.105     1.627    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.522    U1/clk
    SLICE_X0Y92          FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.115     1.778    U1/q_reg_n_0_[14]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.922 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    U1/q_reg[12]_i_1_n_4
    SLICE_X0Y92          FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.041    U1/clk
    SLICE_X0Y92          FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.105     1.627    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.603     1.522    U1/clk
    SLICE_X0Y90          FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.115     1.778    U1/q_reg_n_0_[6]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.922 r  U1/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    U1/q_reg[4]_i_1_n_4
    SLICE_X0Y90          FDCE                                         r  U1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.041    U1/clk
    SLICE_X0Y90          FDCE                                         r  U1/q_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     1.627    U1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.602     1.521    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U1/q_reg[2]/Q
                         net (fo=1, routed)           0.115     1.777    U1/q_reg_n_0_[2]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.921 r  U1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    U1/q_reg[0]_i_1_n_4
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.875     2.040    U1/clk
    SLICE_X0Y89          FDCE                                         r  U1/q_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.105     1.626    U1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     U1/q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U1/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U1/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U1/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U1/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U1/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U1/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U1/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U1/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U1/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U1/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U1/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U1/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U1/q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U1/q_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U1/q_reg[17]/C



