// Seed: 1866835813
module module_0 (
    input  wand  id_0,
    input  tri   id_1,
    output wire  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output tri   id_5
);
  wire id_7;
  wire id_8;
  id_9 :
  assert property (@(posedge -1) id_0)
  else $unsigned(57);
  ;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_16 = 32'd14,
    parameter id_2  = 32'd89,
    parameter id_21 = 32'd68,
    parameter id_8  = 32'd93
) (
    input tri0 id_0,
    output wor id_1,
    input wand _id_2,
    input tri0 id_3,
    input uwire id_4,
    output wor id_5,
    output tri1 id_6,
    input uwire id_7,
    input wor _id_8,
    input supply0 id_9,
    input tri0 id_10,
    output wor id_11,
    input uwire id_12,
    input uwire id_13,
    input wire id_14,
    input tri id_15,
    output tri0 _id_16
    , _id_21,
    output wand id_17,
    output wire id_18,
    output uwire id_19
);
  wire [1 : id_8] id_22;
  wire id_23, id_24 = id_14;
  parameter id_25 = 1;
  localparam id_26 = -1'b0;
  logic id_27[id_16  &  id_21  >  1 : id_2];
  ;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_11,
      id_10,
      id_3,
      id_11
  );
endmodule
