#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1af4ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1af4c70 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b065f0 .functor NOT 1, L_0x1b35740, C4<0>, C4<0>, C4<0>;
L_0x1b354a0 .functor XOR 1, L_0x1b35340, L_0x1b35400, C4<0>, C4<0>;
L_0x1b35630 .functor XOR 1, L_0x1b354a0, L_0x1b35560, C4<0>, C4<0>;
v0x1b2ebf0_0 .net *"_ivl_10", 0 0, L_0x1b35560;  1 drivers
v0x1b2ecf0_0 .net *"_ivl_12", 0 0, L_0x1b35630;  1 drivers
v0x1b2edd0_0 .net *"_ivl_2", 0 0, L_0x1b30ba0;  1 drivers
v0x1b2ee90_0 .net *"_ivl_4", 0 0, L_0x1b35340;  1 drivers
v0x1b2ef70_0 .net *"_ivl_6", 0 0, L_0x1b35400;  1 drivers
v0x1b2f0a0_0 .net *"_ivl_8", 0 0, L_0x1b354a0;  1 drivers
v0x1b2f180_0 .net "a", 0 0, v0x1b29f00_0;  1 drivers
v0x1b2f220_0 .net "b", 0 0, v0x1b29fa0_0;  1 drivers
v0x1b2f2c0_0 .net "c", 0 0, v0x1b2a040_0;  1 drivers
v0x1b2f360_0 .var "clk", 0 0;
v0x1b2f400_0 .net "d", 0 0, v0x1b2a180_0;  1 drivers
v0x1b2f4a0_0 .net "q_dut", 0 0, L_0x1b34fd0;  1 drivers
v0x1b2f540_0 .net "q_ref", 0 0, L_0x1b2fbe0;  1 drivers
v0x1b2f5e0_0 .var/2u "stats1", 159 0;
v0x1b2f680_0 .var/2u "strobe", 0 0;
v0x1b2f720_0 .net "tb_match", 0 0, L_0x1b35740;  1 drivers
v0x1b2f7e0_0 .net "tb_mismatch", 0 0, L_0x1b065f0;  1 drivers
v0x1b2f8a0_0 .net "wavedrom_enable", 0 0, v0x1b2a270_0;  1 drivers
v0x1b2f940_0 .net "wavedrom_title", 511 0, v0x1b2a310_0;  1 drivers
L_0x1b30ba0 .concat [ 1 0 0 0], L_0x1b2fbe0;
L_0x1b35340 .concat [ 1 0 0 0], L_0x1b2fbe0;
L_0x1b35400 .concat [ 1 0 0 0], L_0x1b34fd0;
L_0x1b35560 .concat [ 1 0 0 0], L_0x1b2fbe0;
L_0x1b35740 .cmp/eeq 1, L_0x1b30ba0, L_0x1b35630;
S_0x1af4e00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1af4c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1adfea0 .functor NOT 1, v0x1b29f00_0, C4<0>, C4<0>, C4<0>;
L_0x1af5560 .functor XOR 1, L_0x1adfea0, v0x1b29fa0_0, C4<0>, C4<0>;
L_0x1b06660 .functor XOR 1, L_0x1af5560, v0x1b2a040_0, C4<0>, C4<0>;
L_0x1b2fbe0 .functor XOR 1, L_0x1b06660, v0x1b2a180_0, C4<0>, C4<0>;
v0x1b06860_0 .net *"_ivl_0", 0 0, L_0x1adfea0;  1 drivers
v0x1b06900_0 .net *"_ivl_2", 0 0, L_0x1af5560;  1 drivers
v0x1adfff0_0 .net *"_ivl_4", 0 0, L_0x1b06660;  1 drivers
v0x1ae0090_0 .net "a", 0 0, v0x1b29f00_0;  alias, 1 drivers
v0x1b292c0_0 .net "b", 0 0, v0x1b29fa0_0;  alias, 1 drivers
v0x1b293d0_0 .net "c", 0 0, v0x1b2a040_0;  alias, 1 drivers
v0x1b29490_0 .net "d", 0 0, v0x1b2a180_0;  alias, 1 drivers
v0x1b29550_0 .net "q", 0 0, L_0x1b2fbe0;  alias, 1 drivers
S_0x1b296b0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1af4c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b29f00_0 .var "a", 0 0;
v0x1b29fa0_0 .var "b", 0 0;
v0x1b2a040_0 .var "c", 0 0;
v0x1b2a0e0_0 .net "clk", 0 0, v0x1b2f360_0;  1 drivers
v0x1b2a180_0 .var "d", 0 0;
v0x1b2a270_0 .var "wavedrom_enable", 0 0;
v0x1b2a310_0 .var "wavedrom_title", 511 0;
E_0x1aefa40/0 .event negedge, v0x1b2a0e0_0;
E_0x1aefa40/1 .event posedge, v0x1b2a0e0_0;
E_0x1aefa40 .event/or E_0x1aefa40/0, E_0x1aefa40/1;
E_0x1aefc90 .event posedge, v0x1b2a0e0_0;
E_0x1ad89f0 .event negedge, v0x1b2a0e0_0;
S_0x1b29a00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b296b0;
 .timescale -12 -12;
v0x1b29c00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b29d00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b296b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b2a470 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1af4c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b2fd10 .functor NOT 1, v0x1b29f00_0, C4<0>, C4<0>, C4<0>;
L_0x1b2fd80 .functor NOT 1, v0x1b29fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b2fe10 .functor AND 1, L_0x1b2fd10, L_0x1b2fd80, C4<1>, C4<1>;
L_0x1b2fed0 .functor NOT 1, v0x1b2a040_0, C4<0>, C4<0>, C4<0>;
L_0x1b2ff70 .functor AND 1, L_0x1b2fe10, L_0x1b2fed0, C4<1>, C4<1>;
L_0x1b30080 .functor NOT 1, v0x1b2a180_0, C4<0>, C4<0>, C4<0>;
L_0x1b30130 .functor AND 1, L_0x1b2ff70, L_0x1b30080, C4<1>, C4<1>;
L_0x1b30240 .functor NOT 1, v0x1b29f00_0, C4<0>, C4<0>, C4<0>;
L_0x1b30300 .functor NOT 1, v0x1b29fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b30370 .functor AND 1, L_0x1b30240, L_0x1b30300, C4<1>, C4<1>;
L_0x1b304e0 .functor NOT 1, v0x1b2a040_0, C4<0>, C4<0>, C4<0>;
L_0x1b30550 .functor AND 1, L_0x1b30370, L_0x1b304e0, C4<1>, C4<1>;
L_0x1b30680 .functor AND 1, L_0x1b30550, v0x1b2a180_0, C4<1>, C4<1>;
L_0x1b30740 .functor OR 1, L_0x1b30130, L_0x1b30680, C4<0>, C4<0>;
L_0x1b30610 .functor NOT 1, v0x1b29f00_0, C4<0>, C4<0>, C4<0>;
L_0x1b308d0 .functor NOT 1, v0x1b29fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b309d0 .functor AND 1, L_0x1b30610, L_0x1b308d0, C4<1>, C4<1>;
L_0x1b30ae0 .functor AND 1, L_0x1b309d0, v0x1b2a040_0, C4<1>, C4<1>;
L_0x1b30c40 .functor NOT 1, v0x1b2a180_0, C4<0>, C4<0>, C4<0>;
L_0x1b30cb0 .functor AND 1, L_0x1b30ae0, L_0x1b30c40, C4<1>, C4<1>;
L_0x1b30e70 .functor OR 1, L_0x1b30740, L_0x1b30cb0, C4<0>, C4<0>;
L_0x1b30f80 .functor NOT 1, v0x1b29f00_0, C4<0>, C4<0>, C4<0>;
L_0x1b311c0 .functor NOT 1, v0x1b29fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b31340 .functor AND 1, L_0x1b30f80, L_0x1b311c0, C4<1>, C4<1>;
L_0x1b31520 .functor AND 1, L_0x1b31340, v0x1b2a040_0, C4<1>, C4<1>;
L_0x1b316f0 .functor AND 1, L_0x1b31520, v0x1b2a180_0, C4<1>, C4<1>;
L_0x1b319a0 .functor OR 1, L_0x1b30e70, L_0x1b316f0, C4<0>, C4<0>;
L_0x1b31ab0 .functor NOT 1, v0x1b29f00_0, C4<0>, C4<0>, C4<0>;
L_0x1b31c10 .functor AND 1, L_0x1b31ab0, v0x1b29fa0_0, C4<1>, C4<1>;
L_0x1b31cd0 .functor NOT 1, v0x1b2a040_0, C4<0>, C4<0>, C4<0>;
L_0x1b31e40 .functor AND 1, L_0x1b31c10, L_0x1b31cd0, C4<1>, C4<1>;
L_0x1b31f50 .functor NOT 1, v0x1b2a180_0, C4<0>, C4<0>, C4<0>;
L_0x1b320d0 .functor AND 1, L_0x1b31e40, L_0x1b31f50, C4<1>, C4<1>;
L_0x1b321e0 .functor OR 1, L_0x1b319a0, L_0x1b320d0, C4<0>, C4<0>;
L_0x1b32410 .functor NOT 1, v0x1b29f00_0, C4<0>, C4<0>, C4<0>;
L_0x1b32480 .functor AND 1, L_0x1b32410, v0x1b29fa0_0, C4<1>, C4<1>;
L_0x1b32670 .functor NOT 1, v0x1b2a040_0, C4<0>, C4<0>, C4<0>;
L_0x1b326e0 .functor AND 1, L_0x1b32480, L_0x1b32670, C4<1>, C4<1>;
L_0x1b32930 .functor AND 1, L_0x1b326e0, v0x1b2a180_0, C4<1>, C4<1>;
L_0x1b329f0 .functor OR 1, L_0x1b321e0, L_0x1b32930, C4<0>, C4<0>;
L_0x1b32c50 .functor NOT 1, v0x1b29f00_0, C4<0>, C4<0>, C4<0>;
L_0x1b32cc0 .functor AND 1, L_0x1b32c50, v0x1b29fa0_0, C4<1>, C4<1>;
L_0x1b32ee0 .functor AND 1, L_0x1b32cc0, v0x1b2a040_0, C4<1>, C4<1>;
L_0x1b32fa0 .functor NOT 1, v0x1b2a180_0, C4<0>, C4<0>, C4<0>;
L_0x1b33180 .functor AND 1, L_0x1b32ee0, L_0x1b32fa0, C4<1>, C4<1>;
L_0x1b33290 .functor OR 1, L_0x1b329f0, L_0x1b33180, C4<0>, C4<0>;
L_0x1b33520 .functor NOT 1, v0x1b29fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b33590 .functor AND 1, v0x1b29f00_0, L_0x1b33520, C4<1>, C4<1>;
L_0x1b337e0 .functor NOT 1, v0x1b2a040_0, C4<0>, C4<0>, C4<0>;
L_0x1b33850 .functor AND 1, L_0x1b33590, L_0x1b337e0, C4<1>, C4<1>;
L_0x1b33b00 .functor AND 1, L_0x1b33850, v0x1b2a180_0, C4<1>, C4<1>;
L_0x1b33bc0 .functor OR 1, L_0x1b33290, L_0x1b33b00, C4<0>, C4<0>;
L_0x1b33e80 .functor NOT 1, v0x1b29fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b33ef0 .functor AND 1, v0x1b29f00_0, L_0x1b33e80, C4<1>, C4<1>;
L_0x1b34170 .functor AND 1, L_0x1b33ef0, v0x1b2a040_0, C4<1>, C4<1>;
L_0x1b34230 .functor NOT 1, v0x1b2a180_0, C4<0>, C4<0>, C4<0>;
L_0x1b34470 .functor AND 1, L_0x1b34170, L_0x1b34230, C4<1>, C4<1>;
L_0x1b34580 .functor OR 1, L_0x1b33bc0, L_0x1b34470, C4<0>, C4<0>;
L_0x1b34870 .functor AND 1, v0x1b29f00_0, v0x1b29fa0_0, C4<1>, C4<1>;
L_0x1b348e0 .functor NOT 1, v0x1b2a040_0, C4<0>, C4<0>, C4<0>;
L_0x1b34b40 .functor AND 1, L_0x1b34870, L_0x1b348e0, C4<1>, C4<1>;
L_0x1b34c50 .functor NOT 1, v0x1b2a180_0, C4<0>, C4<0>, C4<0>;
L_0x1b34ec0 .functor AND 1, L_0x1b34b40, L_0x1b34c50, C4<1>, C4<1>;
L_0x1b34fd0 .functor OR 1, L_0x1b34580, L_0x1b34ec0, C4<0>, C4<0>;
v0x1b2a760_0 .net *"_ivl_0", 0 0, L_0x1b2fd10;  1 drivers
v0x1b2a840_0 .net *"_ivl_10", 0 0, L_0x1b30080;  1 drivers
v0x1b2a920_0 .net *"_ivl_100", 0 0, L_0x1b33b00;  1 drivers
v0x1b2aa10_0 .net *"_ivl_102", 0 0, L_0x1b33bc0;  1 drivers
v0x1b2aaf0_0 .net *"_ivl_104", 0 0, L_0x1b33e80;  1 drivers
v0x1b2ac20_0 .net *"_ivl_106", 0 0, L_0x1b33ef0;  1 drivers
v0x1b2ad00_0 .net *"_ivl_108", 0 0, L_0x1b34170;  1 drivers
v0x1b2ade0_0 .net *"_ivl_110", 0 0, L_0x1b34230;  1 drivers
v0x1b2aec0_0 .net *"_ivl_112", 0 0, L_0x1b34470;  1 drivers
v0x1b2afa0_0 .net *"_ivl_114", 0 0, L_0x1b34580;  1 drivers
v0x1b2b080_0 .net *"_ivl_116", 0 0, L_0x1b34870;  1 drivers
v0x1b2b160_0 .net *"_ivl_118", 0 0, L_0x1b348e0;  1 drivers
v0x1b2b240_0 .net *"_ivl_12", 0 0, L_0x1b30130;  1 drivers
v0x1b2b320_0 .net *"_ivl_120", 0 0, L_0x1b34b40;  1 drivers
v0x1b2b400_0 .net *"_ivl_122", 0 0, L_0x1b34c50;  1 drivers
v0x1b2b4e0_0 .net *"_ivl_124", 0 0, L_0x1b34ec0;  1 drivers
v0x1b2b5c0_0 .net *"_ivl_14", 0 0, L_0x1b30240;  1 drivers
v0x1b2b6a0_0 .net *"_ivl_16", 0 0, L_0x1b30300;  1 drivers
v0x1b2b780_0 .net *"_ivl_18", 0 0, L_0x1b30370;  1 drivers
v0x1b2b860_0 .net *"_ivl_2", 0 0, L_0x1b2fd80;  1 drivers
v0x1b2b940_0 .net *"_ivl_20", 0 0, L_0x1b304e0;  1 drivers
v0x1b2ba20_0 .net *"_ivl_22", 0 0, L_0x1b30550;  1 drivers
v0x1b2bb00_0 .net *"_ivl_24", 0 0, L_0x1b30680;  1 drivers
v0x1b2bbe0_0 .net *"_ivl_26", 0 0, L_0x1b30740;  1 drivers
v0x1b2bcc0_0 .net *"_ivl_28", 0 0, L_0x1b30610;  1 drivers
v0x1b2bda0_0 .net *"_ivl_30", 0 0, L_0x1b308d0;  1 drivers
v0x1b2be80_0 .net *"_ivl_32", 0 0, L_0x1b309d0;  1 drivers
v0x1b2bf60_0 .net *"_ivl_34", 0 0, L_0x1b30ae0;  1 drivers
v0x1b2c040_0 .net *"_ivl_36", 0 0, L_0x1b30c40;  1 drivers
v0x1b2c120_0 .net *"_ivl_38", 0 0, L_0x1b30cb0;  1 drivers
v0x1b2c200_0 .net *"_ivl_4", 0 0, L_0x1b2fe10;  1 drivers
v0x1b2c2e0_0 .net *"_ivl_40", 0 0, L_0x1b30e70;  1 drivers
v0x1b2c3c0_0 .net *"_ivl_42", 0 0, L_0x1b30f80;  1 drivers
v0x1b2c6b0_0 .net *"_ivl_44", 0 0, L_0x1b311c0;  1 drivers
v0x1b2c790_0 .net *"_ivl_46", 0 0, L_0x1b31340;  1 drivers
v0x1b2c870_0 .net *"_ivl_48", 0 0, L_0x1b31520;  1 drivers
v0x1b2c950_0 .net *"_ivl_50", 0 0, L_0x1b316f0;  1 drivers
v0x1b2ca30_0 .net *"_ivl_52", 0 0, L_0x1b319a0;  1 drivers
v0x1b2cb10_0 .net *"_ivl_54", 0 0, L_0x1b31ab0;  1 drivers
v0x1b2cbf0_0 .net *"_ivl_56", 0 0, L_0x1b31c10;  1 drivers
v0x1b2ccd0_0 .net *"_ivl_58", 0 0, L_0x1b31cd0;  1 drivers
v0x1b2cdb0_0 .net *"_ivl_6", 0 0, L_0x1b2fed0;  1 drivers
v0x1b2ce90_0 .net *"_ivl_60", 0 0, L_0x1b31e40;  1 drivers
v0x1b2cf70_0 .net *"_ivl_62", 0 0, L_0x1b31f50;  1 drivers
v0x1b2d050_0 .net *"_ivl_64", 0 0, L_0x1b320d0;  1 drivers
v0x1b2d130_0 .net *"_ivl_66", 0 0, L_0x1b321e0;  1 drivers
v0x1b2d210_0 .net *"_ivl_68", 0 0, L_0x1b32410;  1 drivers
v0x1b2d2f0_0 .net *"_ivl_70", 0 0, L_0x1b32480;  1 drivers
v0x1b2d3d0_0 .net *"_ivl_72", 0 0, L_0x1b32670;  1 drivers
v0x1b2d4b0_0 .net *"_ivl_74", 0 0, L_0x1b326e0;  1 drivers
v0x1b2d590_0 .net *"_ivl_76", 0 0, L_0x1b32930;  1 drivers
v0x1b2d670_0 .net *"_ivl_78", 0 0, L_0x1b329f0;  1 drivers
v0x1b2d750_0 .net *"_ivl_8", 0 0, L_0x1b2ff70;  1 drivers
v0x1b2d830_0 .net *"_ivl_80", 0 0, L_0x1b32c50;  1 drivers
v0x1b2d910_0 .net *"_ivl_82", 0 0, L_0x1b32cc0;  1 drivers
v0x1b2d9f0_0 .net *"_ivl_84", 0 0, L_0x1b32ee0;  1 drivers
v0x1b2dad0_0 .net *"_ivl_86", 0 0, L_0x1b32fa0;  1 drivers
v0x1b2dbb0_0 .net *"_ivl_88", 0 0, L_0x1b33180;  1 drivers
v0x1b2dc90_0 .net *"_ivl_90", 0 0, L_0x1b33290;  1 drivers
v0x1b2dd70_0 .net *"_ivl_92", 0 0, L_0x1b33520;  1 drivers
v0x1b2de50_0 .net *"_ivl_94", 0 0, L_0x1b33590;  1 drivers
v0x1b2df30_0 .net *"_ivl_96", 0 0, L_0x1b337e0;  1 drivers
v0x1b2e010_0 .net *"_ivl_98", 0 0, L_0x1b33850;  1 drivers
v0x1b2e0f0_0 .net "a", 0 0, v0x1b29f00_0;  alias, 1 drivers
v0x1b2e190_0 .net "b", 0 0, v0x1b29fa0_0;  alias, 1 drivers
v0x1b2e690_0 .net "c", 0 0, v0x1b2a040_0;  alias, 1 drivers
v0x1b2e780_0 .net "d", 0 0, v0x1b2a180_0;  alias, 1 drivers
v0x1b2e870_0 .net "q", 0 0, L_0x1b34fd0;  alias, 1 drivers
S_0x1b2e9d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1af4c70;
 .timescale -12 -12;
E_0x1aef7e0 .event anyedge, v0x1b2f680_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b2f680_0;
    %nor/r;
    %assign/vec4 v0x1b2f680_0, 0;
    %wait E_0x1aef7e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b296b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b2a180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2a040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b29fa0_0, 0;
    %assign/vec4 v0x1b29f00_0, 0;
    %wait E_0x1ad89f0;
    %wait E_0x1aefc90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b2a180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2a040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b29fa0_0, 0;
    %assign/vec4 v0x1b29f00_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aefa40;
    %load/vec4 v0x1b29f00_0;
    %load/vec4 v0x1b29fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b2a040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b2a180_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b2a180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2a040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b29fa0_0, 0;
    %assign/vec4 v0x1b29f00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b29d00;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aefa40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b2a180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2a040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b29fa0_0, 0;
    %assign/vec4 v0x1b29f00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1af4c70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2f360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2f680_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1af4c70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b2f360_0;
    %inv;
    %store/vec4 v0x1b2f360_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1af4c70;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b2a0e0_0, v0x1b2f7e0_0, v0x1b2f180_0, v0x1b2f220_0, v0x1b2f2c0_0, v0x1b2f400_0, v0x1b2f540_0, v0x1b2f4a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1af4c70;
T_7 ;
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1af4c70;
T_8 ;
    %wait E_0x1aefa40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b2f5e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f5e0_0, 4, 32;
    %load/vec4 v0x1b2f720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f5e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b2f5e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f5e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b2f540_0;
    %load/vec4 v0x1b2f540_0;
    %load/vec4 v0x1b2f4a0_0;
    %xor;
    %load/vec4 v0x1b2f540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f5e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b2f5e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f5e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit2/iter0/response1/top_module.sv";
