###############################################################
#  Generated by:      Cadence Tempus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cn92.it.auth.gr)
#  Generated on:      Tue Feb 10 22:01:20 2026
#  Design:            I2CAndMemory
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Recovery Check with Pin mem_inst/rw_en_reg/CN 
Endpoint:   mem_inst/rw_en_reg/RN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                 (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.316
- Recovery                      1.908
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                64.328
- Arrival Time                  6.554
= Slack Time                   57.774
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      --------------------------------------------------------------------
      Instance            Arc         Cell        Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                   rst_n ^     -           -      3.330    61.104  
      FE_OFC7_rst_n       A ^ -> Q ^  BUHDX2      3.192  6.522    64.295  
      mem_inst/rw_en_reg  RN ^        SDFFRQHDX1  0.033  6.554    64.328  
      --------------------------------------------------------------------
Path 2: MET Recovery Check with Pin mem_inst/registers_en_reg[1]/CN 
Endpoint:   mem_inst/registers_en_reg[1]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.322
- Recovery                     -0.062
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.303
- Arrival Time                  7.393
= Slack Time                   58.910
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    62.240  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    66.278  
      mem_inst/registers_en_reg[1]  SN ^        SDFFSQHDX1  0.025  7.393    66.303  
      ------------------------------------------------------------------------------
Path 3: MET Recovery Check with Pin mem_inst/registers_en_reg[6]/CN 
Endpoint:   mem_inst/registers_en_reg[6]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.323
- Recovery                     -0.059
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.302
- Arrival Time                  7.386
= Slack Time                   58.916
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    62.246  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    66.284  
      mem_inst/registers_en_reg[6]  SN ^        SDFFSQHDX1  0.019  7.386    66.302  
      ------------------------------------------------------------------------------
Path 4: MET Recovery Check with Pin mem_inst/registers_en_reg[36]/CN 
Endpoint:   mem_inst/registers_en_reg[36]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.316
- Recovery                     -0.041
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.278
- Arrival Time                  6.603
= Slack Time                   59.674
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.004  
      FE_OFC7_rst_n                  A ^ -> Q ^  BUHDX2      3.192  6.522    66.196  
      mem_inst/registers_en_reg[36]  SN ^        SDFFSQHDX1  0.082  6.603    66.278  
      -------------------------------------------------------------------------------
Path 5: MET Recovery Check with Pin mem_inst/registers_en_reg[27]/CN 
Endpoint:   mem_inst/registers_en_reg[27]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.301
- Recovery                     -0.037
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.258
- Arrival Time                  6.565
= Slack Time                   59.693
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.023  
      FE_OFC7_rst_n                  A ^ -> Q ^  BUHDX2      3.192  6.522    66.215  
      mem_inst/registers_en_reg[27]  SN ^        SDFFSQHDX1  0.043  6.565    66.258  
      -------------------------------------------------------------------------------
Path 6: MET Recovery Check with Pin mem_inst/registers_en_reg[3]/CN 
Endpoint:   mem_inst/registers_en_reg[3]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.320
- Recovery                     -0.042
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.282
- Arrival Time                  6.539
= Slack Time                   59.743
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    63.072  
      FE_OFC7_rst_n                 A ^ -> Q ^  BUHDX2      3.192  6.522    66.264  
      mem_inst/registers_en_reg[3]  SN ^        SDFFSQHDX1  0.017  6.539    66.282  
      ------------------------------------------------------------------------------
Path 7: MET Recovery Check with Pin mem_inst/registers_en_reg[5]/CN 
Endpoint:   mem_inst/registers_en_reg[5]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.320
- Recovery                     -0.042
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.282
- Arrival Time                  6.538
= Slack Time                   59.743
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    63.073  
      FE_OFC7_rst_n                 A ^ -> Q ^  BUHDX2      3.192  6.522    66.265  
      mem_inst/registers_en_reg[5]  SN ^        SDFFSQHDX1  0.017  6.538    66.282  
      ------------------------------------------------------------------------------
Path 8: MET Recovery Check with Pin mem_inst/registers_en_reg[4]/CN 
Endpoint:   mem_inst/registers_en_reg[4]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.320
- Recovery                     -0.042
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.282
- Arrival Time                  6.537
= Slack Time                   59.745
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    63.074  
      FE_OFC7_rst_n                 A ^ -> Q ^  BUHDX2      3.192  6.522    66.266  
      mem_inst/registers_en_reg[4]  SN ^        SDFFSQHDX1  0.016  6.537    66.282  
      ------------------------------------------------------------------------------
Path 9: MET Recovery Check with Pin mem_inst/registers_en_reg[23]/CN 
Endpoint:   mem_inst/registers_en_reg[23]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.297
- Recovery                     -0.035
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.253
- Arrival Time                  6.474
= Slack Time                   59.778
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.108  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2      3.072  6.402    66.181  
      mem_inst/registers_en_reg[23]  SN ^        SDFFSQHDX1  0.072  6.474    66.253  
      -------------------------------------------------------------------------------
Path 10: MET Recovery Check with Pin mem_inst/registers_en_reg[22]/CN 
Endpoint:   mem_inst/registers_en_reg[22]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.306
- Recovery                     -0.036
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.261
- Arrival Time                  6.476
= Slack Time                   59.785
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.115  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2      3.072  6.402    66.188  
      mem_inst/registers_en_reg[22]  SN ^        SDFFSQHDX1  0.074  6.476    66.261  
      -------------------------------------------------------------------------------
Path 11: MET Recovery Check with Pin mem_inst/registers_en_reg[18]/CN 
Endpoint:   mem_inst/registers_en_reg[18]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.307
- Recovery                     -0.036
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.263
- Arrival Time                  6.468
= Slack Time                   59.795
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.124  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2      3.072  6.402    66.197  
      mem_inst/registers_en_reg[18]  SN ^        SDFFSQHDX1  0.066  6.468    66.263  
      -------------------------------------------------------------------------------
Path 12: MET Recovery Check with Pin mem_inst/registers_en_reg[19]/CN 
Endpoint:   mem_inst/registers_en_reg[19]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.308
- Recovery                     -0.036
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.264
- Arrival Time                  6.468
= Slack Time                   59.796
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.126  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2      3.072  6.402    66.198  
      mem_inst/registers_en_reg[19]  SN ^        SDFFSQHDX1  0.066  6.468    66.264  
      -------------------------------------------------------------------------------
Path 13: MET Recovery Check with Pin mem_inst/registers_en_reg[0]/CN 
Endpoint:   mem_inst/registers_en_reg[0]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.321
- Recovery                     -0.045
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.286
- Arrival Time                  6.113
= Slack Time                   60.174
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    63.504  
      mem_inst/FE_OFC9_rst_n        A ^ -> Q ^  BUHDX2      2.774  6.104    66.278  
      mem_inst/registers_en_reg[0]  SN ^        SDFFSQHDX1  0.009  6.113    66.286  
      ------------------------------------------------------------------------------
Path 14: MET Recovery Check with Pin mem_inst/registers_en_reg[35]/CN 
Endpoint:   mem_inst/registers_en_reg[35]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.325
- Recovery                     -0.048
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.292
- Arrival Time                  6.118
= Slack Time                   60.175
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.504  
      mem_inst/FE_OFC9_rst_n         A ^ -> Q ^  BUHDX2      2.774  6.104    66.279  
      mem_inst/registers_en_reg[35]  SN ^        SDFFSQHDX1  0.014  6.118    66.292  
      -------------------------------------------------------------------------------
Path 15: MET Recovery Check with Pin mem_inst/registers_en_reg[34]/CN 
Endpoint:   mem_inst/registers_en_reg[34]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.325
- Recovery                     -0.048
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.292
- Arrival Time                  6.117
= Slack Time                   60.175
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.505  
      mem_inst/FE_OFC9_rst_n         A ^ -> Q ^  BUHDX2      2.774  6.104    66.279  
      mem_inst/registers_en_reg[34]  SN ^        SDFFSQHDX1  0.013  6.117    66.292  
      -------------------------------------------------------------------------------
Path 16: MET Recovery Check with Pin mem_inst/registers_en_reg[7]/CN 
Endpoint:   mem_inst/registers_en_reg[7]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.322
- Recovery                     -0.048
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.289
- Arrival Time                  6.112
= Slack Time                   60.177
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    63.507  
      mem_inst/FE_OFC9_rst_n        A ^ -> Q ^  BUHDX2      2.774  6.104    66.281  
      mem_inst/registers_en_reg[7]  SN ^        SDFFSQHDX1  0.008  6.112    66.289  
      ------------------------------------------------------------------------------
Path 17: MET Recovery Check with Pin mem_inst/registers_en_reg[11]/CN 
Endpoint:   mem_inst/registers_en_reg[11]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.321
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.288
- Arrival Time                  5.973
= Slack Time                   60.315
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.645  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.238  
      mem_inst/registers_en_reg[11]  SN ^        SDFFSQHDX1  0.050  5.973    66.288  
      -------------------------------------------------------------------------------
Path 18: MET Recovery Check with Pin mem_inst/registers_en_reg[10]/CN 
Endpoint:   mem_inst/registers_en_reg[10]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.321
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.288
- Arrival Time                  5.973
= Slack Time                   60.315
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.645  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.238  
      mem_inst/registers_en_reg[10]  SN ^        SDFFSQHDX1  0.050  5.973    66.288  
      -------------------------------------------------------------------------------
Path 19: MET Recovery Check with Pin mem_inst/registers_en_reg[13]/CN 
Endpoint:   mem_inst/registers_en_reg[13]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.321
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.288
- Arrival Time                  5.973
= Slack Time                   60.315
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.645  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.238  
      mem_inst/registers_en_reg[13]  SN ^        SDFFSQHDX1  0.050  5.973    66.288  
      -------------------------------------------------------------------------------
Path 20: MET Recovery Check with Pin mem_inst/registers_en_reg[14]/CN 
Endpoint:   mem_inst/registers_en_reg[14]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.322
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.288
- Arrival Time                  5.973
= Slack Time                   60.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.646  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.239  
      mem_inst/registers_en_reg[14]  SN ^        SDFFSQHDX1  0.050  5.973    66.288  
      -------------------------------------------------------------------------------
Path 21: MET Recovery Check with Pin mem_inst/registers_en_reg[15]/CN 
Endpoint:   mem_inst/registers_en_reg[15]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.322
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.288
- Arrival Time                  5.971
= Slack Time                   60.318
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.648  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.241  
      mem_inst/registers_en_reg[15]  SN ^        SDFFSQHDX1  0.048  5.971    66.288  
      -------------------------------------------------------------------------------
Path 22: MET Recovery Check with Pin mem_inst/registers_en_reg[20]/CN 
Endpoint:   mem_inst/registers_en_reg[20]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.318
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.285
- Arrival Time                  5.956
= Slack Time                   60.329
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.659  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.252  
      mem_inst/registers_en_reg[20]  SN ^        SDFFSQHDX1  0.034  5.956    66.285  
      -------------------------------------------------------------------------------
Path 23: MET Recovery Check with Pin mem_inst/registers_en_reg[17]/CN 
Endpoint:   mem_inst/registers_en_reg[17]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.318
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.285
- Arrival Time                  5.956
= Slack Time                   60.329
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.659  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.252  
      mem_inst/registers_en_reg[17]  SN ^        SDFFSQHDX1  0.033  5.956    66.285  
      -------------------------------------------------------------------------------
Path 24: MET Recovery Check with Pin mem_inst/registers_en_reg[16]/CN 
Endpoint:   mem_inst/registers_en_reg[16]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.320
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.287
- Arrival Time                  5.953
= Slack Time                   60.335
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.664  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.257  
      mem_inst/registers_en_reg[16]  SN ^        SDFFSQHDX1  0.030  5.953    66.287  
      -------------------------------------------------------------------------------
Path 25: MET Recovery Check with Pin mem_inst/registers_en_reg[8]/CN 
Endpoint:   mem_inst/registers_en_reg[8]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.320
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.287
- Arrival Time                  5.952
= Slack Time                   60.336
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    63.665  
      mem_inst/FE_OFC0_rst_n        A ^ -> Q ^  BUHDX2      2.593  5.923    66.258  
      mem_inst/registers_en_reg[8]  SN ^        SDFFSQHDX1  0.029  5.952    66.287  
      ------------------------------------------------------------------------------
Path 26: MET Recovery Check with Pin mem_inst/registers_en_reg[12]/CN 
Endpoint:   mem_inst/registers_en_reg[12]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.322
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.289
- Arrival Time                  5.952
= Slack Time                   60.336
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.666  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.259  
      mem_inst/registers_en_reg[12]  SN ^        SDFFSQHDX1  0.030  5.952    66.289  
      -------------------------------------------------------------------------------
Path 27: MET Recovery Check with Pin mem_inst/registers_en_reg[9]/CN 
Endpoint:   mem_inst/registers_en_reg[9]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.322
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.289
- Arrival Time                  5.952
= Slack Time                   60.336
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    63.666  
      mem_inst/FE_OFC0_rst_n        A ^ -> Q ^  BUHDX2      2.593  5.923    66.259  
      mem_inst/registers_en_reg[9]  SN ^        SDFFSQHDX1  0.030  5.952    66.289  
      ------------------------------------------------------------------------------
Path 28: MET Recovery Check with Pin mem_inst/registers_en_reg[21]/CN 
Endpoint:   mem_inst/registers_en_reg[21]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.322
- Recovery                     -0.047
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.289
- Arrival Time                  5.946
= Slack Time                   60.343
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.673  
      mem_inst/FE_OFC0_rst_n         A ^ -> Q ^  BUHDX2      2.593  5.923    66.266  
      mem_inst/registers_en_reg[21]  SN ^        SDFFSQHDX1  0.023  5.946    66.289  
      -------------------------------------------------------------------------------
Path 29: MET Recovery Check with Pin mem_inst/registers_en_reg[28]/CN 
Endpoint:   mem_inst/registers_en_reg[28]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.311
- Recovery                     -0.043
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.273
- Arrival Time                  5.887
= Slack Time                   60.387
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.717  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      2.517  5.846    66.233  
      mem_inst/registers_en_reg[28]  SN ^        SDFFSQHDX1  0.040  5.887    66.273  
      -------------------------------------------------------------------------------
Path 30: MET Recovery Check with Pin mem_inst/registers_en_reg[24]/CN 
Endpoint:   mem_inst/registers_en_reg[24]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.312
- Recovery                     -0.043
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.275
- Arrival Time                  5.888
= Slack Time                   60.387
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.717  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      2.517  5.846    66.233  
      mem_inst/registers_en_reg[24]  SN ^        SDFFSQHDX1  0.041  5.888    66.275  
      -------------------------------------------------------------------------------
Path 31: MET Recovery Check with Pin mem_inst/registers_en_reg[30]/CN 
Endpoint:   mem_inst/registers_en_reg[30]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.301
- Recovery                     -0.042
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.263
- Arrival Time                  5.875
= Slack Time                   60.388
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.718  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      2.517  5.846    66.235  
      mem_inst/registers_en_reg[30]  SN ^        SDFFSQHDX1  0.029  5.875    66.263  
      -------------------------------------------------------------------------------
Path 32: MET Recovery Check with Pin mem_inst/registers_en_reg[25]/CN 
Endpoint:   mem_inst/registers_en_reg[25]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.317
- Recovery                     -0.043
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.280
- Arrival Time                  5.883
= Slack Time                   60.397
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.726  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      2.517  5.846    66.243  
      mem_inst/registers_en_reg[25]  SN ^        SDFFSQHDX1  0.037  5.883    66.280  
      -------------------------------------------------------------------------------
Path 33: MET Recovery Check with Pin mem_inst/registers_en_reg[26]/CN 
Endpoint:   mem_inst/registers_en_reg[26]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.311
- Recovery                     -0.043
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.274
- Arrival Time                  5.876
= Slack Time                   60.397
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.727  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      2.517  5.846    66.244  
      mem_inst/registers_en_reg[26]  SN ^        SDFFSQHDX1  0.030  5.876    66.274  
      -------------------------------------------------------------------------------
Path 34: MET Recovery Check with Pin mem_inst/registers_en_reg[31]/CN 
Endpoint:   mem_inst/registers_en_reg[31]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.311
- Recovery                     -0.043
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.273
- Arrival Time                  5.873
= Slack Time                   60.400
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.730  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      2.517  5.846    66.247  
      mem_inst/registers_en_reg[31]  SN ^        SDFFSQHDX1  0.026  5.873    66.273  
      -------------------------------------------------------------------------------
Path 35: MET Recovery Check with Pin mem_inst/registers_en_reg[29]/CN 
Endpoint:   mem_inst/registers_en_reg[29]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.311
- Recovery                     -0.043
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.274
- Arrival Time                  5.867
= Slack Time                   60.407
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.737  
      mem_inst/FE_OFC4_rst_n         A ^ -> Q ^  BUHDX2      2.517  5.846    66.254  
      mem_inst/registers_en_reg[29]  SN ^        SDFFSQHDX1  0.020  5.867    66.274  
      -------------------------------------------------------------------------------
Path 36: MET Recovery Check with Pin mem_inst/registers_en_reg[2]/CN 
Endpoint:   mem_inst/registers_en_reg[2]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.325
- Recovery                     -0.048
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.292
- Arrival Time                  5.764
= Slack Time                   60.529
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    63.858  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX2      2.421  5.751    66.279  
      mem_inst/registers_en_reg[2]  SN ^        SDFFSQHDX1  0.013  5.764    66.292  
      ------------------------------------------------------------------------------
Path 37: MET Recovery Check with Pin mem_inst/registers_en_reg[33]/CN 
Endpoint:   mem_inst/registers_en_reg[33]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.325
- Recovery                     -0.048
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.292
- Arrival Time                  5.764
= Slack Time                   60.529
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.858  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      2.421  5.751    66.279  
      mem_inst/registers_en_reg[33]  SN ^        SDFFSQHDX1  0.013  5.764    66.292  
      -------------------------------------------------------------------------------
Path 38: MET Recovery Check with Pin mem_inst/registers_en_reg[32]/CN 
Endpoint:   mem_inst/registers_en_reg[32]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         66.322
- Recovery                     -0.048
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.290
- Arrival Time                  5.760
= Slack Time                   60.530
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      3.330    63.860  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      2.421  5.751    66.280  
      mem_inst/registers_en_reg[32]  SN ^        SDFFSQHDX1  0.009  5.760    66.290  
      -------------------------------------------------------------------------------
Path 39: MET Recovery Check with Pin mem_inst/registers_reg[2][5]/C 
Endpoint:   mem_inst/registers_reg[2][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Recovery                      2.206
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.454
- Arrival Time                  7.394
= Slack Time                  116.060
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    119.390  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    123.428  
      mem_inst/registers_reg[2][5]  RN ^        SDFRRQHDX1  0.027  7.394    123.454  
      ------------------------------------------------------------------------------
Path 40: MET Recovery Check with Pin mem_inst/Timer_EN_reg[2]/C 
Endpoint:   mem_inst/Timer_EN_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Recovery                      2.206
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.454
- Arrival Time                  7.394
= Slack Time                  116.060
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      --------------------------------------------------------------------------
      Instance                  Arc         Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                         rst_n ^     -           -      3.330    119.390  
      mem_inst/FE_OFC8_rst_n    A ^ -> Q ^  BUHDX1      4.038  7.368    123.428  
      mem_inst/Timer_EN_reg[2]  RN ^        SDFRRQHDX1  0.027  7.394    123.454  
      --------------------------------------------------------------------------
Path 41: MET Recovery Check with Pin mem_inst/DAC_out_reg[2][2]/C 
Endpoint:   mem_inst/DAC_out_reg[2][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.728
- Recovery                      2.198
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.450
- Arrival Time                  7.389
= Slack Time                  116.061
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ----------------------------------------------------------------------------
      Instance                    Arc         Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                           rst_n ^     -           -      3.330    119.391  
      mem_inst/FE_OFC8_rst_n      A ^ -> Q ^  BUHDX1      4.038  7.368    123.429  
      mem_inst/DAC_out_reg[2][2]  RN ^        SDFRRQHDX1  0.021  7.389    123.450  
      ----------------------------------------------------------------------------
Path 42: MET Recovery Check with Pin mem_inst/registers_reg[5][3]/C 
Endpoint:   mem_inst/registers_reg[5][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.741
- Recovery                      2.206
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.455
- Arrival Time                  7.393
= Slack Time                  116.063
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    119.392  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    123.430  
      mem_inst/registers_reg[5][3]  RN ^        SDFRRQHDX1  0.025  7.393    123.455  
      ------------------------------------------------------------------------------
Path 43: MET Recovery Check with Pin mem_inst/registers_reg[2][7]/C 
Endpoint:   mem_inst/registers_reg[2][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.741
- Recovery                      2.206
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.455
- Arrival Time                  7.393
= Slack Time                  116.063
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    119.393  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    123.430  
      mem_inst/registers_reg[2][7]  RN ^        SDFRRQHDX1  0.025  7.393    123.455  
      ------------------------------------------------------------------------------
Path 44: MET Recovery Check with Pin mem_inst/registers_reg[0][7]/C 
Endpoint:   mem_inst/registers_reg[0][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.741
- Recovery                      2.206
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.455
- Arrival Time                  7.392
= Slack Time                  116.063
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    119.393  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    123.431  
      mem_inst/registers_reg[0][7]  RN ^        SDFRRQHDX1  0.024  7.392    123.455  
      ------------------------------------------------------------------------------
Path 45: MET Recovery Check with Pin mem_inst/registers_reg[3][5]/C 
Endpoint:   mem_inst/registers_reg[3][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.739
- Recovery                      2.205
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.454
- Arrival Time                  7.390
= Slack Time                  116.063
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    119.393  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    123.431  
      mem_inst/registers_reg[3][5]  RN ^        SDFRRQHDX1  0.022  7.390    123.454  
      ------------------------------------------------------------------------------
Path 46: MET Recovery Check with Pin mem_inst/registers_reg[1][7]/C 
Endpoint:   mem_inst/registers_reg[1][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.741
- Recovery                      2.206
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.455
- Arrival Time                  7.392
= Slack Time                  116.063
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    119.393  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    123.431  
      mem_inst/registers_reg[1][7]  RN ^        SDFRRQHDX1  0.024  7.392    123.455  
      ------------------------------------------------------------------------------
Path 47: MET Recovery Check with Pin mem_inst/DAC_out_reg[2][7]/C 
Endpoint:   mem_inst/DAC_out_reg[2][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.732
- Recovery                      2.198
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.454
- Arrival Time                  7.390
= Slack Time                  116.064
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ----------------------------------------------------------------------------
      Instance                    Arc         Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                           rst_n ^     -           -      3.330    119.394  
      mem_inst/FE_OFC8_rst_n      A ^ -> Q ^  BUHDX1      4.038  7.368    123.432  
      mem_inst/DAC_out_reg[2][7]  RN ^        SDFRRQHDX1  0.022  7.390    123.454  
      ----------------------------------------------------------------------------
Path 48: MET Recovery Check with Pin mem_inst/registers_reg[3][0]/C 
Endpoint:   mem_inst/registers_reg[3][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Recovery                      2.206
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.455
- Arrival Time                  7.390
= Slack Time                  116.064
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    119.394  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    123.432  
      mem_inst/registers_reg[3][0]  RN ^        SDFRRQHDX1  0.022  7.390    123.455  
      ------------------------------------------------------------------------------
Path 49: MET Recovery Check with Pin mem_inst/registers_reg[3][7]/C 
Endpoint:   mem_inst/registers_reg[3][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Recovery                      2.206
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.455
- Arrival Time                  7.390
= Slack Time                  116.065
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    119.395  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    123.433  
      mem_inst/registers_reg[3][7]  RN ^        SDFRRQHDX1  0.022  7.390    123.455  
      ------------------------------------------------------------------------------
Path 50: MET Recovery Check with Pin mem_inst/registers_reg[5][0]/C 
Endpoint:   mem_inst/registers_reg[5][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.741
- Recovery                      2.206
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.455
- Arrival Time                  7.389
= Slack Time                  116.066
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   1.830
     = Beginpoint Arrival Time            3.330
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             rst_n ^     -           -      3.330    119.396  
      mem_inst/FE_OFC8_rst_n        A ^ -> Q ^  BUHDX1      4.038  7.368    123.434  
      mem_inst/registers_reg[5][0]  RN ^        SDFRRQHDX1  0.022  7.389    123.455  
      ------------------------------------------------------------------------------
Path 1: MET Setup Check with Pin mem_inst/registers_reg[16][4]/C 
Endpoint:   mem_inst/registers_reg[16][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.722
- Setup                         0.904
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.738
- Arrival Time                 77.167
= Slack Time                   47.571
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.522  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.297  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.061  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.613  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.721  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.838  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.267  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.092  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.002  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.563  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     1.495  76.488   124.059  
      mem_inst/g9200__6417           S ^ -> Q v   MU2HDX0     0.679  77.167   124.738  
      mem_inst/registers_reg[16][4]  D v          SDFRRQHDX1  0.000  77.167   124.738  
      --------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin mem_inst/registers_reg[10][4]/C 
Endpoint:   mem_inst/registers_reg[10][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.748
- Setup                         0.899
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.768
- Arrival Time                 77.196
= Slack Time                   47.573
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.524  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.299  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.062  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.614  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.723  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.840  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.269  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.094  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.004  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.565  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     1.510  76.502   124.075  
      mem_inst/g9191__7482           S ^ -> Q v   MU2HDX0     0.693  77.196   124.768  
      mem_inst/registers_reg[10][4]  D v          SDFRRQHDX1  0.000  77.196   124.768  
      --------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin mem_inst/registers_reg[16][1]/C 
Endpoint:   mem_inst/registers_reg[16][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.723
- Setup                         0.902
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.741
- Arrival Time                 77.160
= Slack Time                   47.581
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.532  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.307  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.071  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.623  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.731  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.848  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.277  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.102  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.012  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.573  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     1.495  76.488   124.069  
      mem_inst/g9199__7410           S ^ -> Q v   MU2HDX0     0.672  77.160   124.741  
      mem_inst/registers_reg[16][1]  D v          SDFRRQHDX1  0.000  77.160   124.741  
      --------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin mem_inst/registers_reg[10][1]/C 
Endpoint:   mem_inst/registers_reg[10][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.751
- Setup                         0.896
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.775
- Arrival Time                 77.185
= Slack Time                   47.590
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.541  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.316  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.079  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.631  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.740  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.857  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.286  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.111  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.021  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.582  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     1.510  76.502   124.092  
      mem_inst/g9189__1881           S ^ -> Q v   MU2HDX0     0.683  77.185   124.775  
      mem_inst/registers_reg[10][1]  D v          SDFRRQHDX1  0.000  77.185   124.775  
      --------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin mem_inst/registers_reg[16][7]/C 
Endpoint:   mem_inst/registers_reg[16][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.739
- Setup                         0.899
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.761
- Arrival Time                 77.169
= Slack Time                   47.592
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.543  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.318  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.082  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.634  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.742  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.859  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.288  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.113  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.023  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.584  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     1.495  76.488   124.080  
      mem_inst/g9203__5107           S ^ -> Q v   MU2HDX0     0.681  77.169   124.761  
      mem_inst/registers_reg[16][7]  D v          SDFRRQHDX1  0.000  77.169   124.761  
      --------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin mem_inst/registers_reg[10][6]/C 
Endpoint:   mem_inst/registers_reg[10][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.749
- Setup                         0.895
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.774
- Arrival Time                 77.180
= Slack Time                   47.594
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.545  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.320  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.084  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.635  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.744  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.861  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.290  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.115  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.025  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.586  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     1.510  76.502   124.096  
      mem_inst/g9194__9315           S ^ -> Q v   MU2HDX0     0.678  77.180   124.774  
      mem_inst/registers_reg[10][6]  D v          SDFRRQHDX1  0.000  77.180   124.774  
      --------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin mem_inst/registers_reg[17][1]/C 
Endpoint:   mem_inst/registers_reg[17][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.723
- Setup                         0.906
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.736
- Arrival Time                 77.141
= Slack Time                   47.595
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.546  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.322  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.085  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.637  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.746  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.862  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.292  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.116  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   121.932  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.502  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     1.541  76.447   124.043  
      mem_inst/g9172__6417           S ^ -> Q v   MU2HDX0     0.694  77.141   124.736  
      mem_inst/registers_reg[17][1]  D v          SDFRRQHDX1  0.000  77.141   124.736  
      --------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin mem_inst/registers_reg[16][6]/C 
Endpoint:   mem_inst/registers_reg[16][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.739
- Setup                         0.898
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.761
- Arrival Time                 77.164
= Slack Time                   47.597
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.548  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.323  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.087  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.638  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.747  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.864  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.293  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.118  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.028  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.589  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     1.495  76.488   124.084  
      mem_inst/g9202__2398           S ^ -> Q v   MU2HDX0     0.676  77.164   124.761  
      mem_inst/registers_reg[16][6]  D v          SDFRRQHDX1  0.000  77.164   124.761  
      --------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin mem_inst/registers_reg[10][3]/C 
Endpoint:   mem_inst/registers_reg[10][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.743
- Setup                         0.893
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.770
- Arrival Time                 77.171
= Slack Time                   47.599
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.550  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.325  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.089  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.641  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.750  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.866  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.295  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.120  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.030  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.592  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     1.510  76.502   124.102  
      mem_inst/g9190__5115           S ^ -> Q v   MU2HDX0     0.668  77.171   124.770  
      mem_inst/registers_reg[10][3]  D v          SDFRRQHDX1  0.000  77.171   124.770  
      --------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin mem_inst/registers_reg[16][0]/C 
Endpoint:   mem_inst/registers_reg[16][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.738
- Setup                         0.897
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.761
- Arrival Time                 77.162
= Slack Time                   47.600
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.551  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.326  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.090  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.641  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.750  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.867  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.296  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.121  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.031  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.592  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     1.495  76.488   124.087  
      mem_inst/g9196__2883           S ^ -> Q v   MU2HDX0     0.674  77.162   124.761  
      mem_inst/registers_reg[16][0]  D v          SDFRRQHDX1  0.000  77.162   124.761  
      --------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin mem_inst/registers_reg[10][7]/C 
Endpoint:   mem_inst/registers_reg[10][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.742
- Setup                         0.892
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.770
- Arrival Time                 77.165
= Slack Time                   47.606
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.557  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.332  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.095  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.647  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.756  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.873  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.302  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.127  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.037  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.598  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     1.510  76.502   124.108  
      mem_inst/g9195__9945           S ^ -> Q v   MU2HDX0     0.662  77.165   124.770  
      mem_inst/registers_reg[10][7]  D v          SDFRRQHDX1  0.000  77.165   124.770  
      --------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin mem_inst/registers_reg[16][3]/C 
Endpoint:   mem_inst/registers_reg[16][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.738
- Setup                         0.896
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.762
- Arrival Time                 77.156
= Slack Time                   47.607
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.558  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.333  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.097  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.649  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.757  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.874  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.303  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.128  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.038  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.599  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     1.495  76.488   124.095  
      mem_inst/g9198__1666           S ^ -> Q v   MU2HDX0     0.668  77.155   124.762  
      mem_inst/registers_reg[16][3]  D v          SDFRRQHDX1  0.000  77.156   124.762  
      --------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin mem_inst/registers_reg[10][2]/C 
Endpoint:   mem_inst/registers_reg[10][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.745
- Setup                         0.891
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.774
- Arrival Time                 77.165
= Slack Time                   47.608
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.559  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.335  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.098  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.650  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.759  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.875  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.305  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.129  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.040  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.601  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     1.510  76.502   124.111  
      mem_inst/g9192__4733           S ^ -> Q v   MU2HDX0     0.663  77.165   124.774  
      mem_inst/registers_reg[10][2]  D v          SDFRRQHDX1  0.000  77.165   124.774  
      --------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin mem_inst/registers_reg[10][0]/C 
Endpoint:   mem_inst/registers_reg[10][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.749
- Setup                         0.892
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.777
- Arrival Time                 77.168
= Slack Time                   47.609
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.560  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.335  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.098  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.650  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.759  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.876  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.305  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.130  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.040  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.601  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     1.510  76.502   124.111  
      mem_inst/g9188__6131           S ^ -> Q v   MU2HDX0     0.666  77.168   124.777  
      mem_inst/registers_reg[10][0]  D v          SDFRRQHDX1  0.000  77.168   124.777  
      --------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin mem_inst/registers_reg[16][2]/C 
Endpoint:   mem_inst/registers_reg[16][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.739
- Setup                         0.895
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.764
- Arrival Time                 77.151
= Slack Time                   47.613
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.564  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.339  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.103  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.655  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.763  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.880  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.309  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.134  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.044  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.605  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     1.495  76.488   124.101  
      mem_inst/g9197__2346           S ^ -> Q v   MU2HDX0     0.663  77.151   124.764  
      mem_inst/registers_reg[16][2]  D v          SDFRRQHDX1  0.000  77.151   124.764  
      --------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin mem_inst/registers_reg[10][5]/C 
Endpoint:   mem_inst/registers_reg[10][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.749
- Setup                         0.891
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.778
- Arrival Time                 77.164
= Slack Time                   47.614
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.565  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.340  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.103  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.655  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.764  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.881  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.310  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.135  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.045  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.606  
      mem_inst/g9320__6417           A v -> Q ^   NO2HDX1     1.510  76.502   124.116  
      mem_inst/g9193__6161           S ^ -> Q v   MU2HDX0     0.661  77.164   124.777  
      mem_inst/registers_reg[10][5]  D v          SDFRRQHDX1  0.000  77.164   124.778  
      --------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin mem_inst/registers_reg[17][4]/C 
Endpoint:   mem_inst/registers_reg[17][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.720
- Setup                         0.901
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.739
- Arrival Time                 77.120
= Slack Time                   47.619
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.570  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.345  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.109  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.661  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.770  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.886  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.315  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.140  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   121.956  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.526  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     1.541  76.447   124.066  
      mem_inst/g9176__6260           S ^ -> Q v   MU2HDX0     0.673  77.120   124.739  
      mem_inst/registers_reg[17][4]  D v          SDFRRQHDX1  0.000  77.120   124.739  
      --------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin mem_inst/registers_reg[16][5]/C 
Endpoint:   mem_inst/registers_reg[16][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.739
- Setup                         0.893
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.766
- Arrival Time                 77.146
= Slack Time                   47.620
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.571  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.346  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.110  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.662  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.771  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.887  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.316  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.141  
      mem_inst/g9664__7098           A v -> Q ^   NO2HDX1     1.910  74.431   122.052  
      mem_inst/g9525                 A ^ -> Q v   INHDX1      0.561  74.992   122.613  
      mem_inst/g9324__6260           A v -> Q ^   NO2HDX1     1.495  76.488   124.108  
      mem_inst/g9201__5477           S ^ -> Q v   MU2HDX0     0.658  77.146   124.766  
      mem_inst/registers_reg[16][5]  D v          SDFRRQHDX1  0.000  77.146   124.766  
      --------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin mem_inst/registers_reg[17][0]/C 
Endpoint:   mem_inst/registers_reg[17][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.739
- Setup                         0.899
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.760
- Arrival Time                 77.135
= Slack Time                   47.626
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.577  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.352  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.115  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.667  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.776  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.893  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.322  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.147  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   121.962  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.532  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     1.541  76.447   124.073  
      mem_inst/g9174__2398           S ^ -> Q v   MU2HDX0     0.688  77.135   124.760  
      mem_inst/registers_reg[17][0]  D v          SDFRRQHDX1  0.000  77.135   124.760  
      --------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin mem_inst/registers_reg[17][7]/C 
Endpoint:   mem_inst/registers_reg[17][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Setup                         0.897
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.763
- Arrival Time                 77.126
= Slack Time                   47.636
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.587  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.363  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.126  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.678  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.787  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.903  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.333  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.157  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   121.973  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.543  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     1.541  76.447   124.084  
      mem_inst/g9179__5526           S ^ -> Q v   MU2HDX0     0.679  77.126   124.762  
      mem_inst/registers_reg[17][7]  D v          SDFRRQHDX1  0.000  77.126   124.763  
      --------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin mem_inst/registers_reg[17][5]/C 
Endpoint:   mem_inst/registers_reg[17][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.738
- Setup                         0.898
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.761
- Arrival Time                 77.122
= Slack Time                   47.638
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.589  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.364  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.128  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.680  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.789  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.905  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.334  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.159  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   121.975  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.545  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     1.541  76.447   124.085  
      mem_inst/g9177__4319           S ^ -> Q v   MU2HDX0     0.675  77.122   124.761  
      mem_inst/registers_reg[17][5]  D v          SDFRRQHDX1  0.000  77.122   124.761  
      --------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin mem_inst/registers_reg[17][3]/C 
Endpoint:   mem_inst/registers_reg[17][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.738
- Setup                         0.895
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.762
- Arrival Time                 77.116
= Slack Time                   47.647
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.598  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.373  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.137  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.688  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.797  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.914  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.343  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.168  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   121.983  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.553  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     1.541  76.447   124.094  
      mem_inst/g9175__5107           S ^ -> Q v   MU2HDX0     0.669  77.116   124.762  
      mem_inst/registers_reg[17][3]  D v          SDFRRQHDX1  0.000  77.116   124.762  
      --------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin mem_inst/registers_reg[17][6]/C 
Endpoint:   mem_inst/registers_reg[17][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.739
- Setup                         0.896
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.763
- Arrival Time                 77.116
= Slack Time                   47.647
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.598  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.374  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.137  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.689  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.798  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.914  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.344  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.168  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   121.984  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.554  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     1.541  76.447   124.095  
      mem_inst/g9178__8428           S ^ -> Q v   MU2HDX0     0.668  77.115   124.763  
      mem_inst/registers_reg[17][6]  D v          SDFRRQHDX1  0.000  77.116   124.763  
      --------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin mem_inst/registers_reg[17][2]/C 
Endpoint:   mem_inst/registers_reg[17][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.738
- Setup                         0.894
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.764
- Arrival Time                 77.111
= Slack Time                   47.654
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.605  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.380  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.143  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.695  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.804  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.921  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.350  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.175  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   121.990  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.560  
      mem_inst/g9325__4319           A v -> Q ^   NO2HDX1     1.541  76.447   124.101  
      mem_inst/g9173__5477           S ^ -> Q v   MU2HDX0     0.663  77.111   124.764  
      mem_inst/registers_reg[17][2]  D v          SDFRRQHDX1  0.000  77.111   124.764  
      --------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin mem_inst/registers_reg[15][7]/C 
Endpoint:   mem_inst/registers_reg[15][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Setup                         0.901
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.760
- Arrival Time                 77.098
= Slack Time                   47.662
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.613  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.388  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.152  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.704  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.812  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.929  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.358  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.183  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   121.922  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.428  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     1.638  76.405   124.067  
      mem_inst/g9123__5526           S ^ -> Q v   MU2HDX0     0.693  77.098   124.760  
      mem_inst/registers_reg[15][7]  D v          SDFRRQHDX1  0.000  77.098   124.760  
      --------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin mem_inst/registers_reg[15][4]/C 
Endpoint:   mem_inst/registers_reg[15][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.750
- Setup                         0.896
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.773
- Arrival Time                 77.091
= Slack Time                   47.682
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.633  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.408  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.172  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.724  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.832  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.949  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.378  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.203  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   121.942  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.448  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     1.638  76.405   124.087  
      mem_inst/g9120__6260           S ^ -> Q v   MU2HDX0     0.687  77.091   124.773  
      mem_inst/registers_reg[15][4]  D v          SDFRRQHDX1  0.000  77.091   124.773  
      --------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin mem_inst/registers_reg[15][0]/C 
Endpoint:   mem_inst/registers_reg[15][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.741
- Setup                         0.896
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.765
- Arrival Time                 77.079
= Slack Time                   47.685
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.636  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.412  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.175  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.727  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.836  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.952  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.382  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.206  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   121.946  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.452  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     1.638  76.405   124.090  
      mem_inst/g9116__6417           S ^ -> Q v   MU2HDX0     0.674  77.079   124.765  
      mem_inst/registers_reg[15][0]  D v          SDFRRQHDX1  0.000  77.079   124.765  
      --------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin mem_inst/registers_reg[15][3]/C 
Endpoint:   mem_inst/registers_reg[15][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.741
- Setup                         0.896
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.765
- Arrival Time                 77.079
= Slack Time                   47.686
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.637  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.412  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.176  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.728  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.836  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.953  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.382  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.207  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   121.946  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.452  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     1.638  76.405   124.091  
      mem_inst/g9119__5107           S ^ -> Q v   MU2HDX0     0.674  77.079   124.765  
      mem_inst/registers_reg[15][3]  D v          SDFRRQHDX1  0.000  77.079   124.765  
      --------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin mem_inst/registers_reg[15][1]/C 
Endpoint:   mem_inst/registers_reg[15][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.751
- Setup                         0.896
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.775
- Arrival Time                 77.089
= Slack Time                   47.686
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.637  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.412  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.176  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.728  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.836  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.953  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.382  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.207  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   121.946  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.452  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     1.638  76.405   124.091  
      mem_inst/g9117__5477           S ^ -> Q v   MU2HDX0     0.684  77.089   124.775  
      mem_inst/registers_reg[15][1]  D v          SDFRRQHDX1  0.000  77.089   124.775  
      --------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin mem_inst/registers_reg[15][5]/C 
Endpoint:   mem_inst/registers_reg[15][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.749
- Setup                         0.895
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.774
- Arrival Time                 77.086
= Slack Time                   47.689
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.640  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.415  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.178  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.730  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.839  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.956  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.385  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.210  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   121.949  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.455  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     1.638  76.405   124.093  
      mem_inst/g9121__4319           S ^ -> Q v   MU2HDX0     0.681  77.086   124.774  
      mem_inst/registers_reg[15][5]  D v          SDFRRQHDX1  0.000  77.086   124.774  
      --------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin mem_inst/registers_reg[15][2]/C 
Endpoint:   mem_inst/registers_reg[15][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.742
- Setup                         0.894
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.768
- Arrival Time                 77.070
= Slack Time                   47.698
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.649  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.424  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.188  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.740  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.848  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.965  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.394  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.219  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   121.958  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.464  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     1.638  76.405   124.103  
      mem_inst/g9118__2398           S ^ -> Q v   MU2HDX0     0.665  77.070   124.768  
      mem_inst/registers_reg[15][2]  D v          SDFRRQHDX1  0.000  77.070   124.768  
      --------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin mem_inst/registers_reg[15][6]/C 
Endpoint:   mem_inst/registers_reg[15][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.746
- Setup                         0.892
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.773
- Arrival Time                 77.073
= Slack Time                   47.700
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.651  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.426  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.190  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.742  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.850  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   118.967  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.396  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.221  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   121.960  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.466  
      mem_inst/g9323__5107           A v -> Q ^   NO2HDX1     1.638  76.405   124.105  
      mem_inst/g9122__8428           S ^ -> Q v   MU2HDX0     0.668  77.073   124.773  
      mem_inst/registers_reg[15][6]  D v          SDFRRQHDX1  0.000  77.073   124.773  
      --------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin mem_inst/registers_reg[11][7]/C 
Endpoint:   mem_inst/registers_reg[11][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.743
- Setup                         0.896
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.767
- Arrival Time                 77.019
= Slack Time                   47.748
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.699  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.475  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.238  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.790  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.899  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.015  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.445  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.269  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   122.085  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.655  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     1.434  76.340   124.089  
      mem_inst/g9035__5107           S ^ -> Q v   MU2HDX0     0.679  77.019   124.767  
      mem_inst/registers_reg[11][7]  D v          SDFRRQHDX1  0.000  77.019   124.767  
      --------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin mem_inst/registers_reg[11][4]/C 
Endpoint:   mem_inst/registers_reg[11][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.743
- Setup                         0.894
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.770
- Arrival Time                 77.009
= Slack Time                   47.761
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.712  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.487  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.251  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.802  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.911  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.028  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.457  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.282  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   122.097  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.667  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     1.434  76.340   124.101  
      mem_inst/g9160__6131           S ^ -> Q v   MU2HDX0     0.669  77.009   124.769  
      mem_inst/registers_reg[11][4]  D v          SDFRRQHDX1  0.000  77.009   124.770  
      --------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin mem_inst/registers_reg[11][6]/C 
Endpoint:   mem_inst/registers_reg[11][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.744
- Setup                         0.894
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.771
- Arrival Time                 77.008
= Slack Time                   47.763
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.714  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.489  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.253  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.804  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.913  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.030  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.459  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.284  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   122.099  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.669  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     1.434  76.340   124.103  
      mem_inst/g9099__2802           S ^ -> Q v   MU2HDX0     0.668  77.008   124.771  
      mem_inst/registers_reg[11][6]  D v          SDFRRQHDX1  0.000  77.008   124.771  
      --------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin mem_inst/registers_reg[11][0]/C 
Endpoint:   mem_inst/registers_reg[11][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Setup                         0.894
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.765
- Arrival Time                 77.001
= Slack Time                   47.764
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.715  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.490  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.254  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.806  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.914  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.031  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.460  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.285  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   122.100  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.671  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     1.434  76.340   124.104  
      mem_inst/g9156__1705           S ^ -> Q v   MU2HDX0     0.661  77.001   124.765  
      mem_inst/registers_reg[11][0]  D v          SDFRRQHDX1  0.000  77.001   124.765  
      --------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin mem_inst/registers_reg[11][2]/C 
Endpoint:   mem_inst/registers_reg[11][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.745
- Setup                         0.893
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.772
- Arrival Time                 77.007
= Slack Time                   47.765
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.716  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.491  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.255  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.807  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.916  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.032  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.461  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.286  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   122.102  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.672  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     1.434  76.340   124.105  
      mem_inst/g9158__8246           S ^ -> Q v   MU2HDX0     0.666  77.007   124.772  
      mem_inst/registers_reg[11][2]  D v          SDFRRQHDX1  0.000  77.007   124.772  
      --------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin mem_inst/registers_reg[11][1]/C 
Endpoint:   mem_inst/registers_reg[11][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.745
- Setup                         0.893
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.772
- Arrival Time                 77.007
= Slack Time                   47.765
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.716  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.492  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.255  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.807  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.916  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.032  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.462  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.286  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   122.102  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.672  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     1.434  76.340   124.106  
      mem_inst/g9157__5122           S ^ -> Q v   MU2HDX0     0.667  77.007   124.772  
      mem_inst/registers_reg[11][1]  D v          SDFRRQHDX1  0.000  77.007   124.772  
      --------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin mem_inst/registers_reg[21][1]/C 
Endpoint:   mem_inst/registers_reg[21][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.724
- Setup                         0.906
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.738
- Arrival Time                 76.971
= Slack Time                   47.767
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.718  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.493  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.256  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.808  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.917  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.034  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.463  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.288  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   122.027  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.533  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     1.510  76.277   124.043  
      mem_inst/g9124__6783           S ^ -> Q v   MU2HDX0     0.694  76.971   124.738  
      mem_inst/registers_reg[21][1]  D v          SDFRRQHDX1  0.000  76.971   124.738  
      --------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin mem_inst/registers_reg[11][5]/C 
Endpoint:   mem_inst/registers_reg[11][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.749
- Setup                         0.893
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.776
- Arrival Time                 77.007
= Slack Time                   47.768
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.719  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.495  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.258  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.810  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.919  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.035  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.465  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.289  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   122.105  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.675  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     1.434  76.340   124.109  
      mem_inst/g9161__1881           S ^ -> Q v   MU2HDX0     0.667  77.007   124.775  
      mem_inst/registers_reg[11][5]  D v          SDFRRQHDX1  0.000  77.007   124.776  
      --------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin mem_inst/registers_reg[11][3]/C 
Endpoint:   mem_inst/registers_reg[11][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.743
- Setup                         0.892
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.771
- Arrival Time                 77.002
= Slack Time                   47.769
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.720  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.495  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.259  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.811  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.919  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.036  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.465  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.290  
      mem_inst/g9662__5122           A v -> Q ^   NO2HDX1     1.815  74.336   122.105  
      mem_inst/g9523                 A ^ -> Q v   INHDX1      0.570  74.906   122.675  
      mem_inst/g9321__5477           A v -> Q ^   NO2HDX1     1.434  76.340   124.109  
      mem_inst/g9159__7098           S ^ -> Q v   MU2HDX0     0.662  77.002   124.771  
      mem_inst/registers_reg[11][3]  D v          SDFRRQHDX1  0.000  77.002   124.771  
      --------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin mem_inst/registers_reg[21][0]/C 
Endpoint:   mem_inst/registers_reg[21][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Setup                         0.903
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.757
- Arrival Time                 76.982
= Slack Time                   47.775
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.726  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.502  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.265  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.817  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.926  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.042  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.472  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.296  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   122.036  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.542  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     1.510  76.277   124.052  
      mem_inst/g9125__3680           S ^ -> Q v   MU2HDX0     0.705  76.981   124.757  
      mem_inst/registers_reg[21][0]  D v          SDFRRQHDX1  0.000  76.982   124.757  
      --------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin mem_inst/registers_reg[21][5]/C 
Endpoint:   mem_inst/registers_reg[21][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.723
- Setup                         0.904
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.740
- Arrival Time                 76.960
= Slack Time                   47.780
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.731  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.506  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.270  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.822  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.930  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.047  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.476  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.301  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   122.040  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.546  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     1.510  76.277   124.056  
      mem_inst/g9129__5122           S ^ -> Q v   MU2HDX0     0.683  76.960   124.739  
      mem_inst/registers_reg[21][5]  D v          SDFRRQHDX1  0.000  76.960   124.740  
      --------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin mem_inst/registers_reg[21][4]/C 
Endpoint:   mem_inst/registers_reg[21][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.723
- Setup                         0.903
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.741
- Arrival Time                 76.956
= Slack Time                   47.785
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.736  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.511  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.275  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.827  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.936  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.052  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.481  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.306  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   122.046  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.552  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     1.510  76.277   124.062  
      mem_inst/g9128__1705           S ^ -> Q v   MU2HDX0     0.679  76.956   124.741  
      mem_inst/registers_reg[21][4]  D v          SDFRRQHDX1  0.000  76.956   124.741  
      --------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin mem_inst/registers_reg[21][2]/C 
Endpoint:   mem_inst/registers_reg[21][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.723
- Setup                         0.902
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.741
- Arrival Time                 76.954
= Slack Time                   47.787
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.738  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.513  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.277  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.829  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.938  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.054  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.484  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.308  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   122.048  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.554  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     1.510  76.277   124.064  
      mem_inst/g9126__1617           S ^ -> Q v   MU2HDX0     0.677  76.954   124.741  
      mem_inst/registers_reg[21][2]  D v          SDFRRQHDX1  0.000  76.954   124.741  
      --------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin mem_inst/registers_reg[21][6]/C 
Endpoint:   mem_inst/registers_reg[21][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Setup                         0.901
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.760
- Arrival Time                 76.971
= Slack Time                   47.788
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.739  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.515  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.278  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.830  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.939  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.055  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.485  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.309  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   122.049  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.555  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     1.510  76.277   124.065  
      mem_inst/g9130__8246           S ^ -> Q v   MU2HDX0     0.694  76.971   124.759  
      mem_inst/registers_reg[21][6]  D v          SDFRRQHDX1  0.000  76.971   124.760  
      --------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin mem_inst/registers_reg[21][7]/C 
Endpoint:   mem_inst/registers_reg[21][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Setup                         0.896
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.764
- Arrival Time                 76.950
= Slack Time                   47.814
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.765  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.540  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.304  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.856  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.965  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.081  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.510  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.335  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   122.075  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.581  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     1.510  76.277   124.091  
      mem_inst/g9131__7098           S ^ -> Q v   MU2HDX0     0.673  76.950   124.764  
      mem_inst/registers_reg[21][7]  D v          SDFRRQHDX1  0.000  76.950   124.764  
      --------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin mem_inst/registers_reg[21][3]/C 
Endpoint:   mem_inst/registers_reg[21][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Setup                         0.894
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.766
- Arrival Time                 76.944
= Slack Time                   47.822
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.773  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.548  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.312  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.864  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.973  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.089  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.518  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.343  
      mem_inst/g9663__8246           A v -> Q ^   NO2HDX1     1.739  74.260   122.083  
      mem_inst/g9524                 A ^ -> Q v   INHDX1      0.506  74.766   122.589  
      mem_inst/g9327__5526           A v -> Q ^   NO2HDX1     1.510  76.277   124.099  
      mem_inst/g9127__2802           S ^ -> Q v   MU2HDX0     0.667  76.944   124.766  
      mem_inst/registers_reg[21][3]  D v          SDFRRQHDX1  0.000  76.944   124.766  
      --------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin mem_inst/registers_reg[14][5]/C 
Endpoint:   mem_inst/registers_reg[14][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.746
- Setup                         0.899
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.767
- Arrival Time                 76.936
= Slack Time                   47.831
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.782  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.557  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.321  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.873  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.981  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.098  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.527  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.352  
      mem_inst/g9661__1705           A v -> Q ^   NO2HDX1     1.632  74.153   121.984  
      mem_inst/g9522                 A ^ -> Q v   INHDX1      0.475  74.628   122.459  
      mem_inst/g9322__2398           A v -> Q ^   NO2HDX1     1.612  76.240   124.071  
      mem_inst/g9169__2346           S ^ -> Q v   MU2HDX0     0.696  76.936   124.766  
      mem_inst/registers_reg[14][5]  D v          SDFRRQHDX1  0.000  76.936   124.767  
      --------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin mem_inst/registers_reg[14][7]/C 
Endpoint:   mem_inst/registers_reg[14][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[19]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.740
- Setup                         0.899
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.761
- Arrival Time                 76.924
= Slack Time                   47.838
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.451
     = Beginpoint Arrival Time       65.951
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[19]  CN v         -           -      65.951   113.789  
      mem_inst/registers_en_reg[19]  CN v -> Q v  SDFFSQHDX1  1.775  67.726   115.564  
      mem_inst/g146__1666            B v -> Q ^   AN22HDX1    0.764  68.490   116.327  
      mem_inst/g129__3680            D ^ -> Q v   NA4HDX1     0.552  69.042   116.879  
      mem_inst/g128__6783            CN v -> Q v  NA5I3HDX1   1.109  70.150   117.988  
      mem_inst/g127__5526            D v -> Q v   AO211HDX1   1.117  71.267   119.105  
      mem_inst/g9968                 A v -> Q ^   NO2HDX1     0.429  71.696   119.534  
      mem_inst/g9803__4319           A ^ -> Q v   NA2HDX1     0.825  72.521   120.359  
      mem_inst/g9661__1705           A v -> Q ^   NO2HDX1     1.632  74.153   121.990  
      mem_inst/g9522                 A ^ -> Q v   INHDX1      0.475  74.628   122.465  
      mem_inst/g9322__2398           A v -> Q ^   NO2HDX1     1.612  76.240   124.078  
      mem_inst/g9171__7410           S ^ -> Q v   MU2HDX0     0.684  76.923   124.761  
      mem_inst/registers_reg[14][7]  D v          SDFRRQHDX1  0.000  76.924   124.761  
      --------------------------------------------------------------------------------

