set latchs {BIST_CLK_MGC_1_CLOCK_GATING_latch BP_CLK_CLOCK_GATING_latch TP_CLK_GC_CLOCK_GATING_latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/cg_ptile_top_wrclk_N11_mid_N11_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N15_mid_N15_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N16_mid_N16_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N17_mid_N17_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N18_mid_N18_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N19_mid_N19_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N20_mid_N20_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N21_mid_N21_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N22_mid_N22_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N23_mid_N23_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N24_mid_N24_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N25_mid_N25_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N26_mid_N26_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N27_mid_N27_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N28_mid_N28_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N29_mid_N29_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N30_mid_N30_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N27_mid_N27_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N28_mid_N28_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N29_mid_N29_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N30_mid_N30_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/cg_ptile_top_wrclk_N11_mid_N11_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N15_mid_N15_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N16_mid_N16_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N17_mid_N17_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N18_mid_N18_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N19_mid_N19_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N20_mid_N20_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N21_mid_N21_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N22_mid_N22_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N23_mid_N23_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N24_mid_N24_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N25_mid_N25_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N26_mid_N26_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/cg_ptile_top_wrclk_N11_mid_N11_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N15_mid_N15_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N16_mid_N16_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N17_mid_N17_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N18_mid_N18_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N19_mid_N19_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N20_mid_N20_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N21_mid_N21_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N22_mid_N22_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N23_mid_N23_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N24_mid_N24_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N25_mid_N25_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N26_mid_N26_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N27_mid_N27_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N28_mid_N28_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N29_mid_N29_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N30_mid_N30_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/cg_ptile_top_wrclk_N11_mid_N11_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N15_mid_N15_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N16_mid_N16_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N17_mid_N17_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N18_mid_N18_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N19_mid_N19_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N20_mid_N20_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N21_mid_N21_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N22_mid_N22_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N23_mid_N23_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N24_mid_N24_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N25_mid_N25_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N26_mid_N26_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N27_mid_N27_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N28_mid_N28_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N29_mid_N29_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N30_mid_N30_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N25_mid_N25_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N26_mid_N26_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N27_mid_N27_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N28_mid_N28_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N29_mid_N29_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N30_mid_N30_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/cg_ptile_top_wrclk_N11_mid_N11_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N15_mid_N15_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N16_mid_N16_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N17_mid_N17_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N18_mid_N18_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N19_mid_N19_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N20_mid_N20_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N21_mid_N21_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N22_mid_N22_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N23_mid_N23_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N24_mid_N24_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/cg_ptile_top_wrclk_N11_mid_N11_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N15_mid_N15_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N16_mid_N16_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N17_mid_N17_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N18_mid_N18_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N19_mid_N19_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N20_mid_N20_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N21_mid_N21_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N22_mid_N22_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N23_mid_N23_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N24_mid_N24_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N25_mid_N25_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N26_mid_N26_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N27_mid_N27_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N28_mid_N28_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N29_mid_N29_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwdatabus/AXI_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N30_mid_N30_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N30_mid_N30_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N29_mid_N29_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N28_mid_N28_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N27_mid_N27_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N26_mid_N26_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N25_mid_N25_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N24_mid_N24_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N23_mid_N23_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N22_mid_N22_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N21_mid_N21_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N20_mid_N20_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N19_mid_N19_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N18_mid_N18_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N17_mid_N17_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N16_mid_N16_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_dcram_cg_ptile_top_wrclock_N15_mid_N15_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrresp/AXi_CDC_USED_d0_to_d1_vecsync_cg_ptile_top_wrclk_N11_mid_N11_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/cg_ptile_top_wrclk_N11_mid_N11_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N15_mid_N15_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N16_mid_N16_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N17_mid_N17_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N18_mid_N18_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N19_mid_N19_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N20_mid_N20_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N21_mid_N21_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N22_mid_N22_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N23_mid_N23_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N24_mid_N24_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N25_mid_N25_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N26_mid_N26_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N27_mid_N27_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N28_mid_N28_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N29_mid_N29_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mwrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N30_mid_N30_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/cg_ptile_top_wrclk_N11_mid_N11_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N15_mid_N15_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N16_mid_N16_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N17_mid_N17_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N18_mid_N18_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N19_mid_N19_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N20_mid_N20_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N21_mid_N21_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N22_mid_N22_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N23_mid_N23_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N24_mid_N24_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N25_mid_N25_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N26_mid_N26_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N27_mid_N27_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N28_mid_N28_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N29_mid_N29_0/latch u_pcie_ocp_pipe_pipe_p2a_axi_cdc_m_inst_p2a_axi_cdc_mrdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/cg_ptile_top_wrclock_N30_mid_N30_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_sdata_fifo_u_ofifo_nobuf_u0_cg_ptile_top_CLK_N6_mid_N6_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_sdata_fifo_u_ofifo_nobuf_u0_cg_ptile_top_CLK_N5_mid_N5_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_sdata_fifo_u0_cg_ptile_top_clka_N13_mid_N13_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_sdata_fifo_u0_cg_ptile_top_clka_N12_mid_N12_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_sdata_fifo_u0_cg_ptile_top_clka_N11_mid_N11_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_sdata_fifo_u0_cg_ptile_top_clka_N10_mid_N10_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_sdata_fifo_u0_cg_ptile_top_clkb_meb_mid_meb_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_mcmd_fifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N6_mid_N6_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_mcmd_fifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N5_mid_N5_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_mcmd_fifo/u0_cg_ptile_top_clka_N13_mid_N13_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_mcmd_fifo/u0_cg_ptile_top_clka_N12_mid_N12_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_mcmd_fifo/u0_cg_ptile_top_clka_N11_mid_N11_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_mcmd_fifo/u0_cg_ptile_top_clka_N10_mid_N10_0/latch u_pcie_ocp_u_ocp2apb_async_u_afifo/u_mcmd_fifo/u0_cg_ptile_top_clkb_meb_mid_meb_0/latch u_plink_u_plink_core_rx_afifo_3__u_rxfifo/cg_ptile_top_i_rd_clk_N26_mid_N26_0/latch u_plink_u_plink_core_rx_afifo_3__u_rxfifo/cg_ptile_top_i_wr_clk_N12_mid_N12_0/latch u_plink_u_plink_core_rx_afifo_3__u_rxfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N6_mid_N6_0/latch u_plink_u_plink_core_rx_afifo_3__u_rxfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N5_mid_N5_0/latch u_plink_u_plink_core_rx_afifo_2__u_rxfifo/cg_ptile_top_i_rd_clk_N26_mid_N26_0/latch u_plink_u_plink_core_rx_afifo_2__u_rxfifo/cg_ptile_top_i_wr_clk_N12_mid_N12_0/latch u_plink_u_plink_core_rx_afifo_2__u_rxfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N6_mid_N6_0/latch u_plink_u_plink_core_rx_afifo_2__u_rxfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N5_mid_N5_0/latch u_plink_u_plink_core_rx_afifo_1__u_rxfifo/cg_ptile_top_i_rd_clk_N26_mid_N26_0/latch u_plink_u_plink_core_rx_afifo_1__u_rxfifo/cg_ptile_top_i_wr_clk_N12_mid_N12_0/latch u_plink_u_plink_core_rx_afifo_1__u_rxfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N6_mid_N6_0/latch u_plink_u_plink_core_rx_afifo_1__u_rxfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N5_mid_N5_0/latch u_plink_u_plink_core_rx_afifo_0__u_rxfifo/cg_ptile_top_i_rd_clk_N26_mid_N26_0/latch u_plink_u_plink_core_rx_afifo_0__u_rxfifo/cg_ptile_top_i_wr_clk_N12_mid_N12_0/latch u_plink_u_plink_core_rx_afifo_0__u_rxfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N6_mid_N6_0/latch u_plink_u_plink_core_rx_afifo_0__u_rxfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N5_mid_N5_0/latch u_plink_u_plink_core_u_txfifo/cg_ptile_top_i_rd_clk_N23_mid_N23_0/latch u_plink_u_plink_core_u_txfifo/cg_ptile_top_i_wr_clk_N11_mid_N11_0/latch u_plink_u_plink_core_u_txfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N6_mid_N6_0/latch u_plink_u_plink_core_u_txfifo/u_ofifo_nobuf_u0_cg_ptile_top_CLK_N5_mid_N5_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N503_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N503_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N555_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N555_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N627_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N627_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N699_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N699_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_N642_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_N642_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_N39_mid_u_pcie_ocp_pipe_pipe_N39_0/latch cg_ptile_top_w_gclk_w_plk_sresp_mid_w_plk_sresp_0/latch cg_ptile_top_w_gclk_N172_mid_N172_0/latch cg_ptile_top_w_gclk_N152_mid_N152_0/latch cg_ptile_top_w_gclk_N64_mid_N64_0/latch cg_ptile_top_w_gclk_N56_mid_N56_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N37_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N37_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N36_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N36_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N35_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N35_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N34_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N34_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N33_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N33_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N32_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N32_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N31_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N31_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N30_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N30_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N29_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N29_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N28_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N28_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N27_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N27_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N26_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N26_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N25_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N25_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N24_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N24_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N23_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N23_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N22_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N22_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N21_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N21_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N20_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N20_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N19_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N19_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N18_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N18_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N17_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N17_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N16_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N16_0/latch cg_ptile_top_pclk_net41225_mid_net41225_0/latch cg_ptile_top_pclk_net41188_mid_net41188_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N227_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N227_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N238_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N238_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N430_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N430_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N468_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N468_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N424_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N424_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N446_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N446_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N445_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N445_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N554_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N554_0/latch cg_ptile_top_pclk_net40983_mid_net40983_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N667_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N667_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N818_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N818_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N830_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N830_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N829_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N829_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1200_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1200_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1135_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1135_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1496_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1496_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1760_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1760_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1695_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1695_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1761_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1761_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1957_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1957_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1966_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N1966_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N2033_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_N2033_0/latch cg_ptile_top_pclk_net40871_mid_net40871_0/latch cg_ptile_top_pclk_net40844_mid_net40844_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N227_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N227_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N238_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N238_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N430_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N430_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N468_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N468_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N424_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N424_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N446_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N446_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N445_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N445_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N554_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N554_0/latch cg_ptile_top_pclk_net40640_mid_net40640_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N667_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N667_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N818_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N818_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N830_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N830_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N829_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N829_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1200_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1200_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1135_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1135_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1496_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1496_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1760_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1760_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1695_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1695_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1761_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1761_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1957_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1957_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1966_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N1966_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N2033_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_N2033_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_N191_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_N191_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_N167_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_N167_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_N416_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_N416_0/latch cg_ptile_top_pclk_net40502_mid_net40502_0/latch cg_ptile_top_pclk_net40460_mid_net40460_0/latch cg_ptile_top_pclk_net40418_mid_net40418_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_txfc_N334_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_txfc_N334_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_txfc_N312_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_txfc_N312_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_txfc_N333_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_txfc_N333_0/latch cg_ptile_top_pclk_net40376_mid_net40376_0/latch cg_ptile_top_pclk_net40347_mid_net40347_0/latch cg_ptile_top_pclk_net40318_mid_net40318_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_txfc_N334_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_txfc_N334_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_txfc_N312_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_txfc_N312_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_txfc_N333_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_txfc_N333_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N412_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N412_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N377_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N377_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N503_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N503_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N555_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N555_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N627_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N627_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N699_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_impl_vc1_txvc1_N699_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N412_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N412_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N377_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_TXTL_txvc0_N377_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N57_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N57_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N56_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N56_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N55_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N55_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N54_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N54_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N97_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N97_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N96_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N96_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N95_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N95_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N94_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR01_MOD_N94_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N31_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N31_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N43_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N43_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N75_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N75_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N111_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N111_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N110_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N110_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N109_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N109_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N108_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N108_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N115_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N115_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N114_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N114_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N113_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N113_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N112_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N112_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N117_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N117_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N116_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N116_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N188_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_MISCR_MOD_N188_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_SCR_MOD_N7_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_SCR_MOD_N7_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N356_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N356_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N380_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N380_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N858_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N858_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N927_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N927_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N1267_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N1267_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N1184_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgrwn_N1184_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgchk_N477_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfgchk_N477_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_N387_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_N387_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N354_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N354_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N345_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N345_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N538_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N538_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N559_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N559_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N749_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N749_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N758_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N758_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N740_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N740_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N846_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N846_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N852_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N852_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N840_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_RXFC_PROC_N840_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N363_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N363_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N354_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N354_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N345_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N345_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N538_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N538_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N568_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N568_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N758_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N758_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N740_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N740_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N846_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N846_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N852_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N852_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N840_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_RXFC_PROC_N840_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N47_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N47_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N46_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N46_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N45_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N45_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N44_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N44_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N43_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N43_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N42_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N42_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N41_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N41_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N40_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N40_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N39_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N39_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N38_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N38_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N37_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N37_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N36_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N36_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N35_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N35_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N34_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N34_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N33_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N33_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N32_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N32_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N31_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N31_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N30_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N30_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N29_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N29_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N28_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N28_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N27_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N27_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N26_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N26_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N25_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N25_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N24_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N24_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N23_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N23_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N22_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N22_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N21_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N21_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N20_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N20_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N19_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N19_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N18_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N18_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N17_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N17_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N16_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_IMPL_VC1_RXVC1_tlpram_N16_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N47_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N47_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N46_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N46_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N45_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N45_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N44_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N44_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N43_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N43_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N42_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N42_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N41_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N41_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N40_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N40_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N39_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N39_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N38_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_RXTL_RXVC0_tlpram_N38_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N30_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N30_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N29_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N29_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N28_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N28_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N27_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N27_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N26_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N26_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N25_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N25_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N24_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N24_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N23_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N23_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N22_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N22_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N21_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N21_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N20_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N20_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N19_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N19_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N18_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N18_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N17_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N17_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N16_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N16_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N99_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N99_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N176_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N176_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N189_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N189_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N261_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N261_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N343_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N343_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N342_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N342_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N548_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N548_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N535_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N535_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N613_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N613_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N707_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N707_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N715_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_N715_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N387_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N387_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N572_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N572_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N766_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N766_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N819_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N819_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N849_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N849_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N966_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N966_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N967_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N967_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N1029_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N1029_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N1073_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rxdl_N1073_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_dlcmsm_N252_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_dlcmsm_N252_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_dlcmsm_N266_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_dlcmsm_N266_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_dlcmsm_N276_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_dlcmsm_N276_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N260_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N260_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N390_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N390_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N523_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N523_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N608_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N608_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N615_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N615_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N643_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_MULTI_POWER_MGT_N643_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N183_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N183_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N195_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N195_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N221_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N221_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N233_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N233_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N312_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N312_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N619_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N619_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N586_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N586_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N688_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N688_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N705_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_errmgt_N705_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_VCREG_MOD_N113_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_VCREG_MOD_N113_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_VCREG_MOD_N174_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_VCREG_MOD_N174_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_VCREG_MOD_N161_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_VCREG_MOD_N161_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N63_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N63_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N106_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N106_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N93_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N93_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N207_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N207_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N292_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N292_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N394_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N394_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N568_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N568_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N514_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N514_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N532_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N532_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N550_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N550_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N611_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N611_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N634_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PEXREG_MOD_N634_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PMGT_MOD_N47_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_PMGT_MOD_N47_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N45_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N45_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N54_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N54_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N27_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N27_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N36_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N36_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N139_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N139_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N134_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N134_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N125_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N125_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N120_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_WINDOWS_MOD_N120_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N57_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N57_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N56_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N56_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N55_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N55_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N54_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N54_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N97_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N97_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N96_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N96_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N95_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N95_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N94_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR45_MOD_N94_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N57_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N57_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N56_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N56_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N55_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N55_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N54_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N54_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N97_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N97_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N96_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N96_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N95_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N95_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N94_mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_conf_BAR23_MOD_N94_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N669_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N669_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N667_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N667_0/latch cg_ptile_top_pclk_net42586_mid_net42586_0/latch cg_ptile_top_pclk_net37820_mid_net37820_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N16_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N16_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N28_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N28_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N53_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N53_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N78_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N78_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N123_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_3__GEN_FIFO_fifo_i_N123_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N16_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N16_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N28_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N28_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N53_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N53_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N78_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N78_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N123_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_2__GEN_FIFO_fifo_i_N123_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N16_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N16_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N28_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N28_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N53_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N53_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N78_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N78_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N123_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_1__GEN_FIFO_fifo_i_N123_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N16_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N16_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N28_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N28_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N53_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N53_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N78_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N78_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N123_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_xhdl2_DESKEW_GEN_0__GEN_FIFO_fifo_i_N123_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N376_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N376_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N492_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N492_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N608_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N608_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N724_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N724_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N856_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N856_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N1233_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N1233_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N1216_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N1216_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N1199_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N1199_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N1182_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_deskew_N1182_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_txalign_N73_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_txalign_N73_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N183_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N183_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N199_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N199_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N664_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N664_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N399_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N399_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N649_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltstx_N649_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N915_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N915_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N908_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N908_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N995_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N995_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1020_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1020_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1063_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1063_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1136_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1136_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1434_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1434_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1540_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1540_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1581_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N1581_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N2499_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N2499_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N2539_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N2539_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N2493_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N2493_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N3417_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N3417_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N3426_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N3426_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N3936_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N3936_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N3935_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N3935_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4165_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4165_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4156_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4156_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4323_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4323_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4824_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4824_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4723_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4723_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4777_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N4777_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5888_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5888_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5390_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5390_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5412_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5412_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5389_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5389_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5527_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5527_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5603_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5603_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5614_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5614_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5804_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5804_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5860_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5860_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5878_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5878_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5883_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N5883_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_macdll_N130_mid_u_pcie_ocp_pipe_pipe_core_inst_macdll_N130_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_txdl_txecrc_N37_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_txdl_txecrc_N37_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_txdl_N102_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_txdl_N102_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_txdl_N810_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_txdl_N810_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N47_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N47_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N46_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N46_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N45_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N45_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N44_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N44_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N43_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N43_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N42_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N42_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N41_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N41_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N40_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N40_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N39_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N39_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N38_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N38_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N37_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N37_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N36_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N36_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N35_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N35_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N34_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N34_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N33_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N33_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N32_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N32_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N31_mid_u_pcie_ocp_pipe_pipe_core_inst_dlink_rtry_rtry_desc_N31_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_txsm_N553_mid_u_pcie_ocp_pipe_pipe_axi_txsm_N553_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_txsm_N552_mid_u_pcie_ocp_pipe_pipe_axi_txsm_N552_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_txsm_N596_mid_u_pcie_ocp_pipe_pipe_axi_txsm_N596_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_txsm_N666_mid_u_pcie_ocp_pipe_pipe_axi_txsm_N666_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N784_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N784_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N819_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N819_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N820_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N820_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N828_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N828_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N856_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N856_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N862_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N862_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1124_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1124_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1380_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1380_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1336_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1336_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1369_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1369_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1449_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1449_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1448_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1448_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1452_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1452_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1450_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1450_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1424_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1424_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1391_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1391_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1470_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1470_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1484_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1484_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1515_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1515_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1526_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1526_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1600_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1600_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1628_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N1628_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2093_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2093_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2084_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2084_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2066_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2066_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2192_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2192_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2201_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2201_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2183_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2183_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2174_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2174_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2165_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2165_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2156_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2156_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2147_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2147_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2138_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2138_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2129_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2129_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2120_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2120_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2111_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2111_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2102_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2102_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2499_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2499_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2490_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2490_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2467_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2467_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2488_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2488_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2674_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2674_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2661_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2661_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2631_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2631_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2655_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2655_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2720_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2720_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2714_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2714_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2688_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2688_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2712_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2712_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2765_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2765_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2759_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2759_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2733_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2733_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2757_mid_u_pcie_ocp_pipe_pipe_axi_axi_reg_N2757_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_cfgsm_N40_mid_u_pcie_ocp_pipe_pipe_axi_cfgsm_N40_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_cfgsm_N49_mid_u_pcie_ocp_pipe_pipe_axi_cfgsm_N49_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrresp_AXi_CDC_USED_d0_to_d1_vecsync_N11_mid_u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrresp_AXi_CDC_USED_d0_to_d1_vecsync_N11_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N918_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N918_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N920_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N920_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N590_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N590_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N559_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N559_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N549_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N549_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N704_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N704_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N669_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N669_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N667_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_3__maclane_i_N667_0/latch cg_ptile_top_pclk_net42837_mid_net42837_0/latch cg_ptile_top_pclk_net37829_mid_net37829_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N920_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N920_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N590_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N590_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N559_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N559_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N549_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N549_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N704_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N704_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N669_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N669_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N667_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_2__maclane_i_N667_0/latch cg_ptile_top_pclk_net42756_mid_net42756_0/latch cg_ptile_top_pclk_net37826_mid_net37826_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N920_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N920_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N590_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N590_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N559_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N559_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N549_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N549_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N704_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N704_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N669_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N669_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N667_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_1__maclane_i_N667_0/latch cg_ptile_top_pclk_net42675_mid_net42675_0/latch cg_ptile_top_pclk_net37823_mid_net37823_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N920_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N920_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N590_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N590_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N559_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N559_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N549_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N549_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N704_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_xhdl1_MACLANE_GEN_0__maclane_i_N704_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1117_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1117_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1083_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1083_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1210_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1210_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1176_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1176_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1302_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1302_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1268_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1268_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1336_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1336_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1446_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1446_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1523_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1523_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1600_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1600_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N108_mid_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N108_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N116_mid_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N116_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N83_mid_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N83_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N190_mid_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N190_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N248_mid_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N248_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N291_mid_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N291_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N370_mid_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N370_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N532_mid_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N532_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N522_mid_u_pcie_ocp_pipe_pipe_axi_mwrchnl_N522_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_rxsm_N206_mid_u_pcie_ocp_pipe_pipe_axi_rxsm_N206_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_rxsm_N212_mid_u_pcie_ocp_pipe_pipe_axi_rxsm_N212_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_rxsm_N293_mid_u_pcie_ocp_pipe_pipe_axi_rxsm_N293_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_rxsm_N565_mid_u_pcie_ocp_pipe_pipe_axi_rxsm_N565_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_rxsm_N512_mid_u_pcie_ocp_pipe_pipe_axi_rxsm_N512_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_rxsm_N553_mid_u_pcie_ocp_pipe_pipe_axi_rxsm_N553_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_rxsm_N564_mid_u_pcie_ocp_pipe_pipe_axi_rxsm_N564_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_rxsm_N574_mid_u_pcie_ocp_pipe_pipe_axi_rxsm_N574_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N99_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N99_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N187_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N187_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N326_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N326_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N309_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N309_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N395_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N395_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N378_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N378_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N464_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N464_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N447_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N447_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N533_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N533_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N516_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N516_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N602_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N602_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N585_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N585_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N671_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N671_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N654_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N654_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N740_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N740_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N723_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N723_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N809_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N809_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N815_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N815_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N1131_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N1131_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N960_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N960_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N961_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N961_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N1053_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N1053_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_srdchnl_N1136_mid_u_pcie_ocp_pipe_pipe_axi_srdchnl_N1136_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N356_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N356_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N361_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N361_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N381_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N381_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N366_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N366_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N371_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N371_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N376_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N376_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N386_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N386_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N351_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N351_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N403_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N403_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N490_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N490_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N494_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N494_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N657_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N657_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N663_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N663_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N689_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N689_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N845_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N845_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N851_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N851_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N877_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N877_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1033_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1033_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1039_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1039_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1065_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1065_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1221_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1221_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1227_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1227_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1253_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1253_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1409_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1409_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1415_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1415_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1441_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1441_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1597_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1597_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1603_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1603_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1629_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1629_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1785_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1785_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1791_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1791_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1817_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1817_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1973_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1973_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1979_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N1979_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2005_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2005_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2164_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2164_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2241_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2241_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2594_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2594_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2575_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2575_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2569_mid_u_pcie_ocp_pipe_pipe_axi_swrchnl_N2569_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_txsm_N438_mid_u_pcie_ocp_pipe_pipe_axi_txsm_N438_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_txsm_N320_mid_u_pcie_ocp_pipe_pipe_axi_txsm_N320_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_txsm_N490_mid_u_pcie_ocp_pipe_pipe_axi_txsm_N490_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N19_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N19_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N18_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N18_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N17_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N17_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N16_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N16_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N31_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N31_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N30_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N30_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N29_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N29_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N28_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N28_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N27_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N27_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N26_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N26_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N25_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N25_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N24_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N24_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N23_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N23_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N22_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N22_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N21_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N21_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N20_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N20_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N19_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N19_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N18_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N18_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N17_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N17_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N16_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_u0_N16_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N31_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N31_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N30_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N30_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N29_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N29_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N28_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N28_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N27_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N27_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N26_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N26_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N25_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N25_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N24_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N24_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N23_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N23_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N22_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N22_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N21_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N21_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N20_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N20_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N19_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N19_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N18_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N18_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N17_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N17_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N16_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_u0_N16_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_N42_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_N42_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_N41_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_N41_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_N40_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_N40_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_N42_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_N42_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_N41_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_N41_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_N40_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_N40_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_N42_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_N42_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_N41_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_N41_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_N40_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_u_cmd_fifo_N40_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_N42_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_N42_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_N41_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_N41_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_N40_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_u_cmd_fifo_N40_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_N45_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_N45_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_N45_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_N45_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_N45_mid_u_plink_u_plink_core_u_app_rx_rx_lane_1__u_rx_lane_N45_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_N45_mid_u_plink_u_plink_core_u_app_rx_rx_lane_0__u_rx_lane_N45_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_tx_u_enc_N78_mid_u_plink_u_plink_core_u_app_tx_u_enc_N78_0/latch cg_ptile_top_pclk_u_plink_u_plink_core_N9_mid_u_plink_u_plink_core_N9_0/latch cg_ptile_top_w_gclk_u_plink_u_dma_tx_N37_mid_u_plink_u_dma_tx_N37_0/latch cg_ptile_top_w_gclk_u_plink_u_dma_tx_N73_mid_u_plink_u_dma_tx_N73_0/latch cg_ptile_top_w_gclk_u_plink_u_dma_tx_N106_mid_u_plink_u_dma_tx_N106_0/latch cg_ptile_top_w_gclk_u_plink_u_dma_tx_N130_mid_u_plink_u_dma_tx_N130_0/latch cg_ptile_top_pclk_u_pcie_ocp_u_ocp2apb_async_u_ocp2apb_N18_mid_u_pcie_ocp_u_ocp2apb_async_u_ocp2apb_N18_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N31_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N31_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N30_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N30_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N29_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N29_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N28_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N28_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N27_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N27_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N26_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N26_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N25_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N25_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N24_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N24_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N23_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N23_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N22_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N22_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N21_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N21_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N20_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N19_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N19_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N18_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N18_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N17_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N17_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N16_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_u0_N16_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_N42_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_N42_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_N41_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_N41_0/latch cg_ptile_top_w_gclk_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_N40_mid_u_pcie_ocp_u_axi2ocp_lb_u_bid_fifo_N40_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N428_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N428_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N407_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N407_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N408_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N408_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N329_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N329_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N495_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N495_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N651_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N651_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N617_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N617_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N745_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N745_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N711_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N711_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N839_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N839_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N805_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N805_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N931_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N931_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N897_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N897_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1023_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N1023_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N989_mid_u_pcie_ocp_pipe_pipe_axi_mrdchnl_N989_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1687_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1687_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1688_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1688_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1689_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1689_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1691_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1691_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1685_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1685_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2318_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2318_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2301_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2301_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2284_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2284_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2267_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2267_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1272_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1272_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1255_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1255_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1238_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1238_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1221_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1221_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1652_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1652_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1619_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1619_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1586_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1586_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1553_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1553_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1791_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1791_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1758_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1758_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1725_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1725_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1692_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1692_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2386_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2386_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2369_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2369_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2352_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2352_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2335_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2335_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_w_re_mid_u_pcie_front_u_txdma_u_cfg_ctrl_w_re_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3305_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3305_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3288_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3288_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3271_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3271_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3254_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3254_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3360_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3360_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3416_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3416_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3476_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3476_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3545_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3545_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3645_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3645_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3713_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3713_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N3884_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N3884_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_mcmd_sync_out_N18_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_mcmd_sync_out_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_mcmd_sync_out_N18_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_mcmd_sync_out_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_mcmd_sync_out_N18_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_mcmd_sync_out_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_mcmd_sync_out_N18_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_mcmd_sync_out_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx2_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx2_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx2_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx2_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_N25_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_N25_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_N99_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_N99_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_id_wait_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_id_wait_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_id_wait_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_id_wait_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_pclk_u_plink_u_plink_core_rx_algn_3__u_algn_N34_mid_u_plink_u_plink_core_rx_algn_3__u_algn_N34_0/latch cg_ptile_top_pclk_u_plink_u_plink_core_rx_algn_2__u_algn_N34_mid_u_plink_u_plink_core_rx_algn_2__u_algn_N34_0/latch cg_ptile_top_pclk_u_plink_u_plink_core_rx_algn_1__u_algn_N34_mid_u_plink_u_plink_core_rx_algn_1__u_algn_N34_0/latch cg_ptile_top_pclk_u_plink_u_plink_core_rx_algn_0__u_algn_N34_mid_u_plink_u_plink_core_rx_algn_0__u_algn_N34_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_u_rx_mux_N51_mid_u_plink_u_plink_core_u_app_rx_u_rx_mux_N51_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_u_rx_mux_N34_mid_u_plink_u_plink_core_u_app_rx_u_rx_mux_N34_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_u_rx_mux_N33_mid_u_plink_u_plink_core_u_app_rx_u_rx_mux_N33_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_u_rx_mux_N139_mid_u_plink_u_plink_core_u_app_rx_u_rx_mux_N139_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N31_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N31_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N30_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N30_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N29_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N29_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N28_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N28_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N27_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N27_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N26_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N26_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N25_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N25_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N24_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N24_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N23_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N23_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N22_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N22_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N21_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N21_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N20_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N20_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N19_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N19_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N18_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N18_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N17_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N17_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N16_mid_u_plink_u_plink_core_u_app_rx_rx_lane_3__u_rx_lane_u_cmd_fifo_u0_N16_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N31_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N31_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N30_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N30_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N29_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N29_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N28_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N28_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N27_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N27_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N26_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N26_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N25_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N25_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N24_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N24_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N23_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N23_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N22_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N22_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N21_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N21_0/latch cg_ptile_top_w_gclk_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N20_mid_u_plink_u_plink_core_u_app_rx_rx_lane_2__u_rx_lane_u_cmd_fifo_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2216_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2216_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2199_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2199_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1388_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1388_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1355_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1355_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1322_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1322_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1289_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1289_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2166_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2166_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2136_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2136_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2106_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2106_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2076_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2076_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1520_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1520_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1487_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1487_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1454_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1454_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1421_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1421_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2522_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2522_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2505_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2505_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2488_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2488_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2471_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2471_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1686_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1686_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1687_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1687_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1688_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1688_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1689_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1689_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1691_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1691_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1685_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1685_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2318_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2318_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2301_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2301_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2284_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2284_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2267_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2267_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1272_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1272_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1255_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1255_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1238_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1238_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1221_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1221_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1652_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1652_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1619_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1619_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1586_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1586_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1553_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1553_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1791_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1791_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1758_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1758_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1725_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1725_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1692_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1692_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2386_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2386_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2369_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2369_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2352_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2352_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2335_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2335_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_w_re_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_w_re_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3305_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3305_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3288_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3288_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3271_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3271_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3254_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3254_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3360_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3360_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3416_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3416_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3476_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3476_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3545_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3545_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3645_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3645_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3713_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3713_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N3884_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N3884_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N419_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N419_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N449_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N449_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N446_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N446_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N451_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N451_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1920_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1920_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1888_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1888_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1856_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1856_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1824_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1824_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2043_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2043_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2013_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2013_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1983_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1983_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1953_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1953_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2454_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2454_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2437_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2437_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2420_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2420_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2403_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2403_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2250_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2250_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2233_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2233_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2216_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2216_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2199_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2199_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1388_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1388_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1355_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1355_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1322_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1322_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1289_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1289_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2166_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2166_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2136_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2136_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2106_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2106_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2076_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2076_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1520_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1520_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1487_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1487_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1454_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1454_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1421_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1421_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2522_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2522_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2505_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2505_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2488_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2488_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N2471_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N2471_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_cfg_ctrl_N1686_mid_u_pcie_front_u_txdma_u_cfg_ctrl_N1686_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N22_mid_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N22_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N21_mid_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N20_mid_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N19_mid_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N19_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N18_mid_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N17_mid_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N17_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N16_mid_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N16_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N15_mid_u_pcie_front_u_rxdma_u_data_if_u_end_point_u0_N15_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N22_mid_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N22_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N21_mid_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N20_mid_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N19_mid_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N19_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N18_mid_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N17_mid_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N17_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N16_mid_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N16_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N15_mid_u_pcie_front_u_rxdma_u_data_if_u_start_point_u0_N15_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N22_mid_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N22_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N21_mid_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N20_mid_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N19_mid_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N19_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N18_mid_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N17_mid_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N17_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N16_mid_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N16_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N15_mid_u_pcie_front_u_txdma_u_data_if_u_end_point_u0_N15_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N22_mid_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N22_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N21_mid_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N20_mid_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N19_mid_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N19_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N18_mid_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N17_mid_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N17_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N16_mid_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N16_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N15_mid_u_pcie_front_u_txdma_u_data_if_u_start_point_u0_N15_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_end_point_N43_mid_u_pcie_front_u_rxdma_u_data_if_u_end_point_N43_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_u_start_point_N43_mid_u_pcie_front_u_rxdma_u_data_if_u_start_point_N43_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_end_point_N43_mid_u_pcie_front_u_txdma_u_data_if_u_end_point_N43_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_u_start_point_N43_mid_u_pcie_front_u_txdma_u_data_if_u_start_point_N43_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_N46_mid_u_pcie_front_u_rxdma_u_data_if_N46_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_N72_mid_u_pcie_front_u_rxdma_u_data_if_N72_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_N88_mid_u_pcie_front_u_rxdma_u_data_if_N88_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_N121_mid_u_pcie_front_u_rxdma_u_data_if_N121_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_if_N142_mid_u_pcie_front_u_rxdma_u_data_if_N142_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_N46_mid_u_pcie_front_u_txdma_u_data_if_N46_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_N72_mid_u_pcie_front_u_txdma_u_data_if_N72_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_N88_mid_u_pcie_front_u_txdma_u_data_if_N88_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_N121_mid_u_pcie_front_u_txdma_u_data_if_N121_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_if_N142_mid_u_pcie_front_u_txdma_u_data_if_N142_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N22_mid_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N22_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N21_mid_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N20_mid_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N19_mid_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N19_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N18_mid_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N17_mid_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N17_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N16_mid_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N16_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N15_mid_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_u0_N15_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N22_mid_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N22_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N21_mid_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N20_mid_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N19_mid_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N19_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N18_mid_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N17_mid_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N17_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N16_mid_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N16_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N15_mid_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_u0_N15_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_N37_mid_u_pcie_front_u_rxdma_u_src_fifo_u_mcmd_N37_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_N37_mid_u_pcie_front_u_txdma_u_src_fifo_u_mcmd_N37_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_adgen_N18_mid_u_pcie_front_u_rxdma_u_src_adgen_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_adgen_N29_mid_u_pcie_front_u_rxdma_u_src_adgen_N29_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_adgen_N295_mid_u_pcie_front_u_rxdma_u_src_adgen_N295_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_w_src_start_mid_u_pcie_front_u_rxdma_w_src_start_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_src_adgen_N262_mid_u_pcie_front_u_rxdma_u_src_adgen_N262_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_adgen_N18_mid_u_pcie_front_u_txdma_u_src_adgen_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_adgen_N29_mid_u_pcie_front_u_txdma_u_src_adgen_N29_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_adgen_N295_mid_u_pcie_front_u_txdma_u_src_adgen_N295_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_src_adgen_N262_mid_u_pcie_front_u_txdma_u_src_adgen_N262_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_lli_adgen_N48_mid_u_pcie_front_u_rxdma_u_lli_adgen_N48_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_lli_adgen_N48_mid_u_pcie_front_u_txdma_u_lli_adgen_N48_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N419_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N419_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N449_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N449_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N446_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N446_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N451_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N451_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1920_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1920_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1888_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1888_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1856_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1856_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1824_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1824_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2043_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2043_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2013_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2013_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1983_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1983_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N1953_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N1953_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2454_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2454_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2437_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2437_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2420_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2420_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2403_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2403_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2250_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2250_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_cfg_ctrl_N2233_mid_u_pcie_front_u_rxdma_u_cfg_ctrl_N2233_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_mcmd_sync_out_N18_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_mcmd_sync_out_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_mcmd_sync_out_N18_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_mcmd_sync_out_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx0_inport_fifo_u_inport_fifo_u_mdata_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_N25_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_N25_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_N25_mid_u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u0_5to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mdata_fifo_N25_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx5_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx5_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx5_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx5_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx4_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx2_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx2_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx2_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx2_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u_tx1_inport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_N25_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_inport_fifo_u_mcmd_fifo_N25_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_N138_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_N138_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N31_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N31_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N30_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N30_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N29_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N29_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N28_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N28_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N27_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N27_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N26_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N26_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N25_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N25_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N24_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N24_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N23_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N23_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N22_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N22_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N21_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N20_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N19_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N19_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N18_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N17_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N17_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N16_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N16_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N31_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N31_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N30_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N30_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N29_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N29_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N28_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N28_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N27_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N27_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N26_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N26_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N25_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N25_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N24_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N24_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N23_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N23_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N22_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N22_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N21_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N20_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N19_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N19_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N18_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N17_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N17_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N16_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_u0_N16_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N42_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N42_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N41_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N41_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N40_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N40_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N42_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N42_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N41_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N41_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N40_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mdata_fifo_N40_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_rxdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_mid_u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mcmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_master_if_N50_mid_u_pcie_front_u_rxdma_u_dst_master_if_N50_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_master_if_N49_mid_u_pcie_front_u_rxdma_u_dst_master_if_N49_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_master_if_N70_mid_u_pcie_front_u_rxdma_u_dst_master_if_N70_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_master_if_N139_mid_u_pcie_front_u_rxdma_u_dst_master_if_N139_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_master_if_N208_mid_u_pcie_front_u_rxdma_u_dst_master_if_N208_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_master_if_N50_mid_u_pcie_front_u_txdma_u_dst_master_if_N50_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_master_if_N49_mid_u_pcie_front_u_txdma_u_dst_master_if_N49_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_master_if_N70_mid_u_pcie_front_u_txdma_u_dst_master_if_N70_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_master_if_N139_mid_u_pcie_front_u_txdma_u_dst_master_if_N139_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_master_if_N208_mid_u_pcie_front_u_txdma_u_dst_master_if_N208_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_conversion_N21_mid_u_pcie_front_u_rxdma_u_data_conversion_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_data_conversion_N109_mid_u_pcie_front_u_rxdma_u_data_conversion_N109_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_conversion_N21_mid_u_pcie_front_u_txdma_u_data_conversion_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_data_conversion_N109_mid_u_pcie_front_u_txdma_u_data_conversion_N109_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_adgen_N269_mid_u_pcie_front_u_rxdma_u_dst_adgen_N269_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_adgen_N236_mid_u_pcie_front_u_rxdma_u_dst_adgen_N236_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_adgen_N269_mid_u_pcie_front_u_txdma_u_dst_adgen_N269_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_w_dst_start_mid_u_pcie_front_u_txdma_w_dst_start_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_adgen_N236_mid_u_pcie_front_u_txdma_u_dst_adgen_N236_0/latch cg_ptile_top_pclk_net77374_mid_net77374/latch cg_ptile_top_pclk_net77365_mid_net77365/latch cg_ptile_top_pclk_net77330_mid_net77330/latch cg_ptile_top_w_gclk_net77323_mid_net77323/latch cg_ptile_top_w_gclk_net77289_mid_net77289/latch cg_ptile_top_w_gclk_net77254_mid_net77254/latch cg_ptile_top_w_gclk_u_pcie_front_u_rxdma_u_dst_fifo_N11_mid_u_pcie_front_u_rxdma_u_dst_fifo_N11_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_txdma_u_dst_fifo_N11_mid_u_pcie_front_u_txdma_u_dst_fifo_N11_0/latch cg_ptile_top_w_gclk_net40107_mid_net40107_0/latch cg_ptile_top_w_gclk_net40042_mid_net40042_0/latch cg_ptile_top_pclk_net40039_mid_net40039_0/latch cg_ptile_top_pclk_net40023_mid_net40023_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N75_mid_u_pcie_ocp_pipe_pipe_core_inst_phymac_ltssm_inst_N75_0/latch cg_ptile_top_pclk_net40006_mid_net40006_0/latch cg_ptile_top_pclk_net39832_mid_net39832_0/latch cg_ptile_top_pclk_net39675_mid_net39675_0/latch cg_ptile_top_pclk_net39500_mid_net39500_0/latch cg_ptile_top_pclk_net39325_mid_net39325_0/latch cg_ptile_top_pclk_net39302_mid_net39302_0/latch cg_ptile_top_pclk_net39299_mid_net39299_0/latch cg_ptile_top_pclk_net39296_mid_net39296_0/latch cg_ptile_top_pclk_net39295_mid_net39295_0/latch cg_ptile_top_pclk_net39293_mid_net39293_0/latch cg_ptile_top_pclk_net39285_mid_net39285_0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfg_be_0__mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfg_be_0__0/latch cg_ptile_top_pclk_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfg_be_1__mid_u_pcie_ocp_pipe_pipe_core_inst_trans_MULTIFUNC_CONFCTRL_CONF_CTRL_FUNCTION0_cfg_be_1__0/latch cg_ptile_top_pclk_net39261_mid_net39261_0/latch cg_ptile_top_pclk_net39082_mid_net39082_0/latch cg_ptile_top_pclk_net38910_mid_net38910_0/latch cg_ptile_top_pclk_net38738_mid_net38738_0/latch cg_ptile_top_pclk_net38566_mid_net38566_0/latch cg_ptile_top_pclk_net38394_mid_net38394_0/latch cg_ptile_top_pclk_net38222_mid_net38222_0/latch cg_ptile_top_pclk_net38050_mid_net38050_0/latch cg_ptile_top_pclk_net37878_mid_net37878_0/latch cg_ptile_top_pclk_net37873_mid_net37873_0/latch cg_ptile_top_w_gclk_u_cfg2lb_u_rdd_fifo_u0_N6_mid_u_cfg2lb_u_rdd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_cfg2lb_u_rdd_fifo_u0_N5_mid_u_cfg2lb_u_rdd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_u0_N6_mid_u_pcie_front_u_localbus_tx_6to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_u0_N5_mid_u_pcie_front_u_localbus_tx_6to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_u0_N6_mid_u_pcie_front_u_localbus_rx_5to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_rx_5to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_u0_N5_mid_u_pcie_front_u_localbus_rx_5to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_cfg2lb_u_wrd_fifo_u0_N6_mid_u_cfg2lb_u_wrd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_cfg2lb_u_wrd_fifo_u0_N5_mid_u_cfg2lb_u_wrd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_cfg2lb_u_cmd_fifo_u0_N6_mid_u_cfg2lb_u_cmd_fifo_u0_N6_0/latch cg_ptile_top_w_gclk_u_cfg2lb_u_cmd_fifo_u0_N5_mid_u_cfg2lb_u_cmd_fifo_u0_N5_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N265_mid_u_cfg_plink_N265_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N203_mid_u_cfg_plink_N203_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N243_mid_u_cfg_plink_N243_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N244_mid_u_cfg_plink_N244_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N245_mid_u_cfg_plink_N245_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N246_mid_u_cfg_plink_N246_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N247_mid_u_cfg_plink_N247_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N256_mid_u_cfg_plink_N256_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N257_mid_u_cfg_plink_N257_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N258_mid_u_cfg_plink_N258_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N259_mid_u_cfg_plink_N259_0/latch cg_ptile_top_w_gclk_u_cfg_plink_N261_mid_u_cfg_plink_N261_0/latch cg_ptile_top_w_gclk_u0_cfg_ocp_split_ROOT_SLICE_USED_u_root_slice_w_req_en_mid_u0_cfg_ocp_split_ROOT_SLICE_USED_u_root_slice_w_req_en_0/latch cg_ptile_top_w_gclk_u0_cfg_ocp_split_w_rt_sresp_mid_u0_cfg_ocp_split_w_rt_sresp_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N31_mid_u_pcie_front_u_tx_id_ctrl_u_request_N31_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N30_mid_u_pcie_front_u_tx_id_ctrl_u_request_N30_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N29_mid_u_pcie_front_u_tx_id_ctrl_u_request_N29_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N28_mid_u_pcie_front_u_tx_id_ctrl_u_request_N28_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N27_mid_u_pcie_front_u_tx_id_ctrl_u_request_N27_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N26_mid_u_pcie_front_u_tx_id_ctrl_u_request_N26_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N25_mid_u_pcie_front_u_tx_id_ctrl_u_request_N25_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N24_mid_u_pcie_front_u_tx_id_ctrl_u_request_N24_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N23_mid_u_pcie_front_u_tx_id_ctrl_u_request_N23_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N22_mid_u_pcie_front_u_tx_id_ctrl_u_request_N22_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N21_mid_u_pcie_front_u_tx_id_ctrl_u_request_N21_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N20_mid_u_pcie_front_u_tx_id_ctrl_u_request_N20_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N19_mid_u_pcie_front_u_tx_id_ctrl_u_request_N19_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N18_mid_u_pcie_front_u_tx_id_ctrl_u_request_N18_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N17_mid_u_pcie_front_u_tx_id_ctrl_u_request_N17_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_u_request_N16_mid_u_pcie_front_u_tx_id_ctrl_u_request_N16_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_N15_mid_u_pcie_front_u_tx_id_ctrl_N15_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_tx_id_ctrl_w_gclk_en_mid_u_pcie_front_u_tx_id_ctrl_w_gclk_en_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_N25_mid_u_pcie_front_u_localbus_tx_6to1_u_sdata_dist_u_in_fifo_u_sdata_fifo_N25_0/latch cg_ptile_top_w_gclk_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_mcmd_sync_out_N18_mid_u_pcie_front_u_localbus_tx_6to1_u_mcmd_xbarsel_u0_6to1_mcmd_sel_u_inport_fifo_u_mcmd_sync_out_N18_0/latch}
foreach latch $latchs {
set duplicates [get_attr [get_flat_cells ${latch}_Q_DUPLICATED*] full_name]
echo " guide_reg_duplication -design ptile_top -from { $latch } -to {$duplicates}" >> .tmp_duplicate.rpt
}
