Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 26 17:27:03 2022
| Host         : starssslegion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: single_cycle_riscv_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.962  -282358.688                  37294                38090        0.152        0.000                      0                38090        3.750        0.000                       0                  4487  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.962  -282358.688                  37294                38090        0.152        0.000                      0                38090        3.750        0.000                       0                  4487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        37294  Failing Endpoints,  Worst Slack      -13.962ns,  Total Violation  -282358.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.962ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.654ns  (logic 7.031ns (29.724%)  route 16.623ns (70.276%))
  Logic Levels:           18  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=2, routed)           0.740    19.908    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X73Y107        LUT6 (Prop_lut6_I1_O)        0.124    20.032 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40/O
                         net (fo=31, routed)          1.441    21.473    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40_n_10
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.124    21.597 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_13_13_i_7/O
                         net (fo=192, routed)         1.569    23.166    single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13/A1
    SLICE_X30Y103        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    23.290 r  single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    23.290    single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13/SPO0
    SLICE_X30Y103        MUXF7 (Prop_muxf7_I0_O)      0.241    23.531 r  single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13/F7.SP/O
                         net (fo=1, routed)           1.226    24.757    single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13_n_11
    SLICE_X49Y107        LUT6 (Prop_lut6_I1_O)        0.298    25.055 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_361/O
                         net (fo=1, routed)           0.643    25.699    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_361_n_10
    SLICE_X49Y107        LUT6 (Prop_lut6_I1_O)        0.124    25.823 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_196/O
                         net (fo=1, routed)           0.000    25.823    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_196_n_10
    SLICE_X49Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    26.040 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_89/O
                         net (fo=2, routed)           1.031    27.071    single_cycle_riscv_0/MUX_3/s_LOGISIM_BUS_57[13]
    SLICE_X68Y114        LUT4 (Prop_lut4_I3_O)        0.299    27.370 r  single_cycle_riscv_0/MUX_3/rf_reg_r1_0_31_0_5_i_31_comp_1/O
                         net (fo=1, routed)           0.574    27.944    single_cycle_riscv_0/MUX_8/rf31_reg[5]
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    28.068 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_i_6_comp/O
                         net (fo=3, routed)           0.779    28.848    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X70Y116        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.489    14.911    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X70Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.886    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -28.848    
  -------------------------------------------------------------------
                         slack                                -13.962    

Slack (VIOLATED) :        -13.899ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.681ns  (logic 7.026ns (29.669%)  route 16.655ns (70.331%))
  Logic Levels:           18  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[2]
                         net (fo=1, routed)           0.506    19.674    single_cycle_riscv_0/REGISTER_FILE_1/P[2]
    SLICE_X77Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.798 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_44/O
                         net (fo=36, routed)          1.319    21.117    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_44_n_10
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.241 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_30_30_i_8/O
                         net (fo=192, routed)         2.011    23.251    single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30/A0
    SLICE_X76Y72         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    23.375 r  single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30/SP.LOW/O
                         net (fo=1, routed)           0.000    23.375    single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30/SPO0
    SLICE_X76Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    23.616 r  single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30/F7.SP/O
                         net (fo=1, routed)           1.260    24.876    single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30_n_11
    SLICE_X73Y97         LUT6 (Prop_lut6_I5_O)        0.298    25.174 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_99/O
                         net (fo=1, routed)           1.031    26.205    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_99_n_10
    SLICE_X72Y104        LUT6 (Prop_lut6_I0_O)        0.124    26.329 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=1, routed)           0.000    26.329    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_41_n_10
    SLICE_X72Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    26.541 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_25/O
                         net (fo=2, routed)           0.578    27.118    single_cycle_riscv_0/MUX_3/s_LOGISIM_BUS_57[30]
    SLICE_X73Y105        LUT4 (Prop_lut4_I3_O)        0.299    27.417 r  single_cycle_riscv_0/MUX_3/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.651    28.069    single_cycle_riscv_0/MUX_8/rf31_reg[6]_0
    SLICE_X65Y106        LUT6 (Prop_lut6_I1_O)        0.124    28.193 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_i_2_comp/O
                         net (fo=3, routed)           0.682    28.874    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X62Y113        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.490    14.912    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X62Y113        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y113        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.975    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -28.874    
  -------------------------------------------------------------------
                         slack                                -13.899    

Slack (VIOLATED) :        -13.770ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.554ns  (logic 7.026ns (29.829%)  route 16.528ns (70.171%))
  Logic Levels:           18  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[2]
                         net (fo=1, routed)           0.506    19.674    single_cycle_riscv_0/REGISTER_FILE_1/P[2]
    SLICE_X77Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.798 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_44/O
                         net (fo=36, routed)          1.319    21.117    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_44_n_10
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.241 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_30_30_i_8/O
                         net (fo=192, routed)         2.011    23.251    single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30/A0
    SLICE_X76Y72         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    23.375 r  single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30/SP.LOW/O
                         net (fo=1, routed)           0.000    23.375    single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30/SPO0
    SLICE_X76Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    23.616 r  single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30/F7.SP/O
                         net (fo=1, routed)           1.260    24.876    single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_30_30_n_11
    SLICE_X73Y97         LUT6 (Prop_lut6_I5_O)        0.298    25.174 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_99/O
                         net (fo=1, routed)           1.031    26.205    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_99_n_10
    SLICE_X72Y104        LUT6 (Prop_lut6_I0_O)        0.124    26.329 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=1, routed)           0.000    26.329    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_41_n_10
    SLICE_X72Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    26.541 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_25/O
                         net (fo=2, routed)           0.578    27.118    single_cycle_riscv_0/MUX_3/s_LOGISIM_BUS_57[30]
    SLICE_X73Y105        LUT4 (Prop_lut4_I3_O)        0.299    27.417 r  single_cycle_riscv_0/MUX_3/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.651    28.069    single_cycle_riscv_0/MUX_8/rf31_reg[6]_0
    SLICE_X65Y106        LUT6 (Prop_lut6_I1_O)        0.124    28.193 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_i_2_comp/O
                         net (fo=3, routed)           0.555    28.748    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X66Y111        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.493    14.915    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X66Y111        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X66Y111        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.978    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -28.748    
  -------------------------------------------------------------------
                         slack                                -13.770    

Slack (VIOLATED) :        -13.720ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.488ns  (logic 7.031ns (29.934%)  route 16.457ns (70.066%))
  Logic Levels:           18  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=2, routed)           0.740    19.908    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X73Y107        LUT6 (Prop_lut6_I1_O)        0.124    20.032 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40/O
                         net (fo=31, routed)          1.225    21.257    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40_n_10
    SLICE_X63Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.381 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_4_4_i_6/O
                         net (fo=192, routed)         1.794    23.175    single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4/A1
    SLICE_X56Y98         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    23.299 r  single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    23.299    single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4/SPO0
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I0_O)      0.241    23.540 r  single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4/F7.SP/O
                         net (fo=1, routed)           1.250    24.790    single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4_n_11
    SLICE_X64Y103        LUT6 (Prop_lut6_I3_O)        0.298    25.088 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_384/O
                         net (fo=1, routed)           0.674    25.762    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_384_n_10
    SLICE_X64Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_202/O
                         net (fo=1, routed)           0.000    25.886    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_202_n_10
    SLICE_X64Y103        MUXF7 (Prop_muxf7_I1_O)      0.217    26.103 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_92/O
                         net (fo=3, routed)           0.660    26.763    single_cycle_riscv_0/MUX_3/s_LOGISIM_BUS_57[4]
    SLICE_X69Y110        LUT4 (Prop_lut4_I3_O)        0.299    27.062 r  single_cycle_riscv_0/MUX_3/rf_reg_r1_0_31_0_5_i_34_comp/O
                         net (fo=1, routed)           0.861    27.922    single_cycle_riscv_0/MUX_8/rf31_reg[4]
    SLICE_X69Y110        LUT6 (Prop_lut6_I3_O)        0.124    28.046 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_i_7_comp_1/O
                         net (fo=3, routed)           0.635    28.682    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X70Y114        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.491    14.913    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X70Y114        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X70Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.962    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -28.682    
  -------------------------------------------------------------------
                         slack                                -13.720    

Slack (VIOLATED) :        -13.675ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.362ns  (logic 6.902ns (29.543%)  route 16.460ns (70.457%))
  Logic Levels:           17  (DSP48E1=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=2, routed)           0.740    19.908    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X73Y107        LUT6 (Prop_lut6_I1_O)        0.124    20.032 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40/O
                         net (fo=31, routed)          1.877    21.909    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40_n_10
    SLICE_X55Y127        LUT6 (Prop_lut6_I4_O)        0.124    22.033 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_31_31_i_7/O
                         net (fo=192, routed)         1.383    23.417    single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31/A1
    SLICE_X50Y124        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    23.541 r  single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31/SP.LOW/O
                         net (fo=1, routed)           0.000    23.541    single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31/SPO0
    SLICE_X50Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    23.782 r  single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31/F7.SP/O
                         net (fo=1, routed)           1.295    25.077    single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31_n_11
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.298    25.375 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_67/O
                         net (fo=1, routed)           0.787    26.162    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_67_n_10
    SLICE_X55Y117        LUT6 (Prop_lut6_I0_O)        0.124    26.286 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_33/O
                         net (fo=1, routed)           0.000    26.286    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_6_11_i_8
    SLICE_X55Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    26.498 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_6_11_i_20/O
                         net (fo=2, routed)           1.247    27.745    single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_i_34[1]_alias
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.299    28.044 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_i_1_comp/O
                         net (fo=3, routed)           0.512    28.556    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X66Y111        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.493    14.915    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X66Y111        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X66Y111        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.881    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -28.556    
  -------------------------------------------------------------------
                         slack                                -13.675    

Slack (VIOLATED) :        -13.673ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.356ns  (logic 6.902ns (29.551%)  route 16.454ns (70.449%))
  Logic Levels:           17  (DSP48E1=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=2, routed)           0.740    19.908    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X73Y107        LUT6 (Prop_lut6_I1_O)        0.124    20.032 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40/O
                         net (fo=31, routed)          1.877    21.909    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40_n_10
    SLICE_X55Y127        LUT6 (Prop_lut6_I4_O)        0.124    22.033 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_31_31_i_7/O
                         net (fo=192, routed)         1.383    23.417    single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31/A1
    SLICE_X50Y124        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    23.541 r  single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31/SP.LOW/O
                         net (fo=1, routed)           0.000    23.541    single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31/SPO0
    SLICE_X50Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    23.782 r  single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31/F7.SP/O
                         net (fo=1, routed)           1.295    25.077    single_cycle_riscv_0/RAM_1/mem_reg_1792_1919_31_31_n_11
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.298    25.375 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_67/O
                         net (fo=1, routed)           0.787    26.162    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_67_n_10
    SLICE_X55Y117        LUT6 (Prop_lut6_I0_O)        0.124    26.286 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_33/O
                         net (fo=1, routed)           0.000    26.286    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_6_11_i_8
    SLICE_X55Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    26.498 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_6_11_i_20/O
                         net (fo=2, routed)           0.757    27.255    single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_i_34[1]_alias
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.299    27.554 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_30_31_i_1_comp/O
                         net (fo=3, routed)           0.995    28.549    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/DIA1
    SLICE_X70Y117        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.488    14.910    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X70Y117        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X70Y117        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.876    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -28.549    
  -------------------------------------------------------------------
                         slack                                -13.673    

Slack (VIOLATED) :        -13.656ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.351ns  (logic 7.031ns (30.111%)  route 16.320ns (69.889%))
  Logic Levels:           18  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=2, routed)           0.740    19.908    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X73Y107        LUT6 (Prop_lut6_I1_O)        0.124    20.032 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40/O
                         net (fo=31, routed)          1.441    21.473    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40_n_10
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.124    21.597 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_13_13_i_7/O
                         net (fo=192, routed)         1.569    23.166    single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13/A1
    SLICE_X30Y103        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    23.290 r  single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    23.290    single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13/SPO0
    SLICE_X30Y103        MUXF7 (Prop_muxf7_I0_O)      0.241    23.531 r  single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13/F7.SP/O
                         net (fo=1, routed)           1.226    24.757    single_cycle_riscv_0/RAM_1/mem_reg_3328_3455_13_13_n_11
    SLICE_X49Y107        LUT6 (Prop_lut6_I1_O)        0.298    25.055 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_361/O
                         net (fo=1, routed)           0.643    25.699    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_361_n_10
    SLICE_X49Y107        LUT6 (Prop_lut6_I1_O)        0.124    25.823 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_196/O
                         net (fo=1, routed)           0.000    25.823    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_196_n_10
    SLICE_X49Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    26.040 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_89/O
                         net (fo=2, routed)           1.031    27.071    single_cycle_riscv_0/MUX_3/s_LOGISIM_BUS_57[13]
    SLICE_X68Y114        LUT4 (Prop_lut4_I3_O)        0.299    27.370 r  single_cycle_riscv_0/MUX_3/rf_reg_r1_0_31_0_5_i_31_comp_1/O
                         net (fo=1, routed)           0.574    27.944    single_cycle_riscv_0/MUX_8/rf31_reg[5]
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.124    28.068 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_i_6_comp/O
                         net (fo=3, routed)           0.476    28.544    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X70Y114        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.491    14.913    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X70Y114        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X70Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.888    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -28.544    
  -------------------------------------------------------------------
                         slack                                -13.656    

Slack (VIOLATED) :        -13.645ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.333ns  (logic 7.031ns (30.133%)  route 16.302ns (69.867%))
  Logic Levels:           18  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=2, routed)           0.740    19.908    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X73Y107        LUT6 (Prop_lut6_I1_O)        0.124    20.032 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40/O
                         net (fo=31, routed)          1.472    21.504    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40_n_10
    SLICE_X71Y129        LUT6 (Prop_lut6_I4_O)        0.124    21.628 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_25_25_i_7/O
                         net (fo=192, routed)         1.557    23.184    single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_25_25/A1
    SLICE_X74Y124        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    23.308 r  single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_25_25/SP.LOW/O
                         net (fo=1, routed)           0.000    23.308    single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_25_25/SPO0
    SLICE_X74Y124        MUXF7 (Prop_muxf7_I0_O)      0.241    23.549 r  single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_25_25/F7.SP/O
                         net (fo=1, routed)           1.078    24.628    single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_25_25_n_11
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.298    24.926 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_282/O
                         net (fo=1, routed)           0.815    25.741    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_282_n_10
    SLICE_X71Y122        LUT6 (Prop_lut6_I3_O)        0.124    25.865 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_176/O
                         net (fo=1, routed)           0.000    25.865    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_176_n_10
    SLICE_X71Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    26.082 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=2, routed)           0.317    26.400    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_57[16]
    SLICE_X71Y121        LUT6 (Prop_lut6_I2_O)        0.299    26.699 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.670    27.369    single_cycle_riscv_0/MUX_8/rf31_reg[25]
    SLICE_X71Y121        LUT3 (Prop_lut3_I2_O)        0.124    27.493 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_24_29_i_1/O
                         net (fo=3, routed)           1.034    28.527    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/DIA1
    SLICE_X70Y110        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.494    14.916    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y110        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X70Y110        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.882    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -28.527    
  -------------------------------------------------------------------
                         slack                                -13.645    

Slack (VIOLATED) :        -13.638ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.391ns  (logic 6.907ns (29.529%)  route 16.484ns (70.471%))
  Logic Levels:           17  (DSP48E1=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[2]
                         net (fo=1, routed)           0.506    19.674    single_cycle_riscv_0/REGISTER_FILE_1/P[2]
    SLICE_X77Y110        LUT6 (Prop_lut6_I4_O)        0.124    19.798 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_44/O
                         net (fo=36, routed)          1.516    21.314    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_44_n_10
    SLICE_X73Y91         LUT6 (Prop_lut6_I4_O)        0.124    21.438 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_20_20_i_8/O
                         net (fo=192, routed)         1.998    23.436    single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_20_20/A0
    SLICE_X66Y72         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    23.560 r  single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    23.560    single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_20_20/SPO0
    SLICE_X66Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    23.801 r  single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_20_20/F7.SP/O
                         net (fo=1, routed)           0.894    24.695    single_cycle_riscv_0/RAM_1/mem_reg_2816_2943_20_20_n_11
    SLICE_X68Y79         LUT6 (Prop_lut6_I1_O)        0.298    24.993 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_402/O
                         net (fo=1, routed)           0.895    25.888    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_402_n_10
    SLICE_X68Y87         LUT6 (Prop_lut6_I3_O)        0.124    26.012 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_206/O
                         net (fo=1, routed)           0.000    26.012    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_206_n_10
    SLICE_X68Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    26.229 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_94/O
                         net (fo=2, routed)           0.988    27.217    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_57[19]_alias
    SLICE_X71Y108        LUT6 (Prop_lut6_I5_O)        0.299    27.516 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_18_23_i_4_comp/O
                         net (fo=3, routed)           1.068    28.584    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X70Y120        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.485    14.907    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X70Y120        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X70Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.946    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -28.584    
  -------------------------------------------------------------------
                         slack                                -13.638    

Slack (VIOLATED) :        -13.634ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.401ns  (logic 7.031ns (30.046%)  route 16.370ns (69.954%))
  Logic Levels:           18  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.591     5.193    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y126        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.456     5.649 r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[7]/Q
                         net (fo=8, routed)           1.150     6.800    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[31]_0[6]
    SLICE_X57Y124        LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46/O
                         net (fo=1, routed)           0.862     7.786    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_46_n_10
    SLICE_X59Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.970     8.880    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_23_n_10
    SLICE_X61Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.004 f  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=10, routed)          1.063    10.067    single_cycle_riscv_0/REGISTER_FILE_1/DataA[0]
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=5, routed)           0.898    11.089    single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_38_n_10
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=95, routed)          1.516    12.728    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X70Y116        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    12.880 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.627    13.508    single_cycle_riscv_0/REGISTER_FILE_1/rdata21[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.348    13.856 r  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_55/O
                         net (fo=1, routed)           0.832    14.687    single_cycle_riscv_0/MUX_12/Result__0_4
    SLICE_X72Y115        LUT6 (Prop_lut6_I4_O)        0.124    14.811 r  single_cycle_riscv_0/MUX_12/Result_i_30_comp_1/O
                         net (fo=116, routed)         0.701    15.512    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_39[2]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.656    19.168 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/P[3]
                         net (fo=2, routed)           0.740    19.908    single_cycle_riscv_0/REGISTER_FILE_1/P[3]
    SLICE_X73Y107        LUT6 (Prop_lut6_I1_O)        0.124    20.032 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40/O
                         net (fo=31, routed)          1.225    21.257    single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_0_0_i_40_n_10
    SLICE_X63Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.381 r  single_cycle_riscv_0/REGISTER_FILE_1/mem_reg_0_127_4_4_i_6/O
                         net (fo=192, routed)         1.794    23.175    single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4/A1
    SLICE_X56Y98         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    23.299 r  single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    23.299    single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4/SPO0
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I0_O)      0.241    23.540 r  single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4/F7.SP/O
                         net (fo=1, routed)           1.250    24.790    single_cycle_riscv_0/RAM_1/mem_reg_3712_3839_4_4_n_11
    SLICE_X64Y103        LUT6 (Prop_lut6_I3_O)        0.298    25.088 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_384/O
                         net (fo=1, routed)           0.674    25.762    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_384_n_10
    SLICE_X64Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_202/O
                         net (fo=1, routed)           0.000    25.886    single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_202_n_10
    SLICE_X64Y103        MUXF7 (Prop_muxf7_I1_O)      0.217    26.103 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_0_5_i_92/O
                         net (fo=3, routed)           0.660    26.763    single_cycle_riscv_0/MUX_3/s_LOGISIM_BUS_57[4]
    SLICE_X69Y110        LUT4 (Prop_lut4_I3_O)        0.299    27.062 r  single_cycle_riscv_0/MUX_3/rf_reg_r1_0_31_0_5_i_34_comp/O
                         net (fo=1, routed)           0.861    27.922    single_cycle_riscv_0/MUX_8/rf31_reg[4]
    SLICE_X69Y110        LUT6 (Prop_lut6_I3_O)        0.124    28.046 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_0_5_i_7_comp_1/O
                         net (fo=3, routed)           0.547    28.594    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X70Y116        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.489    14.911    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X70Y116        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X70Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.960    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -28.594    
  -------------------------------------------------------------------
                         slack                                -13.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/colour_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.563     1.482    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  single_cycle_riscv_0/colour_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  single_cycle_riscv_0/colour_reg[9]/Q
                         net (fo=1, routed)           0.116     1.740    single_cycle_riscv_0/p_1_in[1]
    SLICE_X47Y101        FDRE                                         r  single_cycle_riscv_0/VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.832     1.997    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X47Y101        FDRE                                         r  single_cycle_riscv_0/VGA_R_reg[1]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.070     1.587    single_cycle_riscv_0/VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/VGA_G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.554     1.473    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X68Y119        FDRE                                         r  single_cycle_riscv_0/colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  single_cycle_riscv_0/colour_reg[7]/Q
                         net (fo=1, routed)           0.103     1.717    single_cycle_riscv_0/colour_reg_n_10_[7]
    SLICE_X71Y119        FDRE                                         r  single_cycle_riscv_0/VGA_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.824     1.989    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X71Y119        FDRE                                         r  single_cycle_riscv_0/VGA_G_reg[3]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X71Y119        FDRE (Hold_fdre_C_D)         0.072     1.559    single_cycle_riscv_0/VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/colour_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.560     1.479    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  single_cycle_riscv_0/colour_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  single_cycle_riscv_0/colour_reg[4]/Q
                         net (fo=1, routed)           0.116     1.737    single_cycle_riscv_0/colour_reg_n_10_[4]
    SLICE_X53Y87         FDRE                                         r  single_cycle_riscv_0/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.830     1.995    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  single_cycle_riscv_0/VGA_G_reg[0]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.070     1.565    single_cycle_riscv_0/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/vgainstance/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/vgainstance/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.663%)  route 0.097ns (34.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.560     1.479    single_cycle_riscv_0/vgainstance/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  single_cycle_riscv_0/vgainstance/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  single_cycle_riscv_0/vgainstance/v_count_reg[5]/Q
                         net (fo=16, routed)          0.097     1.718    single_cycle_riscv_0/vgainstance/v_count[5]
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.763 r  single_cycle_riscv_0/vgainstance/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.763    single_cycle_riscv_0/vgainstance/p_1_in[7]
    SLICE_X41Y69         FDRE                                         r  single_cycle_riscv_0/vgainstance/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.830     1.995    single_cycle_riscv_0/vgainstance/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  single_cycle_riscv_0/vgainstance/v_count_reg[7]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092     1.584    single_cycle_riscv_0/vgainstance/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_tick_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCKGEN_0/s_derived_clock_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X87Y128        FDRE                                         r  LogisimTickGenerator_0/s_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.128     1.638 r  LogisimTickGenerator_0/s_tick_reg_reg/Q
                         net (fo=3, routed)           0.069     1.707    LogisimTickGenerator_0/s_FPGA_Tick
    SLICE_X87Y128        LUT2 (Prop_lut2_I0_O)        0.099     1.806 r  LogisimTickGenerator_0/s_derived_clock_reg_i_1/O
                         net (fo=1, routed)           0.000     1.806    CLOCKGEN_0/s_derived_clock_reg_reg_0
    SLICE_X87Y128        FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.860     2.026    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X87Y128        FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/C
                         clock pessimism             -0.515     1.510    
    SLICE_X87Y128        FDRE (Hold_fdre_C_D)         0.091     1.601    CLOCKGEN_0/s_derived_clock_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/colour_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/VGA_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.660%)  route 0.182ns (56.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.586     1.505    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X72Y79         FDRE                                         r  single_cycle_riscv_0/colour_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  single_cycle_riscv_0/colour_reg[10]/Q
                         net (fo=1, routed)           0.182     1.828    single_cycle_riscv_0/p_1_in[2]
    SLICE_X77Y81         FDRE                                         r  single_cycle_riscv_0/VGA_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.861     2.026    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X77Y81         FDRE                                         r  single_cycle_riscv_0/VGA_R_reg[2]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X77Y81         FDRE (Hold_fdre_C_D)         0.070     1.616    single_cycle_riscv_0/VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/vgainstance/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/vgainstance/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.560     1.479    single_cycle_riscv_0/vgainstance/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  single_cycle_riscv_0/vgainstance/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  single_cycle_riscv_0/vgainstance/v_count_reg[7]/Q
                         net (fo=15, routed)          0.137     1.757    single_cycle_riscv_0/vgainstance/v_count[7]
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.802 r  single_cycle_riscv_0/vgainstance/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.802    single_cycle_riscv_0/vgainstance/p_1_in[8]
    SLICE_X39Y69         FDRE                                         r  single_cycle_riscv_0/vgainstance/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.830     1.995    single_cycle_riscv_0/vgainstance/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X39Y69         FDRE                                         r  single_cycle_riscv_0/vgainstance/v_count_reg[8]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.092     1.585    single_cycle_riscv_0/vgainstance/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/vgainstance/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/vgainstance/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.437%)  route 0.091ns (28.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.560     1.479    single_cycle_riscv_0/vgainstance/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  single_cycle_riscv_0/vgainstance/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  single_cycle_riscv_0/vgainstance/v_count_reg[2]/Q
                         net (fo=7, routed)           0.091     1.698    single_cycle_riscv_0/vgainstance/v_count[2]
    SLICE_X40Y69         LUT6 (Prop_lut6_I4_O)        0.099     1.797 r  single_cycle_riscv_0/vgainstance/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    single_cycle_riscv_0/vgainstance/v_count[5]_i_1_n_10
    SLICE_X40Y69         FDRE                                         r  single_cycle_riscv_0/vgainstance/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.830     1.995    single_cycle_riscv_0/vgainstance/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  single_cycle_riscv_0/vgainstance/v_count_reg[5]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.092     1.571    single_cycle_riscv_0/vgainstance/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 single_cycle_riscv_0/colour_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/VGA_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.547     1.466    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y123        FDRE                                         r  single_cycle_riscv_0/colour_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.141     1.607 r  single_cycle_riscv_0/colour_reg[11]/Q
                         net (fo=1, routed)           0.170     1.778    single_cycle_riscv_0/p_1_in[3]
    SLICE_X51Y124        FDRE                                         r  single_cycle_riscv_0/VGA_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.813     1.978    single_cycle_riscv_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y124        FDRE                                         r  single_cycle_riscv_0/VGA_R_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X51Y124        FDRE (Hold_fdre_C_D)         0.066     1.544    single_cycle_riscv_0/VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.846%)  route 0.081ns (23.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X86Y127        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LogisimTickGenerator_0/s_count_reg_reg[19]/Q
                         net (fo=3, routed)           0.081     1.732    LogisimTickGenerator_0/s_count_reg[19]
    SLICE_X86Y127        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.859 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.859    LogisimTickGenerator_0/data0[20]
    SLICE_X86Y127        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=33, routed)          0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.859     2.025    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X86Y127        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.105     1.615    LogisimTickGenerator_0/s_count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   mem_reg_0_127_0_0_i_1/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   n_0_1999_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   n_1_2000_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   n_2_2001_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   n_3_2007_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   n_4_2009_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   n_5_2011_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   n_6_2013_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8   n_7_2015_BUFG_inst/I
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111   single_cycle_riscv_0/RAM_1/mem_reg_256_383_15_15/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111   single_cycle_riscv_0/RAM_1/mem_reg_256_383_15_15/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111   single_cycle_riscv_0/RAM_1/mem_reg_256_383_15_15/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111   single_cycle_riscv_0/RAM_1/mem_reg_256_383_15_15/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y100   single_cycle_riscv_0/RAM_1/mem_reg_2304_2431_5_5/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y100   single_cycle_riscv_0/RAM_1/mem_reg_2304_2431_5_5/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y100   single_cycle_riscv_0/RAM_1/mem_reg_2304_2431_5_5/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y100   single_cycle_riscv_0/RAM_1/mem_reg_2304_2431_5_5/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y106   single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_13_13/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y106   single_cycle_riscv_0/RAM_1/mem_reg_1536_1663_13_13/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y97    single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_4_4/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y97    single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_4_4/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y97    single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_4_4/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y97    single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_4_4/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y112   single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y112   single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y112   single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y112   single_cycle_riscv_0/RAM_1/mem_reg_1408_1535_9_9/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y121   single_cycle_riscv_0/RAM_1/mem_reg_2304_2431_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y121   single_cycle_riscv_0/RAM_1/mem_reg_2304_2431_9_9/DP.LOW/CLK



