#Start recording tcl command: 3/19/2022 21:59:59
#Project Location: C:/Users/braya/Downloads/06-proyectDiamond-1erParc/11-shiftRL00; Project name: shiftRL00
C:/Users/braya/Downloads/06-proyectDiamond-1erParc/12-shiftLR00
shiftLR00
#Start recording tcl command: 3/19/2022 22:20:58
#Project Location: C:/Users/braya/Downloads/06-proyectDiamond-1erParc/12-shiftLR00; Project name: shiftLR00
prj_project open "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/11-shiftRL00/shiftRL00.ldf"
prj_run Export -impl shiftRL0 -task Jedecgen
prj_run Export -impl shiftRL0 -task Jedecgen
pgr_project save "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/11-shiftRL00/shiftRL0/shiftRL0.xcf"
prj_src add -exclude "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/11-shiftRL00/shiftRL0/shiftRL0.xcf"
prj_src enable "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/11-shiftRL00/shiftRL0/shiftRL0.xcf"
pgr_program run
pgr_project save "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/11-shiftRL00/shiftRL0/shiftRL0.xcf"
pgr_project close
prj_project save
prj_project close
prj_project new -name "shiftLR00" -impl "shiftLR0" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
file copy -force -- "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/10-osc00-vhdl/div00.vhdl" "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/10-osc00-vhdl/osc00.vhdl" "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/10-osc00-vhdl/oscint00.vhdl" "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/10-osc00-vhdl/packageosc00.vhdl" "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/12-shiftLR00/shiftLR0/source"
prj_src add "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/12-shiftLR00/shiftLR0/source/div00.vhdl" "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/12-shiftLR00/shiftLR0/source/osc00.vhdl" "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/12-shiftLR00/shiftLR0/source/oscint00.vhdl" "C:/Users/braya/Downloads/06-proyectDiamond-1erParc/12-shiftLR00/shiftLR0/source/packageosc00.vhdl"
prj_project save
#Stop recording: 3/19/2022 22:20:58
