Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 25 23:42:26 2025
| Host         : RaviAcer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file E:/0aCrashedHP/0a_ResumePreparation2020/00a2024/pixxel/assignment/vfiles/gateway_engineer_assignment/NewChanges_Testbech_SerialHandshake_BetterConstraints/reports/timing_report.txt
| Design       : top2
| Device       : 7a200t-sbv484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)

reset_n


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.057        0.000                      0                10654        0.093        0.000                      0                10654        1.646        0.000                       0                  3728  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_100mhz  {0.000 5.000}        10.000          100.000         
clk_200mhz  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz          0.057        0.000                      0                  237        0.121        0.000                      0                  237        4.146        0.000                       0                   123  
clk_200mhz          0.094        0.000                      0                 6957        0.093        0.000                      0                 6957        1.646        0.000                       0                  3605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100mhz         clk_100mhz               7.868        0.000                      0                   15        0.741        0.000                      0                   15  
**async_default**  clk_200mhz         clk_200mhz               0.734        0.000                      0                 3445        0.574        0.000                      0                 3445  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_100mhz    
(none)        clk_200mhz    clk_100mhz    
(none)                      clk_200mhz    
(none)        clk_100mhz    clk_200mhz    
(none)        clk_200mhz    clk_200mhz    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_rst_busy
                            (output port clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 1.849ns (59.252%)  route 1.272ns (40.748%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.900ns
  Clock Path Skew:        -4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=2, routed)           1.272     6.537    wr_rst_busy_OBUF
    E18                                                               r  wr_rst_busy_OBUF_inst/I
    E18                  OBUF (Prop_obuf_I_O)         1.470     8.007 r  wr_rst_busy_OBUF_inst/O
                         net (fo=0)                   0.000     8.007    wr_rst_busy
    E18                                                               r  wr_rst_busy (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.900     8.065    
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 2.230ns (60.486%)  route 1.457ns (39.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.679     4.850    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y89         RAMB18E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y89         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     6.975 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.812     7.787    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X9Y219                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/I0
    SLICE_X9Y219         LUT4 (Prop_lut4_I0_O)        0.105     7.892 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.645     8.537    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568    14.582    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.246    14.828    
                         clock uncertainty           -0.035    14.792    
    RAMB18_X0Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.641    14.151    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 2.230ns (60.753%)  route 1.441ns (39.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.679     4.850    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y89         RAMB18E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y89         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     6.975 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.954     7.929    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y219                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/I0
    SLICE_X8Y219         LUT4 (Prop_lut4_I0_O)        0.105     8.034 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.487     8.520    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568    14.582    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.246    14.828    
                         clock uncertainty           -0.035    14.792    
    RAMB18_X0Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.641    14.151    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 2.230ns (61.821%)  route 1.377ns (38.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.686     4.857    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y43         RAMB36E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y43         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     6.982 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.988     7.969    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][6]
    SLICE_X9Y219                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/I1
    SLICE_X9Y219         LUT4 (Prop_lut4_I1_O)        0.105     8.074 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.390     8.464    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568    14.582    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.246    14.828    
                         clock uncertainty           -0.035    14.792    
    RAMB18_X0Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.641    14.151    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 2.230ns (61.794%)  route 1.379ns (38.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.679     4.850    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y89         RAMB18E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y89         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.125     6.975 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.120     8.095    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X8Y220                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/I0
    SLICE_X8Y220         LUT4 (Prop_lut4_I0_O)        0.105     8.200 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.258     8.459    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568    14.582    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.246    14.828    
                         clock uncertainty           -0.035    14.792    
    RAMB18_X0Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.641    14.151    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 2.230ns (62.281%)  route 1.351ns (37.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.679     4.850    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y89         RAMB18E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y89         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.975 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.009     7.984    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X8Y219                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/I0
    SLICE_X8Y219         LUT4 (Prop_lut4_I0_O)        0.105     8.089 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.341     8.430    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568    14.582    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.246    14.828    
                         clock uncertainty           -0.035    14.792    
    RAMB18_X0Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.641    14.151    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 2.230ns (63.064%)  route 1.306ns (36.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.679     4.850    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y89         RAMB18E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y89         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     6.975 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.062     8.037    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X8Y219                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/I0
    SLICE_X8Y219         LUT4 (Prop_lut4_I0_O)        0.105     8.142 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.244     8.386    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568    14.582    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.246    14.828    
                         clock uncertainty           -0.035    14.792    
    RAMB18_X0Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.641    14.151    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 2.230ns (64.795%)  route 1.212ns (35.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.679     4.850    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y89         RAMB18E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y89         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.125     6.975 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           0.869     7.844    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X9Y219                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/I0
    SLICE_X9Y219         LUT4 (Prop_lut4_I0_O)        0.105     7.949 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.343     8.291    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568    14.582    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.246    14.828    
                         clock uncertainty           -0.035    14.792    
    RAMB18_X0Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.641    14.151    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 2.230ns (65.471%)  route 1.176ns (34.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.686     4.857    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y43         RAMB36E1                                     r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y43         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.982 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.802     7.784    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][0]
    SLICE_X9Y219                                                      r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/I1
    SLICE_X9Y219         LUT4 (Prop_lut4_I1_O)        0.105     7.889 r  bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.374     8.263    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.568    14.582    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.246    14.828    
                         clock uncertainty           -0.035    14.792    
    RAMB18_X0Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.641    14.151    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.476ns (41.659%)  route 2.067ns (58.341%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.712     4.883    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y221         FDRE (Prop_fdre_C_Q)         0.433     5.316 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/Q
                         net (fo=3, routed)           0.828     6.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_wr[1]
    SLICE_X2Y219                                                      r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1__3/I2
    SLICE_X2Y219         LUT4 (Prop_lut4_I2_O)        0.105     6.249 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1__3/O
                         net (fo=1, routed)           0.000     6.249    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_0[0]
    SLICE_X2Y219                                                      r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/S[0]
    SLICE_X2Y219         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.672 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.672    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X2Y220                                                      r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CI
    SLICE_X2Y220         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.879 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=2, routed)           0.797     7.677    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp2
    SLICE_X6Y219                                                      r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_i_i_1/I3
    SLICE_X6Y219         LUT4 (Prop_lut4_I3_O)        0.308     7.985 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_i_i_1/O
                         net (fo=2, routed)           0.441     8.426    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i0
    SLICE_X7Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600    14.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230    14.844    
                         clock uncertainty           -0.035    14.809    
    SLICE_X7Y219         FDRE (Setup_fdre_C_D)       -0.225    14.584    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.730     2.071    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y221         FDRE (Prop_fdre_C_Q)         0.141     2.212 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.267    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.006     2.463    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.392     2.071    
    SLICE_X1Y221         FDRE (Hold_fdre_C_D)         0.075     2.146    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.730     2.071    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y222         FDRE (Prop_fdre_C_Q)         0.141     2.212 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     2.267    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X1Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.005     2.462    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.391     2.071    
    SLICE_X1Y222         FDRE (Hold_fdre_C_D)         0.075     2.146    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.734     2.075    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X1Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y217         FDRE (Prop_fdre_C_Q)         0.141     2.216 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.271    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X1Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.010     2.467    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X1Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.392     2.075    
    SLICE_X1Y217         FDRE (Hold_fdre_C_D)         0.075     2.150    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.730     2.071    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y221         FDRE (Prop_fdre_C_Q)         0.141     2.212 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.267    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.006     2.463    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.392     2.071    
    SLICE_X1Y221         FDRE (Hold_fdre_C_D)         0.071     2.142    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.728     2.069    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDRE (Prop_fdre_C_Q)         0.141     2.210 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.064     2.274    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X4Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.004     2.461    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.392     2.069    
    SLICE_X4Y221         FDRE (Hold_fdre_C_D)         0.075     2.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.141     2.215 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     2.279    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.009     2.466    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.392     2.074    
    SLICE_X0Y218         FDRE (Hold_fdre_C_D)         0.075     2.149    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.141ns (63.063%)  route 0.083ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.141     2.215 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=3, routed)           0.083     2.297    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg_n_0_[0]
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.009     2.466    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.392     2.074    
    SLICE_X0Y218         FDRE (Hold_fdre_C_D)         0.078     2.152    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.730     2.071    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y222         FDRE (Prop_fdre_C_Q)         0.164     2.235 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.290    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.005     2.462    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.391     2.071    
    SLICE_X2Y222         FDRE (Hold_fdre_C_D)         0.064     2.135    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.730     2.071    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y222         FDRE (Prop_fdre_C_Q)         0.164     2.235 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     2.290    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.005     2.462    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.391     2.071    
    SLICE_X2Y222         FDRE (Hold_fdre_C_D)         0.064     2.135    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.730     2.071    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y221         FDRE (Prop_fdre_C_Q)         0.164     2.235 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.290    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X2Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.006     2.463    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.392     2.071    
    SLICE_X2Y221         FDRE (Hold_fdre_C_D)         0.060     2.131    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y89    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y89    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y88    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y43    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y43    bram/bram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y221    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y221    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y222    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y222    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y217   async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y217   async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y217   async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y217   async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y216    controller/addr_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y219    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y216    controller/addr_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y216    controller/addr_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y216    controller/addr_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y216    controller/addr_counter_reg[4]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y217   async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y217   async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y217   async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y217   async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y221    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y221    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y221    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y222    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y222    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y222    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 p2s/serial_data_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            serial_data
                            (output port clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 1.887ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        -4.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.556     4.182    p2s/clk_200mhz_IBUF_BUFG
    OLOGIC_X0Y178        FDCE                                         r  p2s/serial_data_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y178        FDCE (Prop_fdce_C_Q)         0.418     4.600 r  p2s/serial_data_reg/Q
                         net (fo=1, routed)           0.001     4.601    serial_data_OBUF
    J20                                                               r  serial_data_OBUF_inst/I
    J20                  OBUF (Prop_obuf_I_O)         1.469     6.070 r  serial_data_OBUF_inst/O
                         net (fo=0)                   0.000     6.070    serial_data
    J20                                                               r  serial_data (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                 1.200     6.165    
  -------------------------------------------------------------------
                         required time                          6.165    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 p2s/serial_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            serial_valid
                            (output port clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 1.884ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        -4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.554     4.180    p2s/clk_200mhz_IBUF_BUFG
    OLOGIC_X0Y173        FDCE                                         r  p2s/serial_valid_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y173        FDCE (Prop_fdce_C_Q)         0.418     4.598 r  p2s/serial_valid_reg/Q
                         net (fo=1, routed)           0.001     4.599    serial_valid_OBUF
    K19                                                               r  serial_valid_OBUF_inst/I
    K19                  OBUF (Prop_obuf_I_O)         1.466     6.065 r  serial_valid_OBUF_inst/O
                         net (fo=0)                   0.000     6.065    serial_valid
    K19                                                               r  serial_valid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                 1.200     6.165    
  -------------------------------------------------------------------
                         required time                          6.165    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 img_proc/sobel/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][51][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.379ns (8.866%)  route 3.896ns (91.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 8.940 - 5.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.635     4.261    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X26Y227        FDCE                                         r  img_proc/sobel/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y227        FDCE (Prop_fdce_C_Q)         0.379     4.640 r  img_proc/sobel/pixel_out_reg[6]/Q
                         net (fo=62, routed)          3.896     8.536    img_proc/pool/u_avg_pooling/Q[6]
    SLICE_X3Y198         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][51][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.445     8.940    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X3Y198         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][51][6]/C
                         clock pessimism              0.137     9.077    
                         clock uncertainty           -0.035     9.042    
    SLICE_X3Y198         FDCE (Setup_fdce_C_D)       -0.042     9.000    img_proc/pool/u_avg_pooling/row_buffer_reg[1][51][6]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][41][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 2.125ns (48.243%)  route 2.280ns (51.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 9.096 - 5.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.679     4.305    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y88         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.430 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=64, routed)          2.280     8.709    img_proc/sobel/D[0]
    SLICE_X7Y231         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][41][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.601     9.096    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X7Y231         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][41][0]/C
                         clock pessimism              0.204     9.300    
                         clock uncertainty           -0.035     9.265    
    SLICE_X7Y231         FDCE (Setup_fdce_C_D)       -0.047     9.218    img_proc/sobel/line_buffer_reg[2][41][0]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][62][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 2.125ns (48.489%)  route 2.257ns (51.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 9.089 - 5.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.679     4.305    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y88         RAMB18E1                                     r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y88         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     6.430 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=64, routed)          2.257     8.687    img_proc/sobel/D[2]
    SLICE_X7Y224         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][62][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.594     9.089    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X7Y224         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][62][2]/C
                         clock pessimism              0.204     9.293    
                         clock uncertainty           -0.035     9.258    
    SLICE_X7Y224         FDCE (Setup_fdce_C_D)       -0.059     9.199    img_proc/sobel/line_buffer_reg[2][62][2]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 img_proc/sobel/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][8][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.379ns (8.979%)  route 3.842ns (91.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 8.940 - 5.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.635     4.261    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X26Y227        FDCE                                         r  img_proc/sobel/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y227        FDCE (Prop_fdce_C_Q)         0.379     4.640 r  img_proc/sobel/pixel_out_reg[6]/Q
                         net (fo=62, routed)          3.842     8.482    img_proc/pool/u_avg_pooling/Q[6]
    SLICE_X1Y198         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.445     8.940    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X1Y198         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][8][6]/C
                         clock pessimism              0.137     9.077    
                         clock uncertainty           -0.035     9.042    
    SLICE_X1Y198         FDCE (Setup_fdce_C_D)       -0.047     8.995    img_proc/pool/u_avg_pooling/row_buffer_reg[1][8][6]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 img_proc/sobel/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][58][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.379ns (9.141%)  route 3.767ns (90.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 8.870 - 5.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.633     4.259    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X26Y226        FDCE                                         r  img_proc/sobel/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y226        FDCE (Prop_fdce_C_Q)         0.379     4.638 r  img_proc/sobel/pixel_out_reg[0]/Q
                         net (fo=62, routed)          3.767     8.405    img_proc/pool/u_avg_pooling/Q[0]
    SLICE_X11Y199        FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][58][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.375     8.870    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X11Y199        FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][58][0]/C
                         clock pessimism              0.137     9.007    
                         clock uncertainty           -0.035     8.972    
    SLICE_X11Y199        FDCE (Setup_fdce_C_D)       -0.047     8.925    img_proc/pool/u_avg_pooling/row_buffer_reg[1][58][0]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 img_proc/sobel/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][48][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.379ns (8.997%)  route 3.834ns (91.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 8.937 - 5.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.633     4.259    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X26Y226        FDCE                                         r  img_proc/sobel/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y226        FDCE (Prop_fdce_C_Q)         0.379     4.638 r  img_proc/sobel/pixel_out_reg[1]/Q
                         net (fo=62, routed)          3.834     8.472    img_proc/pool/u_avg_pooling/Q[1]
    SLICE_X7Y197         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][48][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.442     8.937    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X7Y197         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][48][1]/C
                         clock pessimism              0.137     9.074    
                         clock uncertainty           -0.035     9.039    
    SLICE_X7Y197         FDCE (Setup_fdce_C_D)       -0.047     8.992    img_proc/pool/u_avg_pooling/row_buffer_reg[1][48][1]
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 img_proc/sobel/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][13][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.379ns (8.513%)  route 4.073ns (91.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.107ns = ( 9.107 - 5.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.635     4.261    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X26Y227        FDCE                                         r  img_proc/sobel/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y227        FDCE (Prop_fdce_C_Q)         0.379     4.640 r  img_proc/sobel/pixel_out_reg[6]/Q
                         net (fo=62, routed)          4.073     8.713    img_proc/pool/u_avg_pooling/Q[6]
    SLICE_X0Y200         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.612     9.107    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X0Y200         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][13][6]/C
                         clock pessimism              0.204     9.311    
                         clock uncertainty           -0.035     9.276    
    SLICE_X0Y200         FDCE (Setup_fdce_C_D)       -0.042     9.234    img_proc/pool/u_avg_pooling/row_buffer_reg[1][13][6]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 img_proc/sobel/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][43][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.379ns (8.574%)  route 4.041ns (91.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 9.103 - 5.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.635     4.261    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X26Y227        FDCE                                         r  img_proc/sobel/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y227        FDCE (Prop_fdce_C_Q)         0.379     4.640 r  img_proc/sobel/pixel_out_reg[5]/Q
                         net (fo=62, routed)          4.041     8.681    img_proc/pool/u_avg_pooling/Q[5]
    SLICE_X4Y208         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][43][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.608     9.103    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X4Y208         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][43][5]/C
                         clock pessimism              0.204     9.307    
                         clock uncertainty           -0.035     9.272    
    SLICE_X4Y208         FDCE (Setup_fdce_C_D)       -0.042     9.230    img_proc/pool/u_avg_pooling/row_buffer_reg[1][43][5]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  0.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 img_proc/pool/u_avg_pooling/row_buffer_reg[1][16][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[0][16][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.554%)  route 0.198ns (58.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.709     1.761    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X17Y204        FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][16][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y204        FDCE (Prop_fdce_C_Q)         0.141     1.902 r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][16][1]/Q
                         net (fo=3, routed)           0.198     2.101    img_proc/pool/u_avg_pooling/row_buffer_reg[1][16]_215[1]
    SLICE_X19Y198        FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.895     2.043    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X19Y198        FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][16][1]/C
                         clock pessimism             -0.101     1.942    
    SLICE_X19Y198        FDCE (Hold_fdce_C_D)         0.066     2.008    img_proc/pool/u_avg_pooling/row_buffer_reg[0][16][1]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 img_proc/pool/u_avg_pooling/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.sm1/gram.gsms[1].gv4.srl16/D
                            (rising edge-triggered cell SRLC16E clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.639%)  route 0.230ns (58.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.712     1.764    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X14Y200        FDCE                                         r  img_proc/pool/u_avg_pooling/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y200        FDCE (Prop_fdce_C_Q)         0.164     1.928 r  img_proc/pool/u_avg_pooling/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.230     2.158    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.sm1/din[1]
    SLICE_X14Y199        SRLC16E                                      r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.sm1/gram.gsms[1].gv4.srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.896     2.044    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.sm1/clk
    SLICE_X14Y199        SRLC16E                                      r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.sm1/gram.gsms[1].gv4.srl16/CLK
                         clock pessimism             -0.101     1.943    
    SLICE_X14Y199        SRLC16E (Hold_srlc16e_CLK_D)
                                                      0.102     2.045    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.sm1/gram.gsms[1].gv4.srl16
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.702     1.754    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y220        FDRE (Prop_fdre_C_Q)         0.141     1.895 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.951    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.976     2.124    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.370     1.754    
    SLICE_X11Y220        FDRE (Hold_fdre_C_D)         0.078     1.832    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 img_proc/pool/u_avg_pooling/row_buffer_reg[0][1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/window_reg[0][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.293ns (49.826%)  route 0.295ns (50.174%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.650     1.702    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X4Y196         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y196         FDCE (Prop_fdce_C_Q)         0.141     1.843 r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][1][4]/Q
                         net (fo=2, routed)           0.064     1.907    img_proc/pool/u_avg_pooling/row_buffer_reg[0][1]_264[4]
    SLICE_X5Y196                                                      r  img_proc/pool/u_avg_pooling/window[0][0][4]_i_5/I5
    SLICE_X5Y196         LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  img_proc/pool/u_avg_pooling/window[0][0][4]_i_5/O
                         net (fo=1, routed)           0.231     2.183    img_proc/pool/u_avg_pooling/window[0][0][4]_i_5_n_0
    SLICE_X3Y202                                                      r  img_proc/pool/u_avg_pooling/window[0][0][4]_i_2/I1
    SLICE_X3Y202         LUT6 (Prop_lut6_I1_O)        0.045     2.228 r  img_proc/pool/u_avg_pooling/window[0][0][4]_i_2/O
                         net (fo=1, routed)           0.000     2.228    img_proc/pool/u_avg_pooling/window[0][0][4]_i_2_n_0
    SLICE_X3Y202                                                      r  img_proc/pool/u_avg_pooling/window_reg[0][0][4]_i_1/I0
    SLICE_X3Y202         MUXF7 (Prop_muxf7_I0_O)      0.062     2.290 r  img_proc/pool/u_avg_pooling/window_reg[0][0][4]_i_1/O
                         net (fo=1, routed)           0.000     2.290    img_proc/pool/u_avg_pooling/window_reg[0][0][4]_i_1_n_0
    SLICE_X3Y202         FDCE                                         r  img_proc/pool/u_avg_pooling/window_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.019     2.167    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X3Y202         FDCE                                         r  img_proc/pool/u_avg_pooling/window_reg[0][0][4]/C
                         clock pessimism             -0.101     2.066    
    SLICE_X3Y202         FDCE (Hold_fdce_C_D)         0.105     2.171    img_proc/pool/u_avg_pooling/window_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 img_proc/pool/u_avg_pooling/row_buffer_reg[0][2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/window_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.316ns (53.892%)  route 0.270ns (46.108%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.652     1.704    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X2Y199         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDCE (Prop_fdce_C_Q)         0.164     1.868 r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][2][5]/Q
                         net (fo=2, routed)           0.134     2.002    img_proc/pool/u_avg_pooling/row_buffer_reg[0][2]_265[5]
    SLICE_X1Y199                                                      r  img_proc/pool/u_avg_pooling/window[0][0][5]_i_5/I3
    SLICE_X1Y199         LUT6 (Prop_lut6_I3_O)        0.045     2.047 r  img_proc/pool/u_avg_pooling/window[0][0][5]_i_5/O
                         net (fo=1, routed)           0.137     2.183    img_proc/pool/u_avg_pooling/window[0][0][5]_i_5_n_0
    SLICE_X1Y201                                                      r  img_proc/pool/u_avg_pooling/window[0][0][5]_i_2/I1
    SLICE_X1Y201         LUT6 (Prop_lut6_I1_O)        0.045     2.228 r  img_proc/pool/u_avg_pooling/window[0][0][5]_i_2/O
                         net (fo=1, routed)           0.000     2.228    img_proc/pool/u_avg_pooling/window[0][0][5]_i_2_n_0
    SLICE_X1Y201                                                      r  img_proc/pool/u_avg_pooling/window_reg[0][0][5]_i_1/I0
    SLICE_X1Y201         MUXF7 (Prop_muxf7_I0_O)      0.062     2.290 r  img_proc/pool/u_avg_pooling/window_reg[0][0][5]_i_1/O
                         net (fo=1, routed)           0.000     2.290    img_proc/pool/u_avg_pooling/window_reg[0][0][5]_i_1_n_0
    SLICE_X1Y201         FDCE                                         r  img_proc/pool/u_avg_pooling/window_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.019     2.167    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X1Y201         FDCE                                         r  img_proc/pool/u_avg_pooling/window_reg[0][0][5]/C
                         clock pessimism             -0.101     2.066    
    SLICE_X1Y201         FDCE (Hold_fdce_C_D)         0.105     2.171    img_proc/pool/u_avg_pooling/window_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.702     1.754    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y220        FDRE (Prop_fdre_C_Q)         0.141     1.895 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.951    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.976     2.124    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.370     1.754    
    SLICE_X11Y220        FDRE (Hold_fdre_C_D)         0.076     1.830    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.703     1.755    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_fdre_C_Q)         0.141     1.896 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.952    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.977     2.125    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.370     1.755    
    SLICE_X11Y219        FDRE (Hold_fdre_C_D)         0.075     1.830    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.702     1.754    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y220        FDRE (Prop_fdre_C_Q)         0.141     1.895 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.951    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.976     2.124    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.370     1.754    
    SLICE_X11Y220        FDRE (Hold_fdre_C_D)         0.075     1.829    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.700     1.752    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y220        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.949    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X17Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.975     2.123    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.371     1.752    
    SLICE_X17Y220        FDRE (Hold_fdre_C_D)         0.075     1.827    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 img_proc/pool/u_avg_pooling/row_buffer_reg[1][59][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[0][59][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.484%)  route 0.188ns (59.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.712     1.764    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X9Y201         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][59][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y201         FDCE (Prop_fdce_C_Q)         0.128     1.892 r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][59][6]/Q
                         net (fo=3, routed)           0.188     2.081    img_proc/pool/u_avg_pooling/row_buffer_reg[1][59]_258[6]
    SLICE_X9Y198         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][59][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.896     2.044    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X9Y198         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][59][6]/C
                         clock pessimism             -0.101     1.943    
    SLICE_X9Y198         FDCE (Hold_fdce_C_D)         0.016     1.959    img_proc/pool/u_avg_pooling/row_buffer_reg[0][59][6]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB18_X0Y88    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  clk_200mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.474         5.000       3.526      OLOGIC_X0Y178   p2s/serial_data_reg/C
Min Period        n/a     FDCE/C              n/a            1.474         5.000       3.526      OLOGIC_X0Y173   p2s/serial_valid_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X19Y200   img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X4Y207    img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X26Y204   img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X5Y202    img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X1Y211    img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X4Y204    img_proc/pool/u_avg_pooling/row_buffer_reg[0][26][6]/C
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X14Y190   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[1].sms/gram.gsms[7].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X14Y189   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[2].sms/gram.gsms[7].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X12Y191   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[3].sms/gram.gsms[3].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X12Y189   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[3].sms/gram.gsms[7].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X12Y190   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[4].sms/gram.gsms[3].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X10Y191   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[4].sms/gram.gsms[4].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y193    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[4].sms/gram.gsms[5].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X10Y189   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[4].sms/gram.gsms[7].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y190    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[5].sms/gram.gsms[3].gv4.srl16/CLK
Low Pulse Width   Slow    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y191    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[5].sms/gram.gsms[5].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X14Y189   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[2].sms/gram.gsms[7].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X12Y189   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[3].sms/gram.gsms[7].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X18Y192   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[4].sms/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X10Y189   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[4].sms/gram.gsms[7].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X16Y192   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[5].sms/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y190    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[5].sms/gram.gsms[3].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y191    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[5].sms/gram.gsms[5].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X18Y191   p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[5].sms/gram.gsms[6].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y192    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[6].sms/gram.gsms[3].gv4.srl16/CLK
High Pulse Width  Fast    SRLC16E/CLK         n/a            0.854         2.500       1.646      SLICE_X6Y192    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsms.gsms[6].sms/gram.gsms[4].gv4.srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        7.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.484ns (28.052%)  route 1.241ns (71.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.437     6.612    controller/fifo_wr_en_reg_0
    SLICE_X7Y216         FDCE                                         f  controller/addr_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.603    14.617    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  controller/addr_counter_reg[1]/C
                         clock pessimism              0.230    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X7Y216         FDCE (Recov_fdce_C_CLR)     -0.331    14.481    controller/addr_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.484ns (28.052%)  route 1.241ns (71.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.437     6.612    controller/fifo_wr_en_reg_0
    SLICE_X7Y216         FDCE                                         f  controller/addr_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.603    14.617    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  controller/addr_counter_reg[2]/C
                         clock pessimism              0.230    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X7Y216         FDCE (Recov_fdce_C_CLR)     -0.331    14.481    controller/addr_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.484ns (28.052%)  route 1.241ns (71.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.437     6.612    controller/fifo_wr_en_reg_0
    SLICE_X7Y216         FDCE                                         f  controller/addr_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.603    14.617    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  controller/addr_counter_reg[3]/C
                         clock pessimism              0.230    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X7Y216         FDCE (Recov_fdce_C_CLR)     -0.331    14.481    controller/addr_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.484ns (28.052%)  route 1.241ns (71.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.437     6.612    controller/fifo_wr_en_reg_0
    SLICE_X7Y216         FDCE                                         f  controller/addr_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.603    14.617    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  controller/addr_counter_reg[4]/C
                         clock pessimism              0.230    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X7Y216         FDCE (Recov_fdce_C_CLR)     -0.331    14.481    controller/addr_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.484ns (28.052%)  route 1.241ns (71.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.437     6.612    controller/fifo_wr_en_reg_0
    SLICE_X7Y216         FDCE                                         f  controller/addr_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.603    14.617    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  controller/addr_counter_reg[5]/C
                         clock pessimism              0.230    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X7Y216         FDCE (Recov_fdce_C_CLR)     -0.331    14.481    controller/addr_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.484ns (28.052%)  route 1.241ns (71.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.437     6.612    controller/fifo_wr_en_reg_0
    SLICE_X7Y216         FDCE                                         f  controller/addr_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.603    14.617    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  controller/addr_counter_reg[6]/C
                         clock pessimism              0.230    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X7Y216         FDCE (Recov_fdce_C_CLR)     -0.331    14.481    controller/addr_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.484ns (28.052%)  route 1.241ns (71.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.437     6.612    controller/fifo_wr_en_reg_0
    SLICE_X7Y216         FDCE                                         f  controller/addr_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.603    14.617    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  controller/addr_counter_reg[9]/C
                         clock pessimism              0.230    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X7Y216         FDCE (Recov_fdce_C_CLR)     -0.331    14.481    controller/addr_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.484ns (27.929%)  route 1.249ns (72.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 14.615 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.444     6.620    controller/fifo_wr_en_reg_0
    SLICE_X6Y218         FDCE                                         f  controller/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.601    14.615    controller/clk_100mhz_IBUF_BUFG
    SLICE_X6Y218         FDCE                                         r  controller/state_reg[1]/C
                         clock pessimism              0.230    14.845    
                         clock uncertainty           -0.035    14.810    
    SLICE_X6Y218         FDCE (Recov_fdce_C_CLR)     -0.292    14.518    controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.484ns (28.724%)  route 1.201ns (71.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.396     6.572    controller/fifo_wr_en_reg_0
    SLICE_X7Y217         FDCE                                         f  controller/addr_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.602    14.616    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y217         FDCE                                         r  controller/addr_counter_reg[10]/C
                         clock pessimism              0.230    14.846    
                         clock uncertainty           -0.035    14.811    
    SLICE_X7Y217         FDCE (Recov_fdce_C_CLR)     -0.331    14.480    controller/addr_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.484ns (28.724%)  route 1.201ns (71.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.379     5.266 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.805     6.071    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.105     6.176 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.396     6.572    controller/fifo_wr_en_reg_0
    SLICE_X7Y217         FDCE                                         f  controller/addr_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.602    14.616    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y217         FDCE                                         r  controller/addr_counter_reg[11]/C
                         clock pessimism              0.230    14.846    
                         clock uncertainty           -0.035    14.811    
    SLICE_X7Y217         FDCE (Recov_fdce_C_CLR)     -0.331    14.480    controller/addr_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  7.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/fifo_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.198%)  route 0.524ns (73.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.185     2.784    controller/fifo_wr_en_reg_0
    SLICE_X6Y218         FDCE                                         f  controller/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.007     2.464    controller/clk_100mhz_IBUF_BUFG
    SLICE_X6Y218         FDCE                                         r  controller/fifo_wr_en_reg/C
                         clock pessimism             -0.354     2.110    
    SLICE_X6Y218         FDCE (Remov_fdce_C_CLR)     -0.067     2.043    controller/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.198%)  route 0.524ns (73.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.185     2.784    controller/fifo_wr_en_reg_0
    SLICE_X6Y218         FDCE                                         f  controller/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.007     2.464    controller/clk_100mhz_IBUF_BUFG
    SLICE_X6Y218         FDCE                                         r  controller/state_reg[0]/C
                         clock pessimism             -0.354     2.110    
    SLICE_X6Y218         FDCE (Remov_fdce_C_CLR)     -0.067     2.043    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.198%)  route 0.524ns (73.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.185     2.784    controller/fifo_wr_en_reg_0
    SLICE_X6Y218         FDCE                                         f  controller/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.007     2.464    controller/clk_100mhz_IBUF_BUFG
    SLICE_X6Y218         FDCE                                         r  controller/state_reg[1]/C
                         clock pessimism             -0.354     2.110    
    SLICE_X6Y218         FDCE (Remov_fdce_C_CLR)     -0.067     2.043    controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.642%)  route 0.539ns (74.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.201     2.799    controller/fifo_wr_en_reg_0
    SLICE_X6Y216         FDCE                                         f  controller/addr_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.009     2.466    controller/clk_100mhz_IBUF_BUFG
    SLICE_X6Y216         FDCE                                         r  controller/addr_counter_reg[0]/C
                         clock pessimism             -0.354     2.112    
    SLICE_X6Y216         FDCE (Remov_fdce_C_CLR)     -0.067     2.045    controller/addr_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.087%)  route 0.527ns (73.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.188     2.787    controller/fifo_wr_en_reg_0
    SLICE_X7Y217         FDCE                                         f  controller/addr_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.008     2.465    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y217         FDCE                                         r  controller/addr_counter_reg[10]/C
                         clock pessimism             -0.354     2.111    
    SLICE_X7Y217         FDCE (Remov_fdce_C_CLR)     -0.092     2.019    controller/addr_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.087%)  route 0.527ns (73.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.188     2.787    controller/fifo_wr_en_reg_0
    SLICE_X7Y217         FDCE                                         f  controller/addr_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.008     2.465    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y217         FDCE                                         r  controller/addr_counter_reg[11]/C
                         clock pessimism             -0.354     2.111    
    SLICE_X7Y217         FDCE (Remov_fdce_C_CLR)     -0.092     2.019    controller/addr_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.087%)  route 0.527ns (73.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.188     2.787    controller/fifo_wr_en_reg_0
    SLICE_X7Y217         FDCE                                         f  controller/addr_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.008     2.465    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y217         FDCE                                         r  controller/addr_counter_reg[7]/C
                         clock pessimism             -0.354     2.111    
    SLICE_X7Y217         FDCE (Remov_fdce_C_CLR)     -0.092     2.019    controller/addr_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.087%)  route 0.527ns (73.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.188     2.787    controller/fifo_wr_en_reg_0
    SLICE_X7Y217         FDCE                                         f  controller/addr_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.008     2.465    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y217         FDCE                                         r  controller/addr_counter_reg[8]/C
                         clock pessimism             -0.354     2.111    
    SLICE_X7Y217         FDCE (Remov_fdce_C_CLR)     -0.092     2.019    controller/addr_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.642%)  route 0.539ns (74.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.201     2.799    controller/fifo_wr_en_reg_0
    SLICE_X7Y216         FDCE                                         f  controller/addr_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.009     2.466    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  controller/addr_counter_reg[1]/C
                         clock pessimism             -0.354     2.112    
    SLICE_X7Y216         FDCE (Remov_fdce_C_CLR)     -0.092     2.020    controller/addr_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 reset_sync_100/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/addr_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.642%)  route 0.539ns (74.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  reset_sync_100/sync_reg_reg[1]/Q
                         net (fo=2, routed)           0.339     2.553    reset_sync_100/sync_reg_reg_n_0_[1]
    SLICE_X6Y218                                                      r  reset_sync_100/state[1]_i_2/I0
    SLICE_X6Y218         LUT1 (Prop_lut1_I0_O)        0.045     2.598 f  reset_sync_100/state[1]_i_2/O
                         net (fo=15, routed)          0.201     2.799    controller/fifo_wr_en_reg_0
    SLICE_X7Y216         FDCE                                         f  controller/addr_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.009     2.466    controller/clk_100mhz_IBUF_BUFG
    SLICE_X7Y216         FDCE                                         r  controller/addr_counter_reg[2]/C
                         clock pessimism             -0.354     2.112    
    SLICE_X7Y216         FDCE (Remov_fdce_C_CLR)     -0.092     2.020    controller/addr_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.779    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][1][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.965     8.140    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y245        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y245        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][1][1]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y245        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][2][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.965     8.140    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y245        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y245        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][2][1]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y245        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][2][1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][3][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.965     8.140    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y245        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y245        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][3][1]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y245        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][3][1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][3][7]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.965     8.140    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y245        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y245        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][3][7]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y245        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][3][7]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][4][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.965     8.140    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y245        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y245        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][4][1]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y245        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][4][1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][5][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.965     8.140    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y245        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y245        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][5][1]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y245        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][5][1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][6][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.965     8.140    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y245        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y245        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][6][1]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y245        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][6][1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][9][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.965     8.140    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y245        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][9][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y245        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][9][1]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y245        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][9][1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][7][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.484ns (12.775%)  route 3.305ns (87.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.960     8.134    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y246        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y246        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][7][1]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y246        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][7][1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][22][7]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.484ns (12.933%)  route 3.258ns (87.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 9.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.913     8.088    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y242        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][22][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.541     9.036    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y242        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][22][7]/C
                         clock pessimism              0.204     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X13Y242        FDCE (Recov_fdce_C_CLR)     -0.331     8.874    img_proc/sobel/line_buffer_reg[0][22][7]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][40][10]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.570%)  route 0.337ns (64.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.736     1.788    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     2.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.045     2.115 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        0.197     2.311    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X2Y212         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][40][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.014     2.162    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X2Y212         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][40][10]/C
                         clock pessimism             -0.358     1.804    
    SLICE_X2Y212         FDCE (Remov_fdce_C_CLR)     -0.067     1.737    img_proc/pool/u_avg_pooling/row_buffer_reg[1][40][10]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][44][10]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.988%)  route 0.378ns (67.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.736     1.788    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     2.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.045     2.115 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        0.238     2.352    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X6Y214         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][44][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.011     2.159    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X6Y214         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][44][10]/C
                         clock pessimism             -0.334     1.825    
    SLICE_X6Y214         FDCE (Remov_fdce_C_CLR)     -0.067     1.758    img_proc/pool/u_avg_pooling/row_buffer_reg[1][44][10]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][28][5]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.570%)  route 0.337ns (64.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.736     1.788    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     2.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.045     2.115 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        0.197     2.311    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X3Y212         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][28][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.014     2.162    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X3Y212         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][28][5]/C
                         clock pessimism             -0.358     1.804    
    SLICE_X3Y212         FDCE (Remov_fdce_C_CLR)     -0.092     1.712    img_proc/pool/u_avg_pooling/row_buffer_reg[1][28][5]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][19][5]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.879%)  route 0.363ns (66.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.736     1.788    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     2.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.045     2.115 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        0.223     2.337    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X4Y214         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][19][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.011     2.159    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X4Y214         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][19][5]/C
                         clock pessimism             -0.334     1.825    
    SLICE_X4Y214         FDCE (Remov_fdce_C_CLR)     -0.092     1.733    img_proc/pool/u_avg_pooling/row_buffer_reg[1][19][5]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][38][10]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.988%)  route 0.378ns (67.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.736     1.788    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     2.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.045     2.115 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        0.238     2.352    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X7Y214         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][38][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.011     2.159    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X7Y214         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][38][10]/C
                         clock pessimism             -0.334     1.825    
    SLICE_X7Y214         FDCE (Remov_fdce_C_CLR)     -0.092     1.733    img_proc/pool/u_avg_pooling/row_buffer_reg[1][38][10]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.022%)  route 0.699ns (78.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y195         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.141     1.843 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     2.010    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y195                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X5Y195         LUT3 (Prop_lut3_I1_O)        0.045     2.055 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.532     2.587    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/AR[0]
    SLICE_X16Y201        FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.987     2.135    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/clk
    SLICE_X16Y201        FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[0]/C
                         clock pessimism             -0.101     2.034    
    SLICE_X16Y201        FDCE (Remov_fdce_C_CLR)     -0.067     1.967    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.022%)  route 0.699ns (78.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y195         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.141     1.843 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     2.010    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y195                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X5Y195         LUT3 (Prop_lut3_I1_O)        0.045     2.055 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.532     2.587    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/AR[0]
    SLICE_X17Y201        FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.987     2.135    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/clk
    SLICE_X17Y201        FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.101     2.034    
    SLICE_X17Y201        FDCE (Remov_fdce_C_CLR)     -0.092     1.942    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.022%)  route 0.699ns (78.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y195         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.141     1.843 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     2.010    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y195                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X5Y195         LUT3 (Prop_lut3_I1_O)        0.045     2.055 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.532     2.587    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/AR[0]
    SLICE_X17Y201        FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.987     2.135    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/clk
    SLICE_X17Y201        FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_i_reg/C
                         clock pessimism             -0.101     2.034    
    SLICE_X17Y201        FDCE (Remov_fdce_C_CLR)     -0.092     1.942    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.022%)  route 0.699ns (78.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.650     1.702    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y195         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.141     1.843 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     2.010    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y195                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X5Y195         LUT3 (Prop_lut3_I1_O)        0.045     2.055 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.532     2.587    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/AR[0]
    SLICE_X17Y201        FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.987     2.135    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/clk
    SLICE_X17Y201        FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.101     2.034    
    SLICE_X17Y201        FDPE (Remov_fdpe_C_PRE)     -0.095     1.939    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][18][5]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.296%)  route 0.428ns (69.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.736     1.788    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     2.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.045     2.115 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        0.288     2.402    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X5Y213         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][18][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.011     2.159    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X5Y213         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][18][5]/C
                         clock pessimism             -0.334     1.825    
    SLICE_X5Y213         FDCE (Remov_fdce_C_CLR)     -0.092     1.733    img_proc/pool/u_avg_pooling/row_buffer_reg[1][18][5]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.669    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_100/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.408ns  (logic 0.835ns (34.693%)  route 1.573ns (65.307%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.979     1.709    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.105     1.814 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.594     2.408    reset_sync_100/rst
    SLICE_X3Y218         FDCE                                         f  reset_sync_100/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.604     4.618    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_100/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.408ns  (logic 0.835ns (34.693%)  route 1.573ns (65.307%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.979     1.709    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.105     1.814 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.594     2.408    reset_sync_100/rst
    SLICE_X3Y218         FDCE                                         f  reset_sync_100/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.604     4.618    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.234ns  (logic 0.835ns (37.390%)  route 1.399ns (62.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               f  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.979     1.709    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      f  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.105     1.814 r  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.420     2.234    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X1Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.605     4.619    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X1Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.393ns (38.640%)  route 0.625ns (61.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               f  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.428     0.776    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      f  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.045     0.821 r  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.197     1.018    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X1Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.010     2.467    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X1Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_100/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.393ns (35.770%)  route 0.707ns (64.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.428     0.776    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.045     0.821 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.279     1.100    reset_sync_100/rst
    SLICE_X3Y218         FDCE                                         f  reset_sync_100/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.009     2.466    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_100/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.393ns (35.770%)  route 0.707ns (64.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.428     0.776    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.045     0.821 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.279     1.100    reset_sync_100/rst
    SLICE_X3Y218         FDCE                                         f  reset_sync_100/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.009     2.466    reset_sync_100/clk_100mhz_IBUF_BUFG
    SLICE_X3Y218         FDCE                                         r  reset_sync_100/sync_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200mhz
  To Clock:  clk_100mhz

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.949%)  route 0.483ns (56.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.712     4.338    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.379     4.717 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.483     5.200    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600     4.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.348ns (40.542%)  route 0.510ns (59.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.712     4.338    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.348     4.686 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.510     5.196    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600     4.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.379ns (44.198%)  route 0.479ns (55.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.712     4.338    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.379     4.717 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.479     5.195    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600     4.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.348ns (42.238%)  route 0.476ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.712     4.338    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.348     4.686 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.476     5.162    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600     4.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.348ns (42.706%)  route 0.467ns (57.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.712     4.338    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.348     4.686 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.467     5.153    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600     4.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.750ns  (logic 0.379ns (50.532%)  route 0.371ns (49.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.712     4.338    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.379     4.717 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.371     5.088    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600     4.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.379ns (51.145%)  route 0.362ns (48.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.712     4.338    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.379     4.717 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.362     5.079    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600     4.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.716ns  (logic 0.433ns (60.473%)  route 0.283ns (39.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.717     4.343    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y217         FDRE (Prop_fdre_C_Q)         0.433     4.776 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.283     5.059    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.604     4.618    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.379ns (52.976%)  route 0.336ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.711     4.337    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_fdre_C_Q)         0.379     4.716 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.336     5.052    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X1Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600     4.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.692ns  (logic 0.348ns (50.315%)  route 0.344ns (49.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.712     4.338    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.348     4.686 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.344     5.030    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726     0.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211     2.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.597     4.611    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.128%)  route 0.156ns (54.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.729     1.781    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.128     1.909 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.156     2.065    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.004     2.461    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.057%)  route 0.146ns (50.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.730     1.782    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.146     2.070    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X1Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.005     2.462    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.471%)  route 0.156ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.729     1.781    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.141     1.922 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.156     2.078    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.006     2.463    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.300%)  route 0.138ns (45.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.734     1.786    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y217         FDRE (Prop_fdre_C_Q)         0.164     1.950 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.138     2.088    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.009     2.466    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.476%)  route 0.176ns (55.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.729     1.781    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.141     1.922 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.176     2.098    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.005     2.462    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.154%)  route 0.199ns (60.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.729     1.781    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.128     1.909 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.199     2.108    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.006     2.463    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.480%)  route 0.223ns (63.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.729     1.781    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.128     1.909 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.223     2.132    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.005     2.462    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.016%)  route 0.211ns (59.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.729     1.781    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.141     1.922 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.211     2.134    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.005     2.462    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.551%)  route 0.216ns (60.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.729     1.781    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.141     1.922 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.216     2.138    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.006     2.463    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y221         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.938%)  route 0.238ns (65.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.729     1.781    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDRE (Prop_fdre_C_Q)         0.128     1.909 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.238     2.148    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.005     2.462    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y222         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_200/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.835ns (31.355%)  route 1.829ns (68.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.979     1.709    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.105     1.814 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.850     2.664    reset_sync_200/rst
    SLICE_X3Y214         FDCE                                         f  reset_sync_200/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.607     4.102    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_200/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.835ns (31.355%)  route 1.829ns (68.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.979     1.709    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.105     1.814 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.850     2.664    reset_sync_200/rst
    SLICE_X3Y214         FDCE                                         f  reset_sync_200/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.607     4.102    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.627ns  (logic 0.835ns (31.802%)  route 1.791ns (68.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               f  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.730     0.730 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.979     1.709    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      f  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.105     1.814 r  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.813     2.627    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.605     4.100    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.393ns (32.255%)  route 0.826ns (67.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               f  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.428     0.776    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      f  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.045     0.821 r  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.399     1.220    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.010     2.158    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y217         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_200/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.393ns (32.164%)  route 0.830ns (67.836%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.428     0.776    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.045     0.821 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.402     1.223    reset_sync_200/rst
    SLICE_X3Y214         FDCE                                         f  reset_sync_200/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.013     2.161    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_200/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.393ns (32.164%)  route 0.830ns (67.836%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F18                                                               r  reset_n_IBUF_inst/I
    F18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.428     0.776    reset_sync_200/reset_n_IBUF
    SLICE_X1Y218                                                      r  reset_sync_200/fifo_inst_i_1__0/I0
    SLICE_X1Y218         LUT1 (Prop_lut1_I0_O)        0.045     0.821 f  reset_sync_200/fifo_inst_i_1__0/O
                         net (fo=6, routed)           0.402     1.223    reset_sync_200/rst
    SLICE_X3Y214         FDCE                                         f  reset_sync_200/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.013     2.161    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100mhz
  To Clock:  clk_200mhz

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.433ns (48.601%)  route 0.458ns (51.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.645     4.816    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.433     5.249 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.458     5.707    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.533     4.028    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.398ns (44.934%)  route 0.488ns (55.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.645     4.816    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.398     5.214 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.488     5.702    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.533     4.028    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.379ns (48.661%)  route 0.400ns (51.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.716     4.887    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.379     5.266 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          0.400     5.666    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y216         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.606     4.101    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y216         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.817ns  (logic 0.433ns (53.009%)  route 0.384ns (46.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.645     4.816    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.433     5.249 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.384     5.633    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.534     4.029    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.433ns (53.897%)  route 0.370ns (46.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.647     4.818    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X10Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y219        FDRE (Prop_fdre_C_Q)         0.433     5.251 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.370     5.621    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y218        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.533     4.028    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y218        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.398ns (50.582%)  route 0.389ns (49.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.645     4.816    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.398     5.214 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.389     5.603    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.533     4.028    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.783ns  (logic 0.433ns (55.280%)  route 0.350ns (44.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.645     4.816    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.433     5.249 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.350     5.599    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.534     4.029    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.398ns (51.140%)  route 0.380ns (48.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.647     4.818    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X10Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y219        FDRE (Prop_fdre_C_Q)         0.398     5.216 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.380     5.596    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y218        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.533     4.028    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y218        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.398ns (53.239%)  route 0.350ns (46.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.645     4.816    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.398     5.214 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.350     5.564    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.533     4.028    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.379ns (52.828%)  route 0.338ns (47.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.646     4.817    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X17Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_fdre_C_Q)         0.379     5.196 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.338     5.535    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X17Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.531     4.026    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.091%)  route 0.158ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.701     2.042    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X17Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_fdre_C_Q)         0.141     2.183 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.158     2.341    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X17Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.975     2.123    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.593%)  route 0.157ns (51.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.702     2.043    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.148     2.191 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.157     2.347    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.976     2.124    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.129%)  route 0.173ns (53.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.702     2.043    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.148     2.191 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.173     2.364    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.976     2.124    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.926%)  route 0.174ns (54.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.703     2.044    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X10Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y219        FDRE (Prop_fdre_C_Q)         0.148     2.192 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.174     2.366    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y218        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.978     2.126    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y218        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.957%)  route 0.164ns (50.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.702     2.043    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.164     2.207 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.164     2.371    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.977     2.125    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.790%)  route 0.165ns (50.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.703     2.044    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X10Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y219        FDRE (Prop_fdre_C_Q)         0.164     2.208 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.165     2.373    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y218        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.978     2.126    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X12Y218        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.571%)  route 0.167ns (50.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.702     2.043    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.164     2.207 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.167     2.374    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.977     2.125    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y219        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.561%)  route 0.200ns (57.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.702     2.043    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.148     2.191 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.200     2.391    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.976     2.124    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.983%)  route 0.195ns (58.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.733     2.074    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y218         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.141     2.215 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          0.195     2.410    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y216         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.011     2.159    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y216         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.395%)  route 0.214ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.702     2.043    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y220         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE (Prop_fdre_C_Q)         0.164     2.207 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.214     2.421    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.976     2.124    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y220        FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.425ns  (logic 0.484ns (14.131%)  route 2.941ns (85.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.596     7.771    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y195         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.442     3.937    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y195         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.425ns  (logic 0.484ns (14.131%)  route 2.941ns (85.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.720     4.346    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.379     4.725 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.345     5.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.105     5.175 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        2.596     7.771    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y195         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     0.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     2.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.442     3.937    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y195         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.186ns (10.298%)  route 1.620ns (89.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.736     1.788    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     2.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.045     2.115 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        1.480     3.595    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y195         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y195         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.186ns (10.298%)  route 1.620ns (89.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.736     1.788    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X3Y214         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     2.070    img_proc/Q[0]
    SLICE_X3Y214                                                      r  img_proc/col_ptr[5]_i_3/I0
    SLICE_X3Y214         LUT1 (Prop_lut1_I0_O)        0.045     2.115 f  img_proc/col_ptr[5]_i_3/O
                         net (fo=3407, routed)        1.480     3.595    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y195         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.924     2.072    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y195         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





