Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun 27 09:03:23 2024
| Host         : azot running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |              18 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------+-----------------------------------+------------------+----------------+--------------+
|      Clock Signal      |          Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------+-----------------------------------+------------------+----------------+--------------+
|  db2/u1/slow_clk_reg_0 |                                |                                   |                1 |              1 |         1.00 |
| ~db2/u1/slow_clk_reg_0 |                                |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         |                                | tn/TxD_i_1_n_0                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | re/bit_counter                 | re/bit_counter[3]_i_1_n_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG         | tn/bit_counter                 | tn/bit_counter[3]_i_1__0_n_0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG         | tn/shiftright_register         |                                   |                1 |              4 |         4.00 |
| ~re/CLK                | state[1]_i_1_n_0               |                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG         | tn/shiftright_register         | tn/shiftright_register[8]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG         | re/shiftright_register         |                                   |                4 |              9 |         2.25 |
| ~re/CLK                |                                |                                   |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG         | re/baudrate_counter[0]_i_2_n_0 | re/baudrate_counter               |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG         |                                | tn/baudrate_counter[0]_i_1__0_n_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG         |                                |                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG         |                                | db2/u1/counter[0]_i_1_n_0         |                5 |             18 |         3.60 |
+------------------------+--------------------------------+-----------------------------------+------------------+----------------+--------------+


