# Design: Design T21 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work T21 -2002  $dsn/src/T21.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/T21.vhd
# Compile Entity "T21"
# Compile Architecture "T21" of Entity "T21"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => T21
# File: E:/_Project/System Digital/T21/T21/T21/src/T21.vhd
# Compile Architecture "T21" of Entity "T21"
# Error: COMP96_0078: T21.vhd : (55, 31): Unknown identifier "unsigned".
# Error: COMP96_0133: T21.vhd : (55, 31): Cannot find object declaration.
# Error: COMP96_0289: T21.vhd : (55, 31): Prefix of index must be an array.
# Error: COMP96_0149: T21.vhd : (55, 27): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0078: T21.vhd : (57, 27): Unknown identifier "unsigned".
# Error: COMP96_0133: T21.vhd : (57, 27): Cannot find object declaration.
# Error: COMP96_0289: T21.vhd : (57, 27): Prefix of index must be an array.
# Error: COMP96_0149: T21.vhd : (57, 27): Explicit type conversions are allowed between closely related types only.
# Compile failure 8 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work T21 -2002  $dsn/src/T21.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/T21.vhd
# Compile Entity "T21"
# Compile Architecture "T21" of Entity "T21"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work T21 -2002  $dsn/src/TestBench/t21_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T21.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/T21.vhd
# Compile Entity "T21"
# Compile Architecture "T21" of Entity "T21"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\t21_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_t21 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6585 kB (elbread=427 elab2=6019 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T21\T21\T21\src\wave.asdb
#  10:42 PM, Sunday, April 17, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t21_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t21 
# 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work T21 -2002  $dsn/src/TestBench/t21_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T21.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/T21.vhd
# Compile Entity "T21"
# Compile Architecture "T21" of Entity "T21"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\t21_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_t21 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6585 kB (elbread=427 elab2=6019 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T21\T21\T21\src\wave.asdb
#  10:48 PM, Sunday, April 17, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t21_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t21 
# 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work T21 -2002  $dsn/src/TestBench/t21_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T21.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/T21.vhd
# Compile Entity "T21"
# Compile Architecture "T21" of Entity "T21"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\t21_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_t21 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=427 elab2=4995 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T21\T21\T21\src\wave.asdb
#  10:57 PM, Sunday, April 17, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t21_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t21 
# 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\T21.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/T21.vhd
# Compile Entity "T21"
# Compile Architecture "T21" of Entity "T21"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\t21_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_t21 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=427 elab2=4995 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T21\T21\T21\src\wave.asdb
#  10:58 PM, Sunday, April 17, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t21_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t21 
# 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
run 20ns
# KERNEL: stopped at time: 20 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work T21 -2002  $dsn/src/TestBench/t21_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Error: COMP96_0015: TestBench/t21_TB.vhd : (42, 1): ';' expected.
# Error: COMP96_0019: TestBench/t21_TB.vhd : (44, 1): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/t21_TB.vhd : (44, 15): Design unit declaration expected.
# Error: COMP96_0018: TestBench/t21_TB.vhd : (47, 8): Identifier expected.
# Error: COMP96_0016: TestBench/t21_TB.vhd : (47, 15): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work T21 -2002  $dsn/src/TestBench/t21_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work T21 -2002  $dsn/src/TestBench/t21_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T21.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/T21.vhd
# Compile Entity "T21"
# Compile Architecture "T21" of Entity "T21"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\t21_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_t21 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=427 elab2=4995 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T21\T21\T21\src\wave.asdb
#  11:02 PM, Sunday, April 17, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t21_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t21 
# 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
run 20ns
# KERNEL: stopped at time: 20 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work T21 -2002  $dsn/src/TestBench/t21_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T21.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/T21.vhd
# Compile Entity "T21"
# Compile Architecture "T21" of Entity "T21"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\t21_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T21/T21/T21/src/TestBench/t21_TB.vhd
# Compile Entity "t21_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t21_tb"
# Compile Configuration "TESTBENCH_FOR_t21"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_t21 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5561 kB (elbread=427 elab2=4995 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T21\T21\T21\src\wave.asdb
#  11:07 PM, Sunday, April 17, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t21_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t21 
# 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T21/T21/T21/src/wave.asdb'.
run 20ns
# KERNEL: stopped at time: 20 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'E:/_Project/SystemDigital/T21/T21/T21/src/untitled.awc' connected to 'E:/_Project/SystemDigital/T21/T21/T21/src/untitled.asdb'.
# Adding file E:\_Project\SystemDigital\T21\T21\T21\src\untitled.asdb ... Done
# Adding file E:\_Project\SystemDigital\T21\T21\T21\src\untitled.awc ... Done
