#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jul  9 14:06:32 2021
# Process ID: 8344
# Current directory: V:/cpu/Minisys-1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20340 V:\cpu\Minisys-1_2\Minisys-1_2.xpr
# Log file: V:/cpu/Minisys-1_2/vivado.log
# Journal file: V:/cpu/Minisys-1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/cpu/Minisys-1_2/Minisys-1_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.973 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.973 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2730.523 ; gain = 1594.551
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/cpu/Minisys-1_2/Minisys-1_2.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: minisys
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [Synth 8-2611] redeclaration of ansi port ALU_Result is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/executs32.v:22]
WARNING: [Synth 8-2611] redeclaration of ansi port read_register_1_address is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/idecode32.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port opcplus4 is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ifetc32.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port ioread_data is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ioread.v:12]
WARNING: [Synth 8-2611] redeclaration of ansi port ledout is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/leds.v:14]
WARNING: [Synth 8-2611] redeclaration of ansi port write_data is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/memorio.v:20]
WARNING: [Synth 8-2611] redeclaration of ansi port switchrdata is not allowed [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/switchs.v:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3367.820 ; gain = 268.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'minisys' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/minisys.v:4]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (2#1) [V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_bmpg_0' [V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_bmpg_0' (3#1) [V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'programrom' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/programrom.v:3]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (4#1) [V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'programrom' (5#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/programrom.v:3]
INFO: [Synth 8-6157] synthesizing module 'Ifetc32' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ifetc32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Ifetc32' (6#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ifetc32.v:3]
INFO: [Synth 8-6157] synthesizing module 'Idecode32' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/idecode32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Idecode32' (7#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/idecode32.v:4]
WARNING: [Synth 8-7071] port 'read_register_1_address' of module 'Idecode32' is unconnected for instance 'idecode' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/minisys.v:120]
WARNING: [Synth 8-7023] instance 'idecode' of module 'Idecode32' has 14 connections declared, but only 13 given [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/minisys.v:120]
INFO: [Synth 8-6157] synthesizing module 'control32' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/control32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control32' (8#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/control32.v:3]
INFO: [Synth 8-6157] synthesizing module 'Executs32' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/executs32.v:4]
INFO: [Synth 8-226] default block is never used [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/executs32.v:78]
INFO: [Synth 8-6155] done synthesizing module 'Executs32' (9#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/executs32.v:4]
WARNING: [Synth 8-7071] port 'Jrn' of module 'Executs32' is unconnected for instance 'execute' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/minisys.v:159]
WARNING: [Synth 8-7023] instance 'execute' of module 'Executs32' has 15 connections declared, but only 14 given [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/minisys.v:159]
INFO: [Synth 8-6157] synthesizing module 'dmemory32' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/dmemory32.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram' (10#1) [V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmemory32' (11#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/dmemory32.v:3]
INFO: [Synth 8-6157] synthesizing module 'memorio' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/memorio.v:4]
INFO: [Synth 8-6155] done synthesizing module 'memorio' (12#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/memorio.v:4]
INFO: [Synth 8-6157] synthesizing module 'ioread' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ioread.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ioread' (13#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/ioread.v:4]
INFO: [Synth 8-6157] synthesizing module 'leds' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/leds.v:4]
INFO: [Synth 8-6155] done synthesizing module 'leds' (14#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/leds.v:4]
INFO: [Synth 8-6157] synthesizing module 'switchs' [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/switchs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'switchs' (15#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/switchs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'minisys' (16#1) [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/imports/minisys/minisys.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3431.461 ; gain = 331.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3454.277 ; gain = 354.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3454.277 ; gain = 354.484
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/cpuclk/cpuclk.dcp' for cell 'cpuclk'
INFO: [Project 1-454] Reading design checkpoint 'v:/cpu/Minisys-1_2/Minisys-1_2.gen/sources_1/ip/uart_bmpg_0/uart_bmpg_0.dcp' for cell 'uartpg'
INFO: [Project 1-454] Reading design checkpoint 'V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/prgrom/prgrom.dcp' for cell 'ROM/instmem'
INFO: [Project 1-454] Reading design checkpoint 'V:/cpu/Minisys-1_2/.Xil/Vivado-8344-FCXiaoXin/ram/ram.dcp' for cell 'memory/ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3479.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [v:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk/inst'
Finished Parsing XDC File [v:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk/inst'
Parsing XDC File [v:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk/inst'
Finished Parsing XDC File [v:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [v:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/minisys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/minisys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/constrs_1/imports/xdc/minisys.xdc]
WARNING: [Vivado 12-507] No nets matched 'start_pg_IBUF'. [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/constrs_1/imports/xdc/minisys.xdc:4]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal rx cannot be placed on Y19 (IOB_X0Y73) because the pad is already occupied by terminal rx_led possibly due to user constraint [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/constrs_1/imports/xdc/minisys.xdc:7]
Finished Parsing XDC File [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/constrs_1/imports/xdc/minisys.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [V:/cpu/Minisys-1_2/Minisys-1_2.srcs/constrs_1/imports/xdc/minisys.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/minisys_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3569.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3674.664 ; gain = 574.871
45 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3674.664 ; gain = 864.566
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  9 19:18:25 2021...
