###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       161499   # Number of WRITE/WRITEP commands
num_reads_done                 =       813208   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       612433   # Number of read row buffer hits
num_read_cmds                  =       813205   # Number of READ/READP commands
num_writes_done                =       161499   # Number of read requests issued
num_write_row_hits             =       110195   # Number of write row buffer hits
num_act_cmds                   =       253242   # Number of ACT commands
num_pre_cmds                   =       253213   # Number of PRE commands
num_ondemand_pres              =       229463   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9441254   # Cyles of rank active rank.0
rank_active_cycles.1           =      9178649   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       558746   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       821351   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       919519   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13922   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9991   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2497   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          890   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1053   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1310   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1274   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1611   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2414   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20227   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          149   # Write cmd latency (cycles)
write_latency[40-59]           =          155   # Write cmd latency (cycles)
write_latency[60-79]           =          341   # Write cmd latency (cycles)
write_latency[80-99]           =          718   # Write cmd latency (cycles)
write_latency[100-119]         =         1345   # Write cmd latency (cycles)
write_latency[120-139]         =         2443   # Write cmd latency (cycles)
write_latency[140-159]         =         3516   # Write cmd latency (cycles)
write_latency[160-179]         =         4514   # Write cmd latency (cycles)
write_latency[180-199]         =         5408   # Write cmd latency (cycles)
write_latency[200-]            =       142904   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       287540   # Read request latency (cycles)
read_latency[40-59]            =        92641   # Read request latency (cycles)
read_latency[60-79]            =       115462   # Read request latency (cycles)
read_latency[80-99]            =        56688   # Read request latency (cycles)
read_latency[100-119]          =        42251   # Read request latency (cycles)
read_latency[120-139]          =        33394   # Read request latency (cycles)
read_latency[140-159]          =        22582   # Read request latency (cycles)
read_latency[160-179]          =        17675   # Read request latency (cycles)
read_latency[180-199]          =        14255   # Read request latency (cycles)
read_latency[200-]             =       130716   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.06203e+08   # Write energy
read_energy                    =  3.27884e+09   # Read energy
act_energy                     =   6.9287e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.68198e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.94248e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89134e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72748e+09   # Active standby energy rank.1
average_read_latency           =      130.501   # Average read request latency (cycles)
average_interarrival           =      10.2594   # Average request interarrival latency (cycles)
total_energy                   =  1.77638e+10   # Total energy (pJ)
average_power                  =      1776.38   # Average power (mW)
average_bandwidth              =       8.3175   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       164352   # Number of WRITE/WRITEP commands
num_reads_done                 =       874028   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       675441   # Number of read row buffer hits
num_read_cmds                  =       874027   # Number of READ/READP commands
num_writes_done                =       164354   # Number of read requests issued
num_write_row_hits             =       108328   # Number of write row buffer hits
num_act_cmds                   =       255810   # Number of ACT commands
num_pre_cmds                   =       255781   # Number of PRE commands
num_ondemand_pres              =       230487   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9315239   # Cyles of rank active rank.0
rank_active_cycles.1           =      9285766   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       684761   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       714234   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       984388   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13244   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9967   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2114   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          916   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          969   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1364   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1207   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1663   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2412   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20138   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          117   # Write cmd latency (cycles)
write_latency[40-59]           =          129   # Write cmd latency (cycles)
write_latency[60-79]           =          282   # Write cmd latency (cycles)
write_latency[80-99]           =          595   # Write cmd latency (cycles)
write_latency[100-119]         =         1199   # Write cmd latency (cycles)
write_latency[120-139]         =         2267   # Write cmd latency (cycles)
write_latency[140-159]         =         3437   # Write cmd latency (cycles)
write_latency[160-179]         =         4582   # Write cmd latency (cycles)
write_latency[180-199]         =         5586   # Write cmd latency (cycles)
write_latency[200-]            =       146149   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       296535   # Read request latency (cycles)
read_latency[40-59]            =       103566   # Read request latency (cycles)
read_latency[60-79]            =       119649   # Read request latency (cycles)
read_latency[80-99]            =        62852   # Read request latency (cycles)
read_latency[100-119]          =        46848   # Read request latency (cycles)
read_latency[120-139]          =        36405   # Read request latency (cycles)
read_latency[140-159]          =        25498   # Read request latency (cycles)
read_latency[160-179]          =        20189   # Read request latency (cycles)
read_latency[180-199]          =        16164   # Read request latency (cycles)
read_latency[200-]             =       146321   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.20445e+08   # Write energy
read_energy                    =  3.52408e+09   # Read energy
act_energy                     =  6.99896e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.28685e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.42832e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81271e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79432e+09   # Active standby energy rank.1
average_read_latency           =      133.392   # Average read request latency (cycles)
average_interarrival           =      9.63026   # Average request interarrival latency (cycles)
total_energy                   =  1.80276e+10   # Total energy (pJ)
average_power                  =      1802.76   # Average power (mW)
average_bandwidth              =      8.86086   # Average bandwidth
