# Day 2 Floorplaning and introduction to std cell library


# Chip Floor planning considerations 

# utilization factor and aspect ratio

1. First step is to define the width and height of the Die and Core

![image](https://github.com/user-attachments/assets/50927129-b7c8-4abc-84a0-374fccd917ee)


Calculating the rough area using the number of instances in the netlist 
![image](https://github.com/user-attachments/assets/b68093ff-054a-4c26-aba2-9714785c86ba)

utilization factor = Area occupied by netlist / total area of the core
utilization factor <1 signifies extra area present in core


aspect ratio = height of core / width of core


# concept of pre- placed cells

2. defining locations of preplaced cells





3. 


