title: Xilinx
id: 816732
Xilinx Inc ZY links was an American technology and semiconductor company that primarily supplied programmable logic devices The company is known for inventing the first commercially viable field programmable gate array FPGA It also created the first fabless manufacturing model br Xilinx was co founded by Ross Freeman Bernard Vonderschmitt and James V Barnett II in The company went public on the NASDAQ in AMD announced its acquisition of Xilinx in October and the deal was completed on February through an all stock transaction worth an estimated billion Xilinx remained a wholly owned subsidiary of AMD until the brand was phased out in June with Xilinx s product lines now branded under AMD br br br Company overview br Xilinx was founded in Silicon Valley in and is headquartered in San Jose United States with additional offices in Longmont United States Dublin Ireland Singapore Hyderabad India Beijing China Shanghai China Brisbane Australia Tokyo Japan and Yerevan Armenia br According to Bill Carter former CTO and current fellow at Xilinx the choice of the name Xilinx refers to the chemical symbol for silicon Si The linx represents programmable links that connect programmable logic blocks together The X s at each end represent the programmable logic blocks br Xilinx sells a broad range of FPGAs complex programmable logic devices CPLDs design tools intellectual property and reference designs Xilinx customers represent just over half of the entire programmable logic market at Altera now subsidiary of Intel is Xilinx s strongest competitor with of the market Other key players in this market are Actel now subsidiary of Microsemi and Lattice Semiconductor br br br History br br br Early history br Ross Freeman Bernard Vonderschmitt and James V Barnett II all former employees of Zilog an integrated circuit and solid state device manufacturer co founded Xilinx in with headquarters in San Jose USA br While working for Zilog Freeman wanted to create chips that acted like a blank tape allowing users to program the technology themselves The concept required lots of transistors and at that time transistors were considered extremely precious people thought that Ross s idea was pretty far out said Xilinx Fellow Bill Carter hired in to design ICs as Xilinx s eighth employee br It was at the time more profitable to manufacture generic circuits in massive volumes than specialized circuits for specific markets FPGAs promised to make specialized circuits profitable br Freeman could not convince Zilog to invest in FPGAs to chase a market then estimated at million so he and Barnett left to team up with Vonderschmitt a former colleague Together they raised million in venture funding to design the first commercially viable FPGA They incorporated the company in and began selling its first product by br By late the company had raised more than million in venture capital equivalent to million in and was making nearly million a year br br br Expansion br From to the company s revenue grew each year from million to million During this time Monolithic Memories Inc MMI the company which had been providing funding to Xilinx was purchased by AMD As a result Xilinx dissolved the deal with MMI and went public on the NASDAQ in The company also moved to a square foot m plant in San Jose California to handle increasingly large orders from HP Apple Inc IBM and Sun Microsystems br Other FPGA makers emerged in the mid s By the company reached million in revenue Over the years Xilinx expanded operations to India Asia and Europe br Xilinx s sales rose to billion by the end of its fiscal year Moshe Gavrielov an EDA and ASIC industry veteran who was appointed president and CEO in early introduced targeted design platforms that combine FPGAs with software IP cores boards and kits to address focused target applications These platforms provide an alternative to costly application specific integrated circuits ASICs and application specific standard products ASSPs br On January Victor Peng the company s COO replaced Gavrielov as CEO br br br Recent history br br In the company introduced the Virtex T the first product based on D stacked silicon based on silicon interposer technology to deliver larger FPGAs than could be built using standard monolithic silicon Xilinx then adapted the technology to combine formerly separate components in a single chip first combining an FPGA with transceivers based on heterogeneous process technology to boost bandwidth capacity while using less power br According to former Xilinx CEO Moshe Gavrielov the addition of a heterogeneous communications device combined with the introduction of new software tools and the Zynq line of nm SoC devices that combine an ARM core with an FPGA are part of shifting its position from a programmable logic device supplier to one delivering all things programmable br In addition to Zynq Xilinx product lines include the Virtex Kintex and Artix series each including configurations and models optimized for different applications In April the company introduced the Vivado Design Suite a next generation SoC strength design environment for advanced electronic system designs In May the company shipped the first of the next generation FPGAs the nm UltraScale br In September Amazon com and Xilinx started a campaign for FPGA adoption This campaign enables AWS Marketplace s Amazon Machine Images AMIs with associated Amazon FPGA Instances created by partners The two companies released software development tools to simplify the creation of FPGA technology The tools create and manage the machine images created and sold by partners br In July Xilinx acquired DeepPhi Technology a Chinese machine learning startup founded in In October the Xilinx Virtex UltraScale FPGAs and NGCodec s H video encoder were used in a cloud based video coding service using the High Efficiency Video Coding HEVC The combination enables video streaming with the same visual quality as that using GPUs but at lower bitrate br In November the company s Zynq UltraScale family of multiprocessor system on chips was certified to Safety Integrity Level SIL HFT of the IEC specification With this certification developers are able to use the MPSoC platform in AI based safety applications of up to SIL in industrial platforms of automotive aerospace and AI systems In January ZF Friedrichshafen AG ZF worked with Xilinx s Zynq to power its ProAI automotive control unit which is used to enable automated driving applications Xilinx s platform overlooks the aggregation pre processing and distribution of real time data and accelerates the AI processing of the unit br In November Xilinx migrated its defense grade XQ UltraScale products to TSMC s nm FinFET Process The products included the industry s first Defense grade heterogeneous multi processor SoC devices and encompassed the XQ Zynq UltraScale MPSoCs and RFSoCs as well as XQ UltraScale Kintex and Virtex FPGAs That same month the company expanded its Alveo data center accelerator cards portfolio with the Alveo U The initial Alveo line included the U and U which featured nm UltraScale Virtex FPGAs and DDR SDRAM Those two cards were launched in October at the Xilinx Developer Forum At the Forum Victor Peng CEO of semiconductor design at Xilinx and AMD CTO Mark Papermaster used eight Alveo U cards and two AMD Epyc server CPUs to set a new world record for inference throughput at images per second br Also in November Xilinx announced that Dell EMC was the first server vendor to qualify its Alveo U accelerator card used to accelerate key HPC and other workloads with select Dell EMC PowerEdge servers The U included support for high bandwidth memory HBM and high performance server interconnect In August Xilinx launched the Alveo U a low profile adaptable accelerator with PCIe Gen support The U C accelerator card was launched in November designed for HPCC and big data workloads by incorporating the RoCE v based clustering solution allowing for FPGA based HPCC clustering to be integrated into existing data center infrastructures br In January K L Gates a law firm representing Xilinx sent a DMCA cease and desist letter to an EE YouTuber claiming trademark infringement for featuring the Xilinx logo next to Altera s in an educational video Xilinx refused to reply until a video outlining the legal threat was published after which they sent an apology e mail br In January Baidu announced that its new edge acceleration computing product EdgeBoard was powered by Xilinx Edgeboard is a part of the Baidu Brain AI Hardware Platform Initiative which encompasses Baidu s open computing services and hardware and software products for its edge AI applications Edgeboard is based on the Xilinx Zynq UltraScale MPSoC which uses real time processors together with programmable logic The Xilinx based Edgeboard can be used to develop products like smart video security surveillance solutions advanced driver assistance systems and next generation robots br In February the company announced two new generations of its Zynq UltraScale RF system on chip RFSoC portfolio The device covers the entire sub GHz spectrum which is necessary for G and the updates included an extended millimeter wave interface up to power reduction in the RF data converter subsystem compared to the base portfolio and support of G New Radio The second generation release covered up to GHz while the third went up to GHz As of February the portfolio was the only adaptable radio platform single chip that had been designed to address the industry s G network needs The second announcement revealed that Xilinx and Samsung Electronics performed the world s first G New Radio NR commercial deployment in South Korea The two companies developed and deployed G Massive Multiple input Multiple output m MIMO and millimeter wave mmWave products using Xilinx s UltraScale platform The capabilities are essential for G commercialization The companies also announced collaboration on Xilinx s Versal adaptable compute acceleration platform ACAP products that will deliver G services In February Xilinx introduced an HDMI IP subsystem core which enabled the company s devices to transmit receive and process up to K x pixels UHD video in media players cameras monitors LED walls projectors and kernel based virtual machines br In April Xilinx entered into a definitive agreement to acquire Solarflare Communications Inc Xilinx became a strategic investor in Solarflare in The companies have been collaborating since then on advanced networking technology and in March demonstrated their first joint solution a single chip FPGA based G NIC The acquisition enables Xilinx to combine its FPGA MPSoC and ACAP solutions with Solarflare s NIC technology In August Xilinx announced that the company would be adding the world s largest FPGA the Virtex Ultrascale VU P to the nm Virtex Ultrascale family The VU P contains billion transistors br In June Xilinx announced that it was shipping its first Versal chips Using ACAP the chips hardware and software can be programmed to run almost any kind of AI software On October Xilinx announced the launch of Vitis a unified free and open source software platform that helps developers take advantage of hardware adaptability br In Xilinx exceeded billion in annual revenues for the first time announcing revenues of billion up from the prior fiscal year Revenues were million for the fourth quarter of the fiscal year up from the prior quarter and up year over year Xilinx s Communications sector represented of the revenue the industrial aerospace and defense sectors represented the Data Center and Test Measurement Emulation TME sectors accounted for and the automotive broadcast and consumer markets contributed br In August Subaru announced the use of one of Xilinx s chips as processing power for camera images in its driver assistance system In September Xilinx announced its new chipset the T Telco Accelerator card that can be used for units running on an open RAN G network br On October AMD reached an agreement to acquire Xilinx in a stock swap deal valuing the company at billion The deal was expected to close by the end of Their stockholders approved the acquisition on April The deal was completed on February Since the acquisition was completed all Xilinx products are co branded as AMD Xilinx started in June all Xilinx s products are now being consolidated under AMD s branding br In December Xilinx announced they were acquiring the assets of Falcon Computing Systems to enhance the free and open source Vitis platform a design software for adaptable processing engines to enable highly optimized domain specific accelerators br In April Xilinx announced a collaboration with Mavenir to boost cell phone tower capacity for open G networks That same month the company unveiled the Kria portfolio a line of small form factor system on modules SOMs that come with a pre built software stack to simplify development In June Xilinx announced it was acquiring German software developer Silexica for an undisclosed amount br br br Technology br br Xilinx designs and develops programmable logic products including integrated circuits ICs software design tools predefined system functions delivered as intellectual property IP cores design services customer training field engineering and technical support Xilinx sells both FPGAs and CPLDs for electronic equipment manufacturers in end markets such as communications industrial consumer automotive and data processing br Xilinx s FPGAs have been used for the ALICE A Large Ion Collider Experiment at the CERN European laboratory on the French Swiss border to map and disentangle the trajectories of thousands of subatomic particles Xilinx has also engaged in a partnership with the United States Air Force Research Laboratory s Space Vehicles Directorate to develop FPGAs to withstand the damaging effects of radiation in space which are times less sensitive to space radiation than the commercial equivalent for deployment in new satellites Xilinx FPGAs can run a regular embedded OS such as Linux or vxWorks and can implement processor peripherals in programmable logic The Virtex II Pro Virtex Virtex and Virtex FPGA families which include up to two embedded PowerPC cores are targeted to the needs of system on chip SoC designers br Xilinx s IP cores include IP for simple functions BCD encoders counters etc for domain specific cores digital signal processing FFT and FIR cores to complex systems multi gigabit networking cores the MicroBlaze soft microprocessor and the compact Picoblaze microcontroller Xilinx also creates custom cores for a fee br The main design toolkit Xilinx provides engineers is the Vivado Design Suite an integrated design environment IDE with a system to IC level tools built on a shared scalable data model and a common debug environment Vivado includes electronic system level ESL design tools for synthesizing and verifying C based algorithmic IP standards based packaging of both algorithmic and RTL IP for reuse standards based IP stitching and systems integration of all types of system building blocks and the verification of blocks and systems A free version WebPACK Edition of Vivado provides designers with a limited version of the design environment br Xilinx s Embedded Developer s Kit EDK supports the embedded PowerPC and cores in Virtex II Pro and some Virtex and chips and the Microblaze core Xilinx s System Generator for DSP implements DSP designs on Xilinx FPGAs A freeware version of its EDA software called ISE WebPACK is used with some of its non high performance chips Xilinx is the only as of FPGA vendor to distribute a native Linux freeware synthesis toolchain br Xilinx announced the architecture for a new ARM Cortex A based platform for embedded systems designers that combines the software programmability of an embedded processor with the hardware flexibility of an FPGA The new architecture abstracts much of the hardware burden away from the embedded software developers point of view giving them an unprecedented level of control in the development process With this platform software developers can leverage their existing system code based on ARM technology and utilize vast off the shelf open source and commercially available software component libraries Because the system boots an OS at reset software development can get under way quickly within familiar development and debug environments using tools such as ARM s RealView development suite and related third party tools Eclipse based IDEs GNU the Xilinx Software Development Kit and others In early Xilinx began shipping the Zynq SoC platform immerses ARM multi cores programmable logic fabric DSP data paths memories and I O functions in a dense and configurable mesh of interconnect The platform targets embedded designers working on market applications that require multi functionality and real time responsiveness such as automotive driver assistance intelligent video surveillance industrial automation aerospace and defense and next generation wireless br Following the introduction of its nm series FPGAs Xilinx revealed that several of the highest density parts in those FPGA product lines will be constructed using multiple dies in one package employing technology developed for D construction and stacked die assemblies The company s stacked silicon interconnect SSI technology stacks several three or four active FPGA dies side by side on a silicon interposer a single piece of silicon that carries passive interconnect The individual FPGA dies are conventional and are flip chip mounted by microbumps on to the interposer The interposer provides direct interconnect between the FPGA dies with no need for transceiver technologies such as high speed SerDes In October Xilinx shipped the first FPGA to use the new technology the Virtex T FPGA which includes billion transistors and million ASIC gates The following spring Xilinx used D technology to ship the Virtex HT the industry s first heterogeneous FPGAs which combine high bandwidth FPGAs with a maximum of sixteen Gbit s and seventy two Gbit s transceivers to reduce power and size requirements for key Nx G and G line card applications and functions br In January Xilinx acquired design tool firm AutoESL Design Technologies and added System C high level design for its and series FPGA families The addition of AutoESL tools extended the design community for FPGAs to designers more accustomed to designing at a higher level of abstraction using C C and System C br In April Xilinx introduced a revised version of its toolset for programmable systems called Vivado Design Suite This IP and system centric design software supports newer high capacity devices and speeds the design of programmable logic and I O Vivado provides faster integration and implementation for programmable systems into devices with D stacked silicon interconnect technology ARM processing systems analog mixed signal AMS and many semiconductor intellectual property IP cores br In July Xilinx acquired NGCodec developers of FPGA accelerated video encoders for video streaming cloud gaming and cloud mixed reality services NGCodec video encoders include support for H AVC H HEVC VP and AV with planned future support for H VVC and AV br In May Xilinx installed its first Adaptive Compute Cluster XACC at ETH Zurich in Switzerland The XACCs provide infrastructure and funding to support research in adaptive compute acceleration for high performance computing HPC The clusters include high end servers Xilinx Alveo accelerator cards and high speed networking Three other XACCs will be installed at the University of California Los Angeles UCLA the University of Illinois at Urbana Champaign UIUC and the National University of Singapore NUS br br br Family lines of products br br Before Xilinx offered two main FPGA families the high performance Virtex series and the high volume Spartan series with a cheaper EasyPath option for ramping to volume production The company also provides two CPLD lines the CoolRunner and the series Each model series has been released in multiple generations since its launch With the introduction of its nm FPGAs in June Xilinx replaced the high volume Spartan family with the Kintex family and the low cost Artix family br Xilinx s newer FPGA products use a High K Metal Gate HKMG process which reduces static power consumption while increasing logic capacity In nm devices static power accounts for much and sometimes most of the total power dissipation Virtex and Spartan FPGA families are said to consume percent less power and have up to twice the logic capacity compared to the previous generation of Xilinx FPGAs br In June Xilinx introduced the Xilinx series the Virtex Kintex and Artix families promising improvements in system power performance capacity and price These new FPGA families are manufactured using TSMC s nm HKMG process The nm series devices feature a percent power reduction compared to the company s nm devices and offer capacity of up to million logic cells Less than one year after announcing the series nm FPGAs Xilinx shipped the world s first nm FPGA device the Kintex In March Xilinx introduced the Zynq family which integrates a complete ARM Cortex A MPCore processor based system on a nm FPGA for system architects and embedded software developers In May Xilinx expanded the Series with the production of the Spartan family br In Dec Xilinx introduced the UltraScale series Virtex UltraScale and Kintex UltraScale families These new FPGA families are manufactured by TSMC in its nm planar process At the same time it announced an UltraScale SoC architecture called Zynq UltraScale MPSoC in TSMC nm FinFET process br In March Xilinx announced a new cost optimized portfolio with Artix and Zynq UltraScale devices fabricated on TSMC s nm process br br br Virtex family br br The Virtex series of FPGAs have integrated features that include FIFO and ECC logic DSP blocks PCI Express controllers Ethernet MAC blocks and high speed transceivers In addition to FPGA logic the Virtex series includes embedded fixed function hardware for commonly used functions such as multipliers memories serial transceivers and microprocessor cores These capabilities are used in applications such as wired and wireless infrastructure equipment advanced medical equipment test and measurement and defense systems br The Virtex family is based on a nm design and is reported to deliver a two fold system performance improvement at percent lower power compared to previous generation Virtex devices In addition Virtex doubles the memory bandwidth compared to previous generation Virtex FPGAs with Mbit s memory interfacing performance and over two million logic cells br In Xilinx began shipping sample quantities of the Virtex T D FPGA which combines four smaller FPGAs into a single package by placing them on a special silicon interconnection pad called an interposer to deliver billion transistors in a single large chip The interposer provides data pathways between the individual FPGAs roughly to times more than would usually be available on a board to create a single FPGA In using the same D technology Xilinx introduced initial shipments of their Virtex H T FPGA a heterogeneous device so called because it comprises two FPGA dies and one channel Gbit s transceiver die in the same package br The Virtex family is built on a nm process for compute intensive electronic systems and the company claims it consumes percent less power and has percent improved performance over competing nm FPGAs br The Virtex LX and the LXT are intended for logic intensive applications and the Virtex SXT is for DSP applications With the Virtex Xilinx changed the logic fabric from four input LUTs to six input LUTs With the increasing complexity of combinational logic functions required by SoC designs the percentage of combinational paths requiring multiple four input LUTs had become a performance and routing bottleneck The six input LUT represented a tradeoff between better handling of increasingly complex combinational functions at the expense of a reduction in the absolute number of LUTs per device The Virtex series is a nm design fabricated in V triple oxide process technology br Legacy Virtex devices Virtex Virtex II Virtex II Pro Virtex are still available but are not recommended for use in new designs br br br Kintex br br The Kintex family is the first Xilinx mid range FPGA family that the company claims delivers Virtex family performance at less than half the price while consuming percent less power The Kintex family includes high performance Gbit s or lower cost optimized Gbit s serial connectivity memory and logic performance required for applications such as high volume G optical wired communication equipment and provides a balance of signal processing performance power consumption and cost to support the deployment of Long Term Evolution LTE wireless networks br In August SK Telecom deployed Xilinx Kintex UltraScale FPGAs as their artificial intelligence accelerators at their data centers in South Korea The FPGAs run SKT s automatic speech recognition application to accelerate Nugu SKT s voice activated assistant br In July Xilinx made the latest addition to their Kintex family KU P FPGA which delivers more logic fabric and embedded memory br br br Artix br br The Artix family delivers percent lower power and percent lower cost compared to the Spartan family and is based on the unified Virtex series architecture The Artix family is designed to address the small form factor and low power performance requirements of battery powered portable ultrasound equipment commercial digital camera lens control and military avionics and communications equipment With the introduction of the Spartan family in which lack high bandwidth transceivers the Artix s was clarified as being the transceiver optimized member br br br Zynq br br The Zynq family of SoCs addresses high end embedded system applications such as video surveillance automotive driver assistance next generation wireless and factory automation br Zynq integrate a complete ARM Cortex A MPCore processor based nm system The Zynq architecture differs from previous marriages of programmable logic and embedded processors by moving from an FPGA centric platform to a processor centric model For software developers Zynq appear the same as a standard fully featured ARM processor based system on chip SOC booting immediately at power up and capable of running a variety of operating systems independently of the programmable logic In Xilinx introduced the Zynq which integrates digital signal processing DSP to meet emerging programmable systems integration requirements of wireless broadcast medical and military applications br The new Zynq product family posed a key challenge for system designers because Xilinx ISE design software had not been developed to handle the capacity and complexity of designing with an FPGA with an ARM core Xilinx s new Vivado Design Suite addressed this issue because the software was developed for higher capacity FPGAs and it included high level synthesis HLS functionality that allows engineers to compile the co processors from a C based description br The AXIOM the world s first digital cinema camera that is open source hardware contains a Zynq br br br Spartan family br br The Spartan series targets low cost high volume applications with a low power footprint e g displays set top boxes wireless routers and other applications br The Spartan family is built on a nm metal layer dual oxide process technology The Spartan was marketed in as a low cost option for automotive wireless communications flat panel display and video surveillance applications br The Spartan family built on the same nm process used in the other Series FPGAs was announced in and became available in Unlike the Artix family and the LXT members of the Spartan family the Spartan FPGAs lack high bandwidth transceivers br br br EasyPath br Because EasyPath devices are identical to the FPGAs that customers are already using the parts can be produced faster and more reliably from the time they are ordered compared to similar competing programs br br br Versal br Versal is Xilinx s nm architecture that targets heterogeneous computing needs in datacenter acceleration applications in artificial intelligence acceleration at the edge Internet of Things IoT applications and embedded computing br The Everest program focuses on the Versal Adaptive Compute Acceleration Platform ACAP a product category combining a traditional FPGA fabric with an ARM system on chip and a set of coprocessors connected through a network on a chip Xilinx s goal was to reduce the barriers to adoption of FPGAs for accelerated compute intensive datacenter workloads They are designed for a wide range of applications in the fields of big data and machine learning including video transcoding database querying data compression search AI inferencing machine vision computer vision autonomous vehicles genomics computational storage and network acceleration br On April it was announced that Xilinx would supply its Versal chips to Samsung Electronics for G networking equipment In July Xilinx debuted the Versal HBM which combines the network interface of the platform with HBM e memory to alleviate data bottlenecking br br br See also br br AI accelerator br Altera br High speed serial link br br br br br br External links br br Xilinx official website