<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>ACX_LRAM2K_FIFO</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part383.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part385.htm">Next &gt;</a></p><p class="s16" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark506">&zwnj;</a>ACX_LRAM2K_FIFO<a name="bookmark560">&zwnj;</a></p><p class="s3" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_LRAM2K_FIFO implements a 2Kb FIFO, configured as either 72 bits wide by 32 words deep, or 36 bits wide by 64 words deep. Each port width can be independently configured and on different clock domains. For higher performance operation, an additional output register can be enabled. Enabling the output register causes an additional cycle of read latency.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;"><span><img width="662" height="529" alt="image" src="Image_496.jpg"/></span></p><p class="s18" style="padding-top: 9pt;text-indent: 0pt;text-align: center;">Figure 74: <span class="h4">ACX_LRAM2K_FIFO Block Diagram</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part385.htm">Parameters</a><a class="toc0" href="part386.htm">Ports</a><a class="toc0" href="part387.htm">Read and Write Operations</a><a class="toc1" href="part388.htm">Write Operation</a><a class="toc1" href="part389.htm">Read Operation</a><a class="toc2" href="part390.htm">First Word Fall Through (FWFT)</a><a class="toc2" href="part391.htm">Output Timing</a><a class="toc1" href="part392.htm">Timing Diagrams</a><a class="toc2" href="part393.htm">Synchronous Mode</a><a class="toc2" href="part394.htm">Asynchronous Mode</a><a class="toc0" href="part395.htm">Inference</a><a class="toc0" href="part396.htm">Instantiation Templates</a><a class="toc1" href="part397.htm">Verilog</a><a class="toc1" href="part398.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part383.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part385.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
