-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_ROM_AUTkbM is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_ROM_AUTkbM is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101000011010000000111100011", 1 => "00111101100100011010111001000101", 2 => "00111101110011110001011111001101", 3 => "10111001110101000010001101011001", 
    4 => "10111100100000011100011010001000", 5 => "00111101100110010011100011001110", 6 => "00111100101011101011110010111001", 7 => "00111100010011111010010001010110", 
    8 => "00111010100011111000011101001010", 9 => "00111101000101000100010001111111", 10 => "10111101100000011111011101101010", 11 => "10111010100110011110000000001111", 
    12 => "10111101010010011011001101110001", 13 => "00111101100100100111011011100000", 14 => "00111101100111011000000011011111", 15 => "10111100010101110011010011011101", 
    16 => "00111100100011101101001010110011", 17 => "00111100101010011101111001011011", 18 => "00111011101100000011110101111111", 19 => "10111100110100010111110001111100", 
    20 => "00111100111010010100101001100111", 21 => "10111100111001000111011101001111", 22 => "10111101010000111101110011010001", 23 => "00111100111111000101001001101110", 
    24 => "00111100110110101001001000101000", 25 => "10111101001000111101010110100000", 26 => "00111101110001001100111000101011", 27 => "00111101100110111110011001011001", 
    28 => "00111100101110000011010100100010", 29 => "10111101111000001101000110100001", 30 => "10111101100011101011011000101100", 31 => "00111101001101011101100100100101", 
    32 => "00111011000010111111001111111101", 33 => "10111011111000000110000101111100", 34 => "00111100110110100111011100011101", 35 => "10111101101010000111111110100110", 
    36 => "10111100000010000111000111101111", 37 => "00111110000010011001110000000000", 38 => "10111011100001101110010110000011", 39 => "00111101001101000000100010010110", 
    40 => "00111101000101011111111101100011", 41 => "10111101000000001101010110111110", 42 => "00111101010000010100111001000100", 43 => "10111101111110111101011110100101", 
    44 => "00111100111100010011101111110000", 45 => "00111101001011101100100011001100", 46 => "10111101000101100000101011101010", 47 => "10111101001101010101101011001110", 
    48 => "00111101100000111101001111011001", 49 => "10111100111011110101100011000011", 50 => "00111100001000101100111011000111", 51 => "00111100111001110101110001010010", 
    52 => "10111101100000110000111011110011", 53 => "00111100100101111010110101001111", 54 => "10111100010000000101100000010011", 55 => "10111101101011011111011000110111", 
    56 => "00111110000011110101110101100110", 57 => "10111100100101101110100001110110", 58 => "00111101100101000100001111101111", 59 => "10111100000011011001011010101011", 
    60 => "00111100100001101000010110100111", 61 => "10111100100000001111111111101011", 62 => "00111101110001000110101101101100", 63 => "00111101001101011100100100111100", 
    64 => "00111010011101001010000001101011", 65 => "10111101011000010001001011101101", 66 => "00111101100000011111110111000000", 67 => "00111101101001000110011011011110", 
    68 => "10111010101001101110011111000000", 69 => "10111011100011110101001010100110", 70 => "10111100001011101011000101011111", 71 => "00111100111110001000100101010011", 
    72 => "10111100001111010101000001111100", 73 => "00111011100100110001001100001111", 74 => "10111101001100000100110001010001", 75 => "10111100001111100111111011001101", 
    76 => "00111100000010000101101110001010", 77 => "10111101010001001000100100000000", 78 => "10111101010110101000010011001001", 79 => "10111100010111010011001110010100", 
    80 => "10111101010010010001111010110101", 81 => "10111100001011100001111011001111", 82 => "00111101101111111111100100101100", 83 => "10111101000111011101001100110110", 
    84 => "10111100100001001101101000110110", 85 => "00111100011000110000011100110101", 86 => "10111101100000111010111100110101", 87 => "00111101110001010011001000101001", 
    88 => "10111001001011001101010100011101", 89 => "10111101011110011010110000101000", 90 => "10111101000100110011110011100010", 91 => "00111101000110101010011000111111", 
    92 => "00111100011011010111000111101100", 93 => "10111011010010111111110110010111", 94 => "00111101000010011111000101100111", 95 => "10111101011100101110110110111000", 
    96 => "10111100110111110011101110100000", 97 => "10111101100101110011100100110101", 98 => "10111101101100111110001101000110", 99 => "10111110000010101000000101111000");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

