// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pe_pe,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.667000,HLS_SYN_LAT=74,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=1120,HLS_SYN_LUT=2758,HLS_VERSION=2020_1}" *)

module pe (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_buffers_Addr_A,
        input_buffers_EN_A,
        input_buffers_WEN_A,
        input_buffers_Din_A,
        input_buffers_Dout_A,
        input_buffers_Clk_A,
        input_buffers_Rst_A,
        input_buffers_Addr_B,
        input_buffers_EN_B,
        input_buffers_WEN_B,
        input_buffers_Din_B,
        input_buffers_Dout_B,
        input_buffers_Clk_B,
        input_buffers_Rst_B,
        weight_stream_V_dout,
        weight_stream_V_empty_n,
        weight_stream_V_read,
        pe_input_stream_V_0_din,
        pe_input_stream_V_0_full_n,
        pe_input_stream_V_0_write,
        pe_input_stream_V_1_din,
        pe_input_stream_V_1_full_n,
        pe_input_stream_V_1_write,
        pe_input_stream_V_2_din,
        pe_input_stream_V_2_full_n,
        pe_input_stream_V_2_write,
        pe_input_stream_V_3_din,
        pe_input_stream_V_3_full_n,
        pe_input_stream_V_3_write,
        pe_input_stream_V_4_din,
        pe_input_stream_V_4_full_n,
        pe_input_stream_V_4_write,
        pe_input_stream_V_5_din,
        pe_input_stream_V_5_full_n,
        pe_input_stream_V_5_write,
        pe_input_stream_V_6_din,
        pe_input_stream_V_6_full_n,
        pe_input_stream_V_6_write,
        pe_input_stream_V_7_din,
        pe_input_stream_V_7_full_n,
        pe_input_stream_V_7_write,
        pe_input_stream_V_8_din,
        pe_input_stream_V_8_full_n,
        pe_input_stream_V_8_write,
        pe_weight_stream_V_din,
        pe_weight_stream_V_full_n,
        pe_weight_stream_V_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_pp0_stage0 = 8'd2;
parameter    ap_ST_fsm_pp0_stage1 = 8'd4;
parameter    ap_ST_fsm_pp0_stage2 = 8'd8;
parameter    ap_ST_fsm_pp0_stage3 = 8'd16;
parameter    ap_ST_fsm_pp0_stage4 = 8'd32;
parameter    ap_ST_fsm_pp0_stage5 = 8'd64;
parameter    ap_ST_fsm_state9 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] input_buffers_Addr_A;
output   input_buffers_EN_A;
output  [0:0] input_buffers_WEN_A;
output  [7:0] input_buffers_Din_A;
input  [7:0] input_buffers_Dout_A;
output   input_buffers_Clk_A;
output   input_buffers_Rst_A;
output  [31:0] input_buffers_Addr_B;
output   input_buffers_EN_B;
output  [0:0] input_buffers_WEN_B;
output  [7:0] input_buffers_Din_B;
input  [7:0] input_buffers_Dout_B;
output   input_buffers_Clk_B;
output   input_buffers_Rst_B;
input  [7:0] weight_stream_V_dout;
input   weight_stream_V_empty_n;
output   weight_stream_V_read;
output  [7:0] pe_input_stream_V_0_din;
input   pe_input_stream_V_0_full_n;
output   pe_input_stream_V_0_write;
output  [7:0] pe_input_stream_V_1_din;
input   pe_input_stream_V_1_full_n;
output   pe_input_stream_V_1_write;
output  [7:0] pe_input_stream_V_2_din;
input   pe_input_stream_V_2_full_n;
output   pe_input_stream_V_2_write;
output  [7:0] pe_input_stream_V_3_din;
input   pe_input_stream_V_3_full_n;
output   pe_input_stream_V_3_write;
output  [7:0] pe_input_stream_V_4_din;
input   pe_input_stream_V_4_full_n;
output   pe_input_stream_V_4_write;
output  [7:0] pe_input_stream_V_5_din;
input   pe_input_stream_V_5_full_n;
output   pe_input_stream_V_5_write;
output  [7:0] pe_input_stream_V_6_din;
input   pe_input_stream_V_6_full_n;
output   pe_input_stream_V_6_write;
output  [7:0] pe_input_stream_V_7_din;
input   pe_input_stream_V_7_full_n;
output   pe_input_stream_V_7_write;
output  [7:0] pe_input_stream_V_8_din;
input   pe_input_stream_V_8_full_n;
output   pe_input_stream_V_8_write;
output  [7:0] pe_weight_stream_V_din;
input   pe_weight_stream_V_full_n;
output   pe_weight_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_buffers_EN_A;
reg input_buffers_EN_B;
reg weight_stream_V_read;
reg[7:0] pe_input_stream_V_0_din;
reg pe_input_stream_V_0_write;
reg[7:0] pe_input_stream_V_1_din;
reg pe_input_stream_V_1_write;
reg[7:0] pe_input_stream_V_2_din;
reg pe_input_stream_V_2_write;
reg[7:0] pe_input_stream_V_3_din;
reg pe_input_stream_V_3_write;
reg[7:0] pe_input_stream_V_4_din;
reg pe_input_stream_V_4_write;
reg[7:0] pe_input_stream_V_5_din;
reg pe_input_stream_V_5_write;
reg[7:0] pe_input_stream_V_6_din;
reg pe_input_stream_V_6_write;
reg[7:0] pe_input_stream_V_7_din;
reg pe_input_stream_V_7_write;
reg[7:0] pe_input_stream_V_8_din;
reg pe_input_stream_V_8_write;
reg[7:0] pe_weight_stream_V_din;
reg pe_weight_stream_V_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    weight_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln25_reg_1667;
reg   [0:0] select_ln27_2_reg_1688;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg    pe_input_stream_V_0_blk_n;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] cmp50_reg_1702;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg    pe_input_stream_V_1_blk_n;
reg    pe_input_stream_V_2_blk_n;
reg    pe_input_stream_V_3_blk_n;
reg    pe_input_stream_V_4_blk_n;
reg    pe_input_stream_V_5_blk_n;
reg    pe_input_stream_V_6_blk_n;
reg   [0:0] notrhs_reg_1710;
reg    pe_input_stream_V_7_blk_n;
reg    pe_input_stream_V_8_blk_n;
reg    pe_weight_stream_V_blk_n;
reg   [3:0] indvar_flatten26_reg_495;
reg   [1:0] output_x_reg_506;
reg   [3:0] indvar_flatten_reg_517;
reg   [1:0] output_y_reg_528;
reg   [1:0] kernel_y_reg_539;
reg   [31:0] input_num_index_reg_550;
reg   [7:0] input_registers_0_1_V_reg_573;
reg   [7:0] input_registers_0_2_V_reg_585;
reg   [7:0] input_registers_1_2_V_reg_621;
reg   [7:0] reg_767;
reg   [7:0] inner_fifos_0_1_V_V_din;
wire    inner_fifos_0_1_V_V_full_n;
reg    inner_fifos_0_1_V_V_write;
reg    ap_predicate_op244_write_state5;
reg   [7:0] inner_fifos_0_2_V_V_din;
wire    inner_fifos_0_2_V_V_full_n;
reg    inner_fifos_0_2_V_V_write;
reg    ap_predicate_op248_write_state5;
reg   [7:0] inner_fifos_1_1_V_V_din;
wire    inner_fifos_1_1_V_V_full_n;
reg    inner_fifos_1_1_V_V_write;
reg    ap_predicate_op255_write_state5;
reg   [7:0] inner_fifos_1_2_V_V_din;
wire    inner_fifos_1_2_V_V_full_n;
reg    inner_fifos_1_2_V_V_write;
reg    ap_predicate_op260_write_state5;
reg    ap_predicate_op269_write_state5;
wire   [7:0] inner_fifos_1_0_V_V_dout;
wire    inner_fifos_1_0_V_V_empty_n;
reg    inner_fifos_1_0_V_V_read;
reg    ap_predicate_op279_read_state5;
reg    ap_predicate_op297_read_state5;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op357_write_state7;
reg    ap_predicate_op361_write_state7;
reg    ap_predicate_op366_write_state7;
reg    ap_predicate_op368_write_state7;
reg    ap_predicate_op371_write_state7;
reg    ap_predicate_op378_write_state7;
reg    ap_predicate_op383_read_state7;
wire   [7:0] inner_fifos_1_1_V_V_dout;
wire    inner_fifos_1_1_V_V_empty_n;
reg    inner_fifos_1_1_V_V_read;
reg    ap_predicate_op386_read_state7;
reg    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire   [7:0] weight_registers_V_q0;
reg   [7:0] reg_773;
wire   [7:0] inner_fifos_0_0_V_V_dout;
wire    inner_fifos_0_0_V_V_empty_n;
reg    inner_fifos_0_0_V_V_read;
reg    ap_predicate_op314_read_state6;
reg    ap_predicate_op315_write_state6;
wire   [7:0] inner_fifos_0_1_V_V_dout;
wire    inner_fifos_0_1_V_V_empty_n;
reg    inner_fifos_0_1_V_V_read;
reg    ap_predicate_op316_read_state6;
wire   [7:0] inner_fifos_0_2_V_V_dout;
wire    inner_fifos_0_2_V_V_empty_n;
reg    inner_fifos_0_2_V_V_read;
reg    ap_predicate_op319_read_state6;
reg   [7:0] inner_fifos_0_0_V_V_din;
wire    inner_fifos_0_0_V_V_full_n;
reg    inner_fifos_0_0_V_V_write;
reg    ap_predicate_op325_write_state6;
reg    ap_predicate_op328_read_state6;
wire   [7:0] inner_fifos_1_2_V_V_dout;
wire    inner_fifos_1_2_V_V_empty_n;
reg    inner_fifos_1_2_V_V_read;
reg    ap_predicate_op331_read_state6;
reg   [7:0] inner_fifos_1_0_V_V_din;
wire    inner_fifos_1_0_V_V_full_n;
reg    inner_fifos_1_0_V_V_write;
reg    ap_predicate_op333_write_state6;
reg    ap_predicate_op334_write_state6;
reg    ap_block_state6_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [7:0] weight_registers_V_q1;
wire   [0:0] icmp_ln25_fu_793_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op404_read_state8;
reg    ap_predicate_op405_write_state8;
reg    ap_predicate_op406_read_state8;
reg    ap_predicate_op409_read_state8;
reg    ap_predicate_op422_read_state8;
reg    ap_block_state8_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] add_ln25_fu_799_p2;
reg   [3:0] add_ln25_reg_1671;
wire   [1:0] select_ln25_3_fu_863_p3;
reg   [1:0] select_ln25_3_reg_1676;
wire   [1:0] select_ln27_fu_883_p3;
reg   [1:0] select_ln27_reg_1681;
wire   [0:0] select_ln27_2_fu_909_p3;
wire   [1:0] select_ln27_3_fu_917_p3;
reg   [1:0] select_ln27_3_reg_1692;
wire   [0:0] tmp_1_fu_945_p3;
reg   [0:0] tmp_1_reg_1697;
wire   [0:0] cmp50_fu_953_p2;
wire   [0:0] notrhs_fu_959_p2;
wire   [5:0] add_ln55_fu_993_p2;
reg   [5:0] add_ln55_reg_1714;
wire   [0:0] icmp_ln121_fu_1015_p2;
reg   [0:0] icmp_ln121_reg_1729;
wire   [31:0] add_ln124_fu_1021_p2;
reg   [31:0] add_ln124_reg_1734;
wire   [3:0] select_ln27_4_fu_1033_p3;
reg   [3:0] select_ln27_4_reg_1739;
wire   [3:0] empty_26_fu_1051_p2;
reg   [3:0] empty_26_reg_1744;
reg    ap_predicate_op148_read_state3;
reg    ap_predicate_op152_read_state3;
reg    ap_predicate_op154_read_state3;
reg    ap_predicate_op160_read_state3;
reg    ap_predicate_op171_read_state3;
reg    ap_predicate_op193_write_state3;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [63:0] p_cast_fu_1057_p1;
reg   [63:0] p_cast_reg_1750;
wire   [1:0] mul1_fu_1062_p3;
reg   [1:0] mul1_reg_1755;
wire   [5:0] add_ln55_3_fu_1117_p2;
reg   [5:0] add_ln55_3_reg_1790;
wire   [31:0] select_ln121_1_fu_1155_p3;
reg   [31:0] select_ln121_1_reg_1805;
wire   [5:0] add_ln55_6_fu_1193_p2;
reg   [5:0] add_ln55_6_reg_1811;
reg    ap_predicate_op202_write_state4;
reg    ap_predicate_op205_read_state4;
reg    ap_predicate_op209_read_state4;
reg    ap_predicate_op226_read_state4;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [1:0] empty_23_fu_1236_p1;
reg   [1:0] empty_23_reg_1853;
wire   [4:0] empty_24_fu_1240_p1;
reg   [4:0] empty_24_reg_1858;
wire   [0:0] icmp_ln121_3_fu_1244_p2;
reg   [0:0] icmp_ln121_3_reg_1863;
wire   [31:0] add_ln124_3_fu_1250_p2;
reg   [31:0] add_ln124_3_reg_1868;
reg   [7:0] input_registers_2_2_V_1_reg_1883;
wire   [5:0] add_ln55_9_fu_1310_p2;
reg   [5:0] add_ln55_9_reg_1890;
wire   [5:0] add_ln55_10_fu_1352_p2;
reg   [5:0] add_ln55_10_reg_1900;
wire   [31:0] select_ln121_4_fu_1370_p3;
reg   [31:0] select_ln121_4_reg_1905;
wire   [5:0] add_ln55_11_fu_1408_p2;
reg   [5:0] add_ln55_11_reg_1911;
wire   [7:0] input_registers_0_3_V_1_fu_1424_p3;
wire   [7:0] input_registers_1_3_V_1_fu_1431_p3;
wire   [0:0] icmp_ln121_6_fu_1470_p2;
reg   [0:0] icmp_ln121_6_reg_1961;
wire   [31:0] add_ln124_6_fu_1476_p2;
reg   [31:0] add_ln124_6_reg_1966;
wire   [7:0] input_registers_0_3_V_3_fu_1492_p3;
wire   [31:0] input_num_index_2_fu_1570_p3;
reg   [31:0] input_num_index_2_reg_2001;
wire   [1:0] add_ln30_fu_1578_p2;
reg   [1:0] add_ln30_reg_2006;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage5_subdone;
reg   [3:0] weight_registers_V_address0;
reg    weight_registers_V_ce0;
reg    weight_registers_V_we0;
reg   [3:0] weight_registers_V_address1;
reg    weight_registers_V_ce1;
reg    weight_registers_V_we1;
reg   [3:0] ap_phi_mux_indvar_flatten26_phi_fu_499_p4;
reg   [1:0] ap_phi_mux_output_x_phi_fu_510_p4;
reg   [3:0] ap_phi_mux_indvar_flatten_phi_fu_521_p4;
reg   [1:0] ap_phi_mux_output_y_phi_fu_532_p4;
reg   [1:0] ap_phi_mux_kernel_y_phi_fu_543_p4;
reg   [31:0] ap_phi_mux_input_num_index_phi_fu_554_p4;
reg   [7:0] ap_phi_reg_pp0_iter0_storemerge_reg_561;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668;
reg   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681;
reg   [7:0] ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4;
reg   [7:0] ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693;
wire   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_693;
reg   [7:0] ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4;
reg   [7:0] ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705;
wire   [7:0] ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_705;
wire   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_716;
reg   [7:0] ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716;
wire   [7:0] ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_727;
reg   [7:0] ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727;
reg   [7:0] ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_739;
wire   [7:0] input_registers_1_3_V_3_fu_1583_p3;
wire   [63:0] zext_ln74_fu_999_p1;
wire   [63:0] zext_ln74_1_fu_1010_p1;
wire   [63:0] zext_ln74_3_fu_1123_p1;
wire   [63:0] zext_ln74_4_fu_1134_p1;
wire   [63:0] zext_ln74_6_fu_1199_p1;
wire   [63:0] zext_ln74_7_fu_1208_p1;
wire   [63:0] zext_ln38_fu_1231_p1;
wire   [63:0] zext_ln74_2_fu_1261_p1;
wire   [63:0] zext_ln74_5_fu_1271_p1;
wire   [63:0] zext_ln127_fu_1414_p1;
wire   [63:0] zext_ln38_1_fu_1419_p1;
wire   [63:0] zext_ln74_8_fu_1443_p1;
wire   [63:0] zext_ln74_9_fu_1448_p1;
wire   [63:0] zext_ln127_1_fu_1482_p1;
wire   [63:0] zext_ln74_10_fu_1504_p1;
wire   [63:0] zext_ln74_11_fu_1508_p1;
reg   [7:0] input_registers_0_3_V_4_fu_136;
reg   [7:0] input_registers_1_0_V_3_fu_140;
reg   [7:0] input_registers_1_3_V_4_fu_144;
reg   [7:0] input_registers_2_0_V_fu_148;
reg   [7:0] input_registers_2_1_V_fu_152;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage5_01001;
reg   [31:0] input_buffers_Addr_B_orig;
reg   [31:0] input_buffers_Addr_A_orig;
wire   [0:0] trunc_ln27_fu_783_p1;
wire   [0:0] trunc_ln25_fu_779_p1;
wire   [0:0] icmp_ln27_fu_805_p2;
wire   [1:0] add_ln25_1_fu_819_p2;
wire   [0:0] trunc_ln25_1_fu_825_p1;
wire   [0:0] empty_13_fu_787_p2;
wire   [0:0] icmp_ln30_fu_851_p2;
wire   [0:0] xor_ln25_fu_845_p2;
wire   [1:0] select_ln25_fu_811_p3;
wire   [0:0] and_ln25_fu_857_p2;
wire   [0:0] or_ln27_fu_877_p2;
wire   [1:0] output_y_2_fu_871_p2;
wire   [0:0] trunc_ln27_1_fu_899_p1;
wire   [0:0] select_ln25_1_fu_829_p3;
wire   [0:0] p_mid1_fu_903_p2;
wire   [0:0] select_ln25_2_fu_837_p3;
wire   [2:0] kernel_y_cast6_fu_925_p1;
wire   [2:0] empty_27_fu_929_p2;
wire   [4:0] mul_fu_939_p0;
wire   [2:0] mul_fu_939_p1;
wire   [6:0] mul_fu_939_p2;
wire   [31:0] select_ln27_1_fu_891_p3;
wire   [4:0] empty_18_fu_965_p1;
wire   [1:0] trunc_ln55_fu_977_p1;
wire   [5:0] tmp_fu_981_p5;
wire   [5:0] p_shl18_fu_969_p3;
wire   [5:0] add_ln55_1_fu_1004_p2;
wire   [3:0] add_ln27_1_fu_1027_p2;
wire   [3:0] p_shl_fu_1044_p3;
wire   [3:0] zext_ln30_fu_1041_p1;
wire   [31:0] select_ln121_fu_1081_p3;
wire   [1:0] empty_14_fu_1087_p1;
wire   [4:0] empty_15_fu_1099_p1;
wire   [5:0] p_shl18_0_1_fu_1103_p3;
wire   [5:0] mul34_cast_fu_1069_p1;
wire   [5:0] add_ln55_12_fu_1111_p2;
wire   [5:0] p_shl17_0_1_fu_1091_p3;
wire   [5:0] add_ln55_4_fu_1128_p2;
wire   [0:0] icmp_ln121_1_fu_1143_p2;
wire   [31:0] add_ln124_1_fu_1149_p2;
wire   [1:0] empty_16_fu_1163_p1;
wire   [4:0] empty_17_fu_1175_p1;
wire   [5:0] p_shl18_0_2_fu_1179_p3;
wire   [5:0] add_ln55_13_fu_1187_p2;
wire   [5:0] p_shl17_0_2_fu_1167_p3;
wire   [5:0] add_ln55_7_fu_1203_p2;
wire   [0:0] icmp_ln121_2_fu_1213_p2;
wire   [31:0] add_ln124_2_fu_1218_p2;
wire   [3:0] grp_fu_751_p2;
wire   [31:0] select_ln121_2_fu_1223_p3;
wire   [5:0] add_ln55_2_fu_1256_p2;
wire   [5:0] add_ln55_5_fu_1266_p2;
wire   [1:0] input_depth_index_142_fu_1281_p2;
wire   [5:0] p_shl18_1_fu_1297_p3;
wire   [5:0] input_depth_index_142_cast_fu_1286_p1;
wire   [5:0] add_ln55_14_fu_1304_p2;
wire   [5:0] p_shl17_1_fu_1290_p3;
wire   [31:0] select_ln121_3_fu_1316_p3;
wire   [1:0] empty_19_fu_1322_p1;
wire   [4:0] empty_20_fu_1334_p1;
wire   [5:0] p_shl18_1_1_fu_1338_p3;
wire   [5:0] add_ln55_15_fu_1346_p2;
wire   [5:0] p_shl17_1_1_fu_1326_p3;
wire   [0:0] icmp_ln121_4_fu_1358_p2;
wire   [31:0] add_ln124_4_fu_1364_p2;
wire   [1:0] empty_21_fu_1378_p1;
wire   [4:0] empty_22_fu_1390_p1;
wire   [5:0] p_shl18_1_2_fu_1394_p3;
wire   [5:0] add_ln55_16_fu_1402_p2;
wire   [5:0] p_shl17_1_2_fu_1382_p3;
wire   [3:0] grp_fu_756_p2;
wire   [5:0] add_ln55_8_fu_1438_p2;
wire   [0:0] icmp_ln121_5_fu_1452_p2;
wire   [31:0] add_ln124_5_fu_1457_p2;
wire   [31:0] select_ln121_5_fu_1462_p3;
wire   [31:0] select_ln121_6_fu_1512_p3;
wire   [0:0] icmp_ln121_7_fu_1518_p2;
wire   [31:0] add_ln124_7_fu_1524_p2;
wire   [31:0] select_ln121_7_fu_1530_p3;
wire   [0:0] icmp_ln121_8_fu_1538_p2;
wire   [31:0] add_ln124_8_fu_1544_p2;
wire   [31:0] select_ln121_8_fu_1550_p3;
wire   [0:0] icmp_ln157_fu_1558_p2;
wire   [31:0] input_num_index_1_fu_1564_p2;
wire    ap_CS_fsm_state9;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [6:0] mul_fu_939_p10;
reg    ap_condition_1621;
reg    ap_condition_1625;
reg    ap_condition_904;
reg    ap_condition_472;
reg    ap_condition_342;
reg    ap_condition_1639;
reg    ap_condition_546;
reg    ap_condition_905;
reg    ap_condition_392;
reg    ap_condition_897;
reg    ap_condition_939;
reg    ap_condition_927;
reg    ap_condition_914;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

pe_weight_registers_V #(
    .DataWidth( 8 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
weight_registers_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_registers_V_address0),
    .ce0(weight_registers_V_ce0),
    .we0(weight_registers_V_we0),
    .d0(weight_stream_V_dout),
    .q0(weight_registers_V_q0),
    .address1(weight_registers_V_address1),
    .ce1(weight_registers_V_ce1),
    .we1(weight_registers_V_we1),
    .d1(weight_stream_V_dout),
    .q1(weight_registers_V_q1)
);

pe_mul_5ns_3ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_5ns_3ns_7_1_1_U1(
    .din0(mul_fu_939_p0),
    .din1(mul_fu_939_p1),
    .dout(mul_fu_939_p2)
);

pe_fifo_w8_d6_S inner_fifos_0_0_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_0_0_V_V_din),
    .if_full_n(inner_fifos_0_0_V_V_full_n),
    .if_write(inner_fifos_0_0_V_V_write),
    .if_dout(inner_fifos_0_0_V_V_dout),
    .if_empty_n(inner_fifos_0_0_V_V_empty_n),
    .if_read(inner_fifos_0_0_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_0_1_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_0_1_V_V_din),
    .if_full_n(inner_fifos_0_1_V_V_full_n),
    .if_write(inner_fifos_0_1_V_V_write),
    .if_dout(inner_fifos_0_1_V_V_dout),
    .if_empty_n(inner_fifos_0_1_V_V_empty_n),
    .if_read(inner_fifos_0_1_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_0_2_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_0_2_V_V_din),
    .if_full_n(inner_fifos_0_2_V_V_full_n),
    .if_write(inner_fifos_0_2_V_V_write),
    .if_dout(inner_fifos_0_2_V_V_dout),
    .if_empty_n(inner_fifos_0_2_V_V_empty_n),
    .if_read(inner_fifos_0_2_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_1_0_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_1_0_V_V_din),
    .if_full_n(inner_fifos_1_0_V_V_full_n),
    .if_write(inner_fifos_1_0_V_V_write),
    .if_dout(inner_fifos_1_0_V_V_dout),
    .if_empty_n(inner_fifos_1_0_V_V_empty_n),
    .if_read(inner_fifos_1_0_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_1_1_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_1_1_V_V_din),
    .if_full_n(inner_fifos_1_1_V_V_full_n),
    .if_write(inner_fifos_1_1_V_V_write),
    .if_dout(inner_fifos_1_1_V_V_dout),
    .if_empty_n(inner_fifos_1_1_V_V_empty_n),
    .if_read(inner_fifos_1_1_V_V_read)
);

pe_fifo_w8_d6_S inner_fifos_1_2_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(inner_fifos_1_2_V_V_din),
    .if_full_n(inner_fifos_1_2_V_V_full_n),
    .if_write(inner_fifos_1_2_V_V_write),
    .if_dout(inner_fifos_1_2_V_V_dout),
    .if_empty_n(inner_fifos_1_2_V_V_empty_n),
    .if_read(inner_fifos_1_2_V_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0))) begin
        if ((1'b1 == ap_condition_1625)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645 <= input_registers_0_2_V_reg_585;
        end else if ((1'b1 == ap_condition_1621)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645 <= inner_fifos_0_1_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_904)) begin
        if ((cmp50_reg_1702 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573 <= inner_fifos_0_1_V_V_dout;
        end else if ((cmp50_reg_1702 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573 <= input_buffers_Dout_B;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_472)) begin
        if ((cmp50_reg_1702 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657 <= input_registers_0_3_V_1_fu_1424_p3;
        end else if ((cmp50_reg_1702 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657 <= inner_fifos_0_2_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_904)) begin
        if ((cmp50_reg_1702 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585 <= inner_fifos_0_2_V_V_dout;
        end else if ((cmp50_reg_1702 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585 <= input_buffers_Dout_A;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_342)) begin
        if ((cmp50_reg_1702 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609;
        end else if ((cmp50_reg_1702 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633 <= inner_fifos_1_0_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_546)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596 <= 8'd0;
        end else if ((1'b1 == ap_condition_1639)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596 <= inner_fifos_1_0_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_472)) begin
        if ((cmp50_reg_1702 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668 <= input_registers_1_2_V_reg_621;
        end else if ((cmp50_reg_1702 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668 <= inner_fifos_1_1_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_905)) begin
        if ((cmp50_reg_1702 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609 <= inner_fifos_1_1_V_V_dout;
        end else if ((cmp50_reg_1702 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609 <= input_buffers_Dout_B;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_472)) begin
        if ((cmp50_reg_1702 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681 <= input_registers_1_3_V_1_fu_1431_p3;
        end else if ((cmp50_reg_1702 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681 <= inner_fifos_1_2_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_905)) begin
        if ((cmp50_reg_1702 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621 <= inner_fifos_1_2_V_V_dout;
        end else if ((cmp50_reg_1702 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621 <= input_buffers_Dout_A;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_546)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_561 <= 8'd0;
        end else if ((1'b1 == ap_condition_1639)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_561 <= inner_fifos_0_0_V_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693 <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_693;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705 <= input_registers_0_3_V_3_fu_1492_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_705;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668;
        end else if (((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716 <= inner_fifos_1_0_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716 <= ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_716;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727 <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681;
        end else if (((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727 <= inner_fifos_1_1_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727 <= ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_727;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten26_reg_495 <= add_ln25_reg_1671;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten26_reg_495 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_517 <= select_ln27_4_reg_1739;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_517 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_num_index_reg_550 <= input_num_index_2_reg_2001;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        input_num_index_reg_550 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        kernel_y_reg_539 <= add_ln30_reg_2006;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kernel_y_reg_539 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_x_reg_506 <= select_ln25_3_reg_1676;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        output_x_reg_506 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_y_reg_528 <= select_ln27_3_reg_1692;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        output_y_reg_528 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
            reg_773 <= weight_registers_V_q1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
            reg_773 <= weight_registers_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln124_3_reg_1868 <= add_ln124_3_fu_1250_p2;
        icmp_ln121_3_reg_1863 <= icmp_ln121_3_fu_1244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln124_6_reg_1966 <= add_ln124_6_fu_1476_p2;
        icmp_ln121_6_reg_1961 <= icmp_ln121_6_fu_1470_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_793_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln124_reg_1734 <= add_ln124_fu_1021_p2;
        add_ln55_reg_1714[5 : 1] <= add_ln55_fu_993_p2[5 : 1];
        cmp50_reg_1702 <= cmp50_fu_953_p2;
        icmp_ln121_reg_1729 <= icmp_ln121_fu_1015_p2;
        notrhs_reg_1710 <= notrhs_fu_959_p2;
        select_ln27_2_reg_1688 <= select_ln27_2_fu_909_p3;
        select_ln27_reg_1681 <= select_ln27_fu_883_p3;
        tmp_1_reg_1697 <= mul_fu_939_p2[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln25_reg_1671 <= add_ln25_fu_799_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        add_ln30_reg_2006 <= add_ln30_fu_1578_p2;
        input_num_index_2_reg_2001 <= input_num_index_2_fu_1570_p3;
        input_registers_0_3_V_4_fu_136 <= input_registers_0_3_V_3_fu_1492_p3;
        input_registers_2_1_V_fu_152 <= input_buffers_Dout_B;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln55_10_reg_1900[5 : 1] <= add_ln55_10_fu_1352_p2[5 : 1];
        add_ln55_9_reg_1890[5 : 1] <= add_ln55_9_fu_1310_p2[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln55_11_reg_1911[5 : 1] <= add_ln55_11_fu_1408_p2[5 : 1];
        select_ln121_4_reg_1905 <= select_ln121_4_fu_1370_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln55_3_reg_1790[5 : 1] <= add_ln55_3_fu_1117_p2[5 : 1];
        add_ln55_6_reg_1811[5 : 1] <= add_ln55_6_fu_1193_p2[5 : 1];
        empty_26_reg_1744 <= empty_26_fu_1051_p2;
        mul1_reg_1755[1] <= mul1_fu_1062_p3[1];
        p_cast_reg_1750[3 : 0] <= p_cast_fu_1057_p1[3 : 0];
        select_ln121_1_reg_1805 <= select_ln121_1_fu_1155_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        empty_23_reg_1853 <= empty_23_fu_1236_p1;
        empty_24_reg_1858 <= empty_24_fu_1240_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln25_reg_1667 <= icmp_ln25_fu_793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        input_registers_0_1_V_reg_573 <= ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573;
        input_registers_0_2_V_reg_585 <= ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_registers_1_0_V_3_fu_140 <= ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        input_registers_1_2_V_reg_621 <= ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_registers_1_3_V_4_fu_144 <= input_registers_1_3_V_3_fu_1583_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        input_registers_2_0_V_fu_148 <= input_buffers_Dout_A;
        input_registers_2_2_V_1_reg_1883 <= input_buffers_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_767 <= input_buffers_Dout_B;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_fu_793_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln25_3_reg_1676 <= select_ln25_3_fu_863_p3;
        select_ln27_3_reg_1692 <= select_ln27_3_fu_917_p3;
        select_ln27_4_reg_1739 <= select_ln27_4_fu_1033_p3;
    end
end

always @ (*) begin
    if ((icmp_ln25_fu_793_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten26_phi_fu_499_p4 = add_ln25_reg_1671;
    end else begin
        ap_phi_mux_indvar_flatten26_phi_fu_499_p4 = indvar_flatten26_reg_495;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_521_p4 = select_ln27_4_reg_1739;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_521_p4 = indvar_flatten_reg_517;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_input_num_index_phi_fu_554_p4 = input_num_index_2_reg_2001;
    end else begin
        ap_phi_mux_input_num_index_phi_fu_554_p4 = input_num_index_reg_550;
    end
end

always @ (*) begin
    if (((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0))) begin
        ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4 = inner_fifos_0_1_V_V_dout;
    end else begin
        ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4 = ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_693;
    end
end

always @ (*) begin
    if (((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0))) begin
        ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4 = inner_fifos_0_2_V_V_dout;
    end else begin
        ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4 = ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_705;
    end
end

always @ (*) begin
    if ((icmp_ln25_reg_1667 == 1'd0)) begin
        if ((cmp50_reg_1702 == 1'd1)) begin
            ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4 = input_registers_1_3_V_3_fu_1583_p3;
        end else if ((cmp50_reg_1702 == 1'd0)) begin
            ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4 = inner_fifos_1_2_V_V_dout;
        end else begin
            ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4 = ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_739;
        end
    end else begin
        ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4 = ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_739;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_y_phi_fu_543_p4 = add_ln30_reg_2006;
    end else begin
        ap_phi_mux_kernel_y_phi_fu_543_p4 = kernel_y_reg_539;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_output_x_phi_fu_510_p4 = select_ln25_3_reg_1676;
    end else begin
        ap_phi_mux_output_x_phi_fu_510_p4 = output_x_reg_506;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_output_y_phi_fu_532_p4 = select_ln27_3_reg_1692;
    end else begin
        ap_phi_mux_output_y_phi_fu_532_p4 = output_y_reg_528;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_0_0_V_V_din = ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_716;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op325_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        inner_fifos_0_0_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op202_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        inner_fifos_0_0_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596;
    end else begin
        inner_fifos_0_0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op152_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op314_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op404_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_0_V_V_read = 1'b1;
    end else begin
        inner_fifos_0_0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op202_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op325_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_0_V_V_write = 1'b1;
    end else begin
        inner_fifos_0_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_0_1_V_V_din = ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op357_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        inner_fifos_0_1_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op244_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        inner_fifos_0_1_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609;
    end else begin
        inner_fifos_0_1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op154_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op316_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op406_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_1_V_V_read = 1'b1;
    end else begin
        inner_fifos_0_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op357_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op244_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_1_V_V_write = 1'b1;
    end else begin
        inner_fifos_0_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_0_2_V_V_din = ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op361_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        inner_fifos_0_2_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op248_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        inner_fifos_0_2_V_V_din = ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621;
    end else begin
        inner_fifos_0_2_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op160_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op319_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op409_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_2_V_V_read = 1'b1;
    end else begin
        inner_fifos_0_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op361_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op248_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_0_2_V_V_write = 1'b1;
    end else begin
        inner_fifos_0_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_1_0_V_V_din = input_registers_2_2_V_1_reg_1883;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op333_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        inner_fifos_1_0_V_V_din = reg_767;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        inner_fifos_1_0_V_V_din = 8'd0;
    end else begin
        inner_fifos_1_0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op171_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op383_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op279_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        inner_fifos_1_0_V_V_read = 1'b1;
    end else begin
        inner_fifos_1_0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op193_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op333_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_1_0_V_V_write = 1'b1;
    end else begin
        inner_fifos_1_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        inner_fifos_1_1_V_V_din = reg_767;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op334_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        inner_fifos_1_1_V_V_din = input_registers_2_2_V_1_reg_1883;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op255_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        inner_fifos_1_1_V_V_din = input_buffers_Dout_B;
    end else begin
        inner_fifos_1_1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op205_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op328_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op386_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        inner_fifos_1_1_V_V_read = 1'b1;
    end else begin
        inner_fifos_1_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op334_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op255_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_1_1_V_V_write = 1'b1;
    end else begin
        inner_fifos_1_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op371_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        inner_fifos_1_2_V_V_din = input_buffers_Dout_B;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op260_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        inner_fifos_1_2_V_V_din = input_buffers_Dout_A;
    end else begin
        inner_fifos_1_2_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op209_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op331_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op422_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_1_2_V_V_read = 1'b1;
    end else begin
        inner_fifos_1_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op371_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op260_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inner_fifos_1_2_V_V_write = 1'b1;
    end else begin
        inner_fifos_1_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            input_buffers_Addr_A_orig = zext_ln74_11_fu_1508_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_buffers_Addr_A_orig = zext_ln74_9_fu_1448_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_buffers_Addr_A_orig = zext_ln74_5_fu_1271_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_buffers_Addr_A_orig = zext_ln74_7_fu_1208_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_buffers_Addr_A_orig = zext_ln74_4_fu_1134_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_buffers_Addr_A_orig = zext_ln74_1_fu_1010_p1;
        end else begin
            input_buffers_Addr_A_orig = 'bx;
        end
    end else begin
        input_buffers_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            input_buffers_Addr_B_orig = zext_ln74_10_fu_1504_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            input_buffers_Addr_B_orig = zext_ln74_8_fu_1443_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            input_buffers_Addr_B_orig = zext_ln74_2_fu_1261_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            input_buffers_Addr_B_orig = zext_ln74_6_fu_1199_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            input_buffers_Addr_B_orig = zext_ln74_3_fu_1123_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            input_buffers_Addr_B_orig = zext_ln74_fu_999_p1;
        end else begin
            input_buffers_Addr_B_orig = 'bx;
        end
    end else begin
        input_buffers_Addr_B_orig = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_buffers_EN_A = 1'b1;
    end else begin
        input_buffers_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        input_buffers_EN_B = 1'b1;
    end else begin
        input_buffers_EN_B = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_0_blk_n = pe_input_stream_V_0_full_n;
    end else begin
        pe_input_stream_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op378_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        pe_input_stream_V_0_din = ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op315_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op405_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pe_input_stream_V_0_din = inner_fifos_0_0_V_V_dout;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op269_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        pe_input_stream_V_0_din = input_registers_0_1_V_reg_573;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        pe_input_stream_V_0_din = ap_phi_reg_pp0_iter0_storemerge_reg_561;
    end else begin
        pe_input_stream_V_0_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op315_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op378_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op269_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op405_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_0_write = 1'b1;
    end else begin
        pe_input_stream_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        pe_input_stream_V_1_blk_n = pe_input_stream_V_1_full_n;
    end else begin
        pe_input_stream_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
            pe_input_stream_V_1_din = ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_633;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
            pe_input_stream_V_1_din = ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_596;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
            pe_input_stream_V_1_din = input_registers_1_0_V_3_fu_140;
        end else begin
            pe_input_stream_V_1_din = 'bx;
        end
    end else begin
        pe_input_stream_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        pe_input_stream_V_1_write = 1'b1;
    end else begin
        pe_input_stream_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        pe_input_stream_V_2_blk_n = pe_input_stream_V_2_full_n;
    end else begin
        pe_input_stream_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
            pe_input_stream_V_2_din = input_buffers_Dout_B;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
            pe_input_stream_V_2_din = 8'd0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
            pe_input_stream_V_2_din = input_registers_2_0_V_fu_148;
        end else begin
            pe_input_stream_V_2_din = 'bx;
        end
    end else begin
        pe_input_stream_V_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        pe_input_stream_V_2_write = 1'b1;
    end else begin
        pe_input_stream_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_3_blk_n = pe_input_stream_V_3_full_n;
    end else begin
        pe_input_stream_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((icmp_ln25_reg_1667 == 1'd0)) begin
        if ((1'b1 == ap_condition_927)) begin
            pe_input_stream_V_3_din = ap_phi_mux_input_registers_0_1_V_2_phi_fu_696_p4;
        end else if ((1'b1 == ap_condition_939)) begin
            pe_input_stream_V_3_din = ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_645;
        end else if ((1'b1 == ap_condition_897)) begin
            pe_input_stream_V_3_din = ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_573;
        end else begin
            pe_input_stream_V_3_din = 'bx;
        end
    end else begin
        pe_input_stream_V_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_3_write = 1'b1;
    end else begin
        pe_input_stream_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_4_blk_n = pe_input_stream_V_4_full_n;
    end else begin
        pe_input_stream_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((icmp_ln25_reg_1667 == 1'd0)) begin
        if ((1'b1 == ap_condition_927)) begin
            pe_input_stream_V_4_din = ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_727;
        end else if ((1'b1 == ap_condition_939)) begin
            pe_input_stream_V_4_din = ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_668;
        end else if ((1'b1 == ap_condition_914)) begin
            pe_input_stream_V_4_din = ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_609;
        end else begin
            pe_input_stream_V_4_din = 'bx;
        end
    end else begin
        pe_input_stream_V_4_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_4_write = 1'b1;
    end else begin
        pe_input_stream_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        pe_input_stream_V_5_blk_n = pe_input_stream_V_5_full_n;
    end else begin
        pe_input_stream_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
            pe_input_stream_V_5_din = input_registers_2_2_V_1_reg_1883;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
            pe_input_stream_V_5_din = input_buffers_Dout_B;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
            pe_input_stream_V_5_din = input_registers_2_1_V_fu_152;
        end else begin
            pe_input_stream_V_5_din = 'bx;
        end
    end else begin
        pe_input_stream_V_5_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        pe_input_stream_V_5_write = 1'b1;
    end else begin
        pe_input_stream_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (notrhs_reg_1710 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((notrhs_reg_1710 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_6_blk_n = pe_input_stream_V_6_full_n;
    end else begin
        pe_input_stream_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((notrhs_reg_1710 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pe_input_stream_V_6_din = ap_phi_mux_input_registers_0_2_V_2_phi_fu_708_p4;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op368_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op366_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001)))) begin
        pe_input_stream_V_6_din = ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_657;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        pe_input_stream_V_6_din = ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_585;
    end else begin
        pe_input_stream_V_6_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op368_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op366_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | ((notrhs_reg_1710 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((notrhs_reg_1710 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_6_write = 1'b1;
    end else begin
        pe_input_stream_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_7_blk_n = pe_input_stream_V_7_full_n;
    end else begin
        pe_input_stream_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pe_input_stream_V_7_din = ap_phi_mux_input_registers_1_2_V_2_phi_fu_742_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        pe_input_stream_V_7_din = ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_681;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        pe_input_stream_V_7_din = ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_621;
    end else begin
        pe_input_stream_V_7_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_7_write = 1'b1;
    end else begin
        pe_input_stream_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_input_stream_V_8_blk_n = pe_input_stream_V_8_full_n;
    end else begin
        pe_input_stream_V_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        pe_input_stream_V_8_din = input_buffers_Dout_B;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_01001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pe_input_stream_V_8_din = input_buffers_Dout_A;
    end else begin
        pe_input_stream_V_8_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_input_stream_V_8_write = 1'b1;
    end else begin
        pe_input_stream_V_8_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        pe_weight_stream_V_blk_n = pe_weight_stream_V_full_n;
    end else begin
        pe_weight_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_01001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pe_weight_stream_V_din = reg_773;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        pe_weight_stream_V_din = weight_registers_V_q1;
    end else begin
        pe_weight_stream_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pe_weight_stream_V_write = 1'b1;
    end else begin
        pe_weight_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            weight_registers_V_address0 = zext_ln127_fu_1414_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            weight_registers_V_address0 = zext_ln38_fu_1231_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            weight_registers_V_address0 = p_cast_fu_1057_p1;
        end else begin
            weight_registers_V_address0 = 'bx;
        end
    end else begin
        weight_registers_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weight_registers_V_address1 = zext_ln127_1_fu_1482_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            weight_registers_V_address1 = zext_ln38_1_fu_1419_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            weight_registers_V_address1 = p_cast_reg_1750;
        end else begin
            weight_registers_V_address1 = 'bx;
        end
    end else begin
        weight_registers_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        weight_registers_V_ce0 = 1'b1;
    end else begin
        weight_registers_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        weight_registers_V_ce1 = 1'b1;
    end else begin
        weight_registers_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln27_2_reg_1688 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln27_2_reg_1688 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        weight_registers_V_we0 = 1'b1;
    end else begin
        weight_registers_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln27_2_reg_1688 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        weight_registers_V_we1 = 1'b1;
    end else begin
        weight_registers_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln27_2_reg_1688 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln27_2_reg_1688 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln27_2_reg_1688 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        weight_stream_V_blk_n = weight_stream_V_empty_n;
    end else begin
        weight_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op226_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op148_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op297_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        weight_stream_V_read = 1'b1;
    end else begin
        weight_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_fu_793_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln25_fu_793_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln124_1_fu_1149_p2 = (32'd1 + select_ln121_fu_1081_p3);

assign add_ln124_2_fu_1218_p2 = (select_ln121_1_reg_1805 + 32'd1);

assign add_ln124_3_fu_1250_p2 = (32'd1 + select_ln121_2_fu_1223_p3);

assign add_ln124_4_fu_1364_p2 = (32'd1 + select_ln121_3_fu_1316_p3);

assign add_ln124_5_fu_1457_p2 = (select_ln121_4_reg_1905 + 32'd1);

assign add_ln124_6_fu_1476_p2 = (select_ln121_5_fu_1462_p3 + 32'd1);

assign add_ln124_7_fu_1524_p2 = (select_ln121_6_fu_1512_p3 + 32'd1);

assign add_ln124_8_fu_1544_p2 = (select_ln121_7_fu_1530_p3 + 32'd1);

assign add_ln124_fu_1021_p2 = (32'd1 + select_ln27_1_fu_891_p3);

assign add_ln25_1_fu_819_p2 = (2'd1 + ap_phi_mux_output_x_phi_fu_510_p4);

assign add_ln25_fu_799_p2 = (4'd1 + ap_phi_mux_indvar_flatten26_phi_fu_499_p4);

assign add_ln27_1_fu_1027_p2 = (ap_phi_mux_indvar_flatten_phi_fu_521_p4 + 4'd1);

assign add_ln30_fu_1578_p2 = (select_ln27_reg_1681 + 2'd1);

assign add_ln55_10_fu_1352_p2 = (add_ln55_15_fu_1346_p2 + p_shl17_1_1_fu_1326_p3);

assign add_ln55_11_fu_1408_p2 = (add_ln55_16_fu_1402_p2 + p_shl17_1_2_fu_1382_p3);

assign add_ln55_12_fu_1111_p2 = (p_shl18_0_1_fu_1103_p3 + mul34_cast_fu_1069_p1);

assign add_ln55_13_fu_1187_p2 = (p_shl18_0_2_fu_1179_p3 + mul34_cast_fu_1069_p1);

assign add_ln55_14_fu_1304_p2 = (p_shl18_1_fu_1297_p3 + input_depth_index_142_cast_fu_1286_p1);

assign add_ln55_15_fu_1346_p2 = (p_shl18_1_1_fu_1338_p3 + input_depth_index_142_cast_fu_1286_p1);

assign add_ln55_16_fu_1402_p2 = (p_shl18_1_2_fu_1394_p3 + input_depth_index_142_cast_fu_1286_p1);

assign add_ln55_1_fu_1004_p2 = (add_ln55_fu_993_p2 + 6'd6);

assign add_ln55_2_fu_1256_p2 = (6'd12 + add_ln55_reg_1714);

assign add_ln55_3_fu_1117_p2 = (add_ln55_12_fu_1111_p2 + p_shl17_0_1_fu_1091_p3);

assign add_ln55_4_fu_1128_p2 = (add_ln55_3_fu_1117_p2 + 6'd6);

assign add_ln55_5_fu_1266_p2 = (6'd12 + add_ln55_3_reg_1790);

assign add_ln55_6_fu_1193_p2 = (add_ln55_13_fu_1187_p2 + p_shl17_0_2_fu_1167_p3);

assign add_ln55_7_fu_1203_p2 = (add_ln55_6_reg_1811 + 6'd6);

assign add_ln55_8_fu_1438_p2 = (add_ln55_6_reg_1811 + 6'd12);

assign add_ln55_9_fu_1310_p2 = (add_ln55_14_fu_1304_p2 + p_shl17_1_fu_1290_p3);

assign add_ln55_fu_993_p2 = (tmp_fu_981_p5 + p_shl18_fu_969_p3);

assign and_ln25_fu_857_p2 = (xor_ln25_fu_845_p2 & icmp_ln30_fu_851_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((pe_input_stream_V_7_full_n == 1'b0) | ((ap_predicate_op422_read_state8 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op409_read_state8 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op406_read_state8 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op404_read_state8 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((inner_fifos_1_0_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_0_0_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (notrhs_reg_1710 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op405_write_state8 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((inner_fifos_1_2_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_1_1_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_0_2_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((inner_fifos_0_1_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((pe_input_stream_V_7_full_n == 1'b0) | ((ap_predicate_op422_read_state8 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op409_read_state8 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op406_read_state8 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op404_read_state8 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((inner_fifos_1_0_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_0_0_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (notrhs_reg_1710 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op405_write_state8 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((inner_fifos_1_2_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_1_1_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_0_2_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((inner_fifos_0_1_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((pe_input_stream_V_7_full_n == 1'b0) | ((ap_predicate_op422_read_state8 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op409_read_state8 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op406_read_state8 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op404_read_state8 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((inner_fifos_1_0_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_0_0_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (notrhs_reg_1710 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op405_write_state8 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((inner_fifos_1_2_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_1_1_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_0_2_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((inner_fifos_0_1_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op193_write_state3 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op171_read_state3 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op160_read_state3 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op154_read_state3 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op148_read_state3 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op193_write_state3 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op171_read_state3 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op160_read_state3 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op154_read_state3 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op148_read_state3 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op193_write_state3 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op171_read_state3 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op160_read_state3 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op154_read_state3 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op148_read_state3 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op226_read_state4 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((ap_predicate_op209_read_state4 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op205_read_state4 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op202_write_state4 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op226_read_state4 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((ap_predicate_op209_read_state4 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op205_read_state4 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op202_write_state4 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op226_read_state4 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((ap_predicate_op209_read_state4 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op205_read_state4 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op202_write_state4 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((weight_stream_V_empty_n == 1'b0) & (ap_predicate_op297_read_state5 == 1'b1)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op279_read_state5 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op269_write_state5 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op260_write_state5 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op255_write_state5 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op248_write_state5 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op244_write_state5 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((weight_stream_V_empty_n == 1'b0) & (ap_predicate_op297_read_state5 == 1'b1)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op279_read_state5 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op269_write_state5 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op260_write_state5 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op255_write_state5 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op248_write_state5 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op244_write_state5 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((weight_stream_V_empty_n == 1'b0) & (ap_predicate_op297_read_state5 == 1'b1)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op279_read_state5 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op269_write_state5 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op260_write_state5 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op255_write_state5 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op248_write_state5 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op244_write_state5 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op334_write_state6 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op333_write_state6 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op331_read_state6 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op328_read_state6 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op325_write_state6 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((ap_predicate_op319_read_state6 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op316_read_state6 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op314_read_state6 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op315_write_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op334_write_state6 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op333_write_state6 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op331_read_state6 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op328_read_state6 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op325_write_state6 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((ap_predicate_op319_read_state6 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op316_read_state6 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op314_read_state6 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op315_write_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op334_write_state6 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op333_write_state6 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op331_read_state6 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op328_read_state6 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op325_write_state6 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((ap_predicate_op319_read_state6 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op316_read_state6 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op314_read_state6 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op315_write_state6 == 1'b1))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op386_read_state7 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op383_read_state7 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op371_write_state7 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op368_write_state7 == 1'b1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op366_write_state7 == 1'b1)) | ((ap_predicate_op361_write_state7 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((ap_predicate_op357_write_state7 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op378_write_state7 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op386_read_state7 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op383_read_state7 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op371_write_state7 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op368_write_state7 == 1'b1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op366_write_state7 == 1'b1)) | ((ap_predicate_op361_write_state7 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((ap_predicate_op357_write_state7 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op378_write_state7 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op386_read_state7 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op383_read_state7 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op371_write_state7 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op368_write_state7 == 1'b1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op366_write_state7 == 1'b1)) | ((ap_predicate_op361_write_state7 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((ap_predicate_op357_write_state7 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op378_write_state7 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((ap_predicate_op193_write_state3 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op171_read_state3 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op160_read_state3 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op154_read_state3 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op148_read_state3 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = (((ap_predicate_op226_read_state4 == 1'b1) & (weight_stream_V_empty_n == 1'b0)) | ((ap_predicate_op209_read_state4 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op205_read_state4 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op202_write_state4 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = (((pe_input_stream_V_2_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((weight_stream_V_empty_n == 1'b0) & (ap_predicate_op297_read_state5 == 1'b1)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op279_read_state5 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op269_write_state5 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op260_write_state5 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op255_write_state5 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op248_write_state5 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op244_write_state5 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = (((pe_input_stream_V_1_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((ap_predicate_op334_write_state6 == 1'b1) & (inner_fifos_1_1_V_V_full_n == 1'b0)) | ((ap_predicate_op333_write_state6 == 1'b1) & (inner_fifos_1_0_V_V_full_n == 1'b0)) | ((ap_predicate_op331_read_state6 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op328_read_state6 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op325_write_state6 == 1'b1) & (inner_fifos_0_0_V_V_full_n == 1'b0)) | ((ap_predicate_op319_read_state6 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op316_read_state6 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op314_read_state6 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((pe_input_stream_V_5_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op315_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = (((ap_predicate_op386_read_state7 == 1'b1) & (inner_fifos_1_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op383_read_state7 == 1'b1) & (inner_fifos_1_0_V_V_empty_n == 1'b0)) | ((ap_predicate_op371_write_state7 == 1'b1) & (inner_fifos_1_2_V_V_full_n == 1'b0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op368_write_state7 == 1'b1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (ap_predicate_op366_write_state7 == 1'b1)) | ((ap_predicate_op361_write_state7 == 1'b1) & (inner_fifos_0_2_V_V_full_n == 1'b0)) | ((ap_predicate_op357_write_state7 == 1'b1) & (inner_fifos_0_1_V_V_full_n == 1'b0)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op378_write_state7 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_7_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter1 = ((pe_input_stream_V_7_full_n == 1'b0) | ((ap_predicate_op422_read_state8 == 1'b1) & (inner_fifos_1_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op409_read_state8 == 1'b1) & (inner_fifos_0_2_V_V_empty_n == 1'b0)) | ((ap_predicate_op406_read_state8 == 1'b1) & (inner_fifos_0_1_V_V_empty_n == 1'b0)) | ((ap_predicate_op404_read_state8 == 1'b1) & (inner_fifos_0_0_V_V_empty_n == 1'b0)) | ((inner_fifos_1_0_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_0_0_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_6_full_n == 1'b0) & (notrhs_reg_1710 == 1'd0)) | ((pe_input_stream_V_6_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_3_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_0_full_n == 1'b0) & (ap_predicate_op405_write_state8 == 1'b1)) | ((pe_weight_stream_V_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((pe_input_stream_V_8_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((inner_fifos_1_2_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_1_1_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((inner_fifos_0_2_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)) | ((pe_input_stream_V_4_full_n == 1'b0) & (icmp_ln25_reg_1667 == 1'd0)) | ((inner_fifos_0_1_V_V_full_n == 1'b0) & (notrhs_reg_1710 == 1'd1)));
end

always @ (*) begin
    ap_condition_1621 = ((1'b1 == ap_CS_fsm_pp0_stage4) & (cmp50_reg_1702 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_1625 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (cmp50_reg_1702 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_1639 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_342 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_392 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001));
end

always @ (*) begin
    ap_condition_472 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_546 = ((cmp50_fu_953_p2 == 1'd1) & (icmp_ln25_fu_793_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_897 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001));
end

always @ (*) begin
    ap_condition_904 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_905 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln25_reg_1667 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_914 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001));
end

always @ (*) begin
    ap_condition_927 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_939 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_input_registers_0_1_V_2_reg_693 = 'bx;

assign ap_phi_reg_pp0_iter0_input_registers_0_2_V_2_reg_705 = 'bx;

assign ap_phi_reg_pp0_iter0_input_registers_1_0_V_2_reg_716 = 'bx;

assign ap_phi_reg_pp0_iter0_input_registers_1_1_V_2_reg_727 = 'bx;

assign ap_phi_reg_pp0_iter1_input_registers_1_2_V_2_reg_739 = 'bx;

always @ (*) begin
    ap_predicate_op148_read_state3 = ((select_ln27_2_reg_1688 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op152_read_state3 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op154_read_state3 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op160_read_state3 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op171_read_state3 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op193_write_state3 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op202_write_state4 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op205_read_state4 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_read_state4 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op226_read_state4 = ((select_ln27_2_reg_1688 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op244_write_state5 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op248_write_state5 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op255_write_state5 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op260_write_state5 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op269_write_state5 = ((cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op279_read_state5 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op297_read_state5 = ((select_ln27_2_reg_1688 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op314_read_state6 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op315_write_state6 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op316_read_state6 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op319_read_state6 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op325_write_state6 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op328_read_state6 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op331_read_state6 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op333_write_state6 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op334_write_state6 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op357_write_state7 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op361_write_state7 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op366_write_state7 = ((notrhs_reg_1710 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op368_write_state7 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op371_write_state7 = ((notrhs_reg_1710 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op378_write_state7 = ((cmp50_reg_1702 == 1'd1) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op383_read_state7 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op386_read_state7 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op404_read_state8 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op405_write_state8 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op406_read_state8 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op409_read_state8 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

always @ (*) begin
    ap_predicate_op422_read_state8 = ((cmp50_reg_1702 == 1'd0) & (icmp_ln25_reg_1667 == 1'd0));
end

assign cmp50_fu_953_p2 = ((select_ln27_fu_883_p3 == 2'd0) ? 1'b1 : 1'b0);

assign empty_13_fu_787_p2 = (trunc_ln27_fu_783_p1 | trunc_ln25_fu_779_p1);

assign empty_14_fu_1087_p1 = select_ln121_fu_1081_p3[1:0];

assign empty_15_fu_1099_p1 = select_ln121_fu_1081_p3[4:0];

assign empty_16_fu_1163_p1 = select_ln121_1_fu_1155_p3[1:0];

assign empty_17_fu_1175_p1 = select_ln121_1_fu_1155_p3[4:0];

assign empty_18_fu_965_p1 = select_ln27_1_fu_891_p3[4:0];

assign empty_19_fu_1322_p1 = select_ln121_3_fu_1316_p3[1:0];

assign empty_20_fu_1334_p1 = select_ln121_3_fu_1316_p3[4:0];

assign empty_21_fu_1378_p1 = select_ln121_4_fu_1370_p3[1:0];

assign empty_22_fu_1390_p1 = select_ln121_4_fu_1370_p3[4:0];

assign empty_23_fu_1236_p1 = select_ln121_2_fu_1223_p3[1:0];

assign empty_24_fu_1240_p1 = select_ln121_2_fu_1223_p3[4:0];

assign empty_26_fu_1051_p2 = (p_shl_fu_1044_p3 - zext_ln30_fu_1041_p1);

assign empty_27_fu_929_p2 = (3'd2 + kernel_y_cast6_fu_925_p1);

assign grp_fu_751_p2 = (empty_26_reg_1744 + 4'd1);

assign grp_fu_756_p2 = (empty_26_reg_1744 + 4'd2);

assign icmp_ln121_1_fu_1143_p2 = ((select_ln121_fu_1081_p3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_2_fu_1213_p2 = ((select_ln121_1_reg_1805 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_3_fu_1244_p2 = ((select_ln121_2_fu_1223_p3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_4_fu_1358_p2 = ((select_ln121_3_fu_1316_p3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_5_fu_1452_p2 = ((select_ln121_4_reg_1905 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_6_fu_1470_p2 = ((select_ln121_5_fu_1462_p3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_7_fu_1518_p2 = ((select_ln121_6_fu_1512_p3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_8_fu_1538_p2 = ((select_ln121_7_fu_1530_p3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_1015_p2 = ((select_ln27_1_fu_891_p3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_1558_p2 = ((select_ln121_8_fu_1550_p3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_793_p2 = ((ap_phi_mux_indvar_flatten26_phi_fu_499_p4 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_805_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_521_p4 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_851_p2 = ((ap_phi_mux_kernel_y_phi_fu_543_p4 == 2'd3) ? 1'b1 : 1'b0);

assign input_buffers_Addr_A = input_buffers_Addr_A_orig << 32'd0;

assign input_buffers_Addr_B = input_buffers_Addr_B_orig << 32'd0;

assign input_buffers_Clk_A = ap_clk;

assign input_buffers_Clk_B = ap_clk;

assign input_buffers_Din_A = 8'd0;

assign input_buffers_Din_B = 8'd0;

assign input_buffers_Rst_A = ap_rst;

assign input_buffers_Rst_B = ap_rst;

assign input_buffers_WEN_A = 1'd0;

assign input_buffers_WEN_B = 1'd0;

assign input_depth_index_142_cast_fu_1286_p1 = input_depth_index_142_fu_1281_p2;

assign input_depth_index_142_fu_1281_p2 = (mul1_reg_1755 | 2'd1);

assign input_num_index_1_fu_1564_p2 = (select_ln121_8_fu_1550_p3 + 32'd1);

assign input_num_index_2_fu_1570_p3 = ((icmp_ln157_fu_1558_p2[0:0] === 1'b1) ? 32'd0 : input_num_index_1_fu_1564_p2);

assign input_registers_0_3_V_1_fu_1424_p3 = ((cmp50_reg_1702[0:0] === 1'b1) ? input_buffers_Dout_B : input_registers_0_3_V_4_fu_136);

assign input_registers_0_3_V_3_fu_1492_p3 = ((cmp50_reg_1702[0:0] === 1'b1) ? input_buffers_Dout_A : input_registers_0_3_V_4_fu_136);

assign input_registers_1_3_V_1_fu_1431_p3 = ((cmp50_reg_1702[0:0] === 1'b1) ? input_buffers_Dout_A : input_registers_1_3_V_4_fu_144);

assign input_registers_1_3_V_3_fu_1583_p3 = ((cmp50_reg_1702[0:0] === 1'b1) ? input_buffers_Dout_B : input_registers_1_3_V_4_fu_144);

assign kernel_y_cast6_fu_925_p1 = select_ln27_fu_883_p3;

assign mul1_fu_1062_p3 = {{tmp_1_reg_1697}, {1'd0}};

assign mul34_cast_fu_1069_p1 = mul1_fu_1062_p3;

assign mul_fu_939_p0 = 7'd11;

assign mul_fu_939_p1 = mul_fu_939_p10;

assign mul_fu_939_p10 = empty_27_fu_929_p2;

assign notrhs_fu_959_p2 = ((select_ln27_fu_883_p3 != 2'd2) ? 1'b1 : 1'b0);

assign or_ln27_fu_877_p2 = (icmp_ln27_fu_805_p2 | and_ln25_fu_857_p2);

assign output_y_2_fu_871_p2 = (2'd1 + select_ln25_fu_811_p3);

assign p_cast_fu_1057_p1 = empty_26_fu_1051_p2;

assign p_mid1_fu_903_p2 = (trunc_ln27_1_fu_899_p1 | select_ln25_1_fu_829_p3);

assign p_shl17_0_1_fu_1091_p3 = {{empty_14_fu_1087_p1}, {4'd0}};

assign p_shl17_0_2_fu_1167_p3 = {{empty_16_fu_1163_p1}, {4'd0}};

assign p_shl17_1_1_fu_1326_p3 = {{empty_19_fu_1322_p1}, {4'd0}};

assign p_shl17_1_2_fu_1382_p3 = {{empty_21_fu_1378_p1}, {4'd0}};

assign p_shl17_1_fu_1290_p3 = {{empty_23_reg_1853}, {4'd0}};

assign p_shl18_0_1_fu_1103_p3 = {{empty_15_fu_1099_p1}, {1'd0}};

assign p_shl18_0_2_fu_1179_p3 = {{empty_17_fu_1175_p1}, {1'd0}};

assign p_shl18_1_1_fu_1338_p3 = {{empty_20_fu_1334_p1}, {1'd0}};

assign p_shl18_1_2_fu_1394_p3 = {{empty_22_fu_1390_p1}, {1'd0}};

assign p_shl18_1_fu_1297_p3 = {{empty_24_reg_1858}, {1'd0}};

assign p_shl18_fu_969_p3 = {{empty_18_fu_965_p1}, {1'd0}};

assign p_shl_fu_1044_p3 = {{select_ln27_reg_1681}, {2'd0}};

assign select_ln121_1_fu_1155_p3 = ((icmp_ln121_1_fu_1143_p2[0:0] === 1'b1) ? 32'd0 : add_ln124_1_fu_1149_p2);

assign select_ln121_2_fu_1223_p3 = ((icmp_ln121_2_fu_1213_p2[0:0] === 1'b1) ? 32'd0 : add_ln124_2_fu_1218_p2);

assign select_ln121_3_fu_1316_p3 = ((icmp_ln121_3_reg_1863[0:0] === 1'b1) ? 32'd0 : add_ln124_3_reg_1868);

assign select_ln121_4_fu_1370_p3 = ((icmp_ln121_4_fu_1358_p2[0:0] === 1'b1) ? 32'd0 : add_ln124_4_fu_1364_p2);

assign select_ln121_5_fu_1462_p3 = ((icmp_ln121_5_fu_1452_p2[0:0] === 1'b1) ? 32'd0 : add_ln124_5_fu_1457_p2);

assign select_ln121_6_fu_1512_p3 = ((icmp_ln121_6_reg_1961[0:0] === 1'b1) ? 32'd0 : add_ln124_6_reg_1966);

assign select_ln121_7_fu_1530_p3 = ((icmp_ln121_7_fu_1518_p2[0:0] === 1'b1) ? 32'd0 : add_ln124_7_fu_1524_p2);

assign select_ln121_8_fu_1550_p3 = ((icmp_ln121_8_fu_1538_p2[0:0] === 1'b1) ? 32'd0 : add_ln124_8_fu_1544_p2);

assign select_ln121_fu_1081_p3 = ((icmp_ln121_reg_1729[0:0] === 1'b1) ? 32'd0 : add_ln124_reg_1734);

assign select_ln25_1_fu_829_p3 = ((icmp_ln27_fu_805_p2[0:0] === 1'b1) ? trunc_ln25_1_fu_825_p1 : trunc_ln25_fu_779_p1);

assign select_ln25_2_fu_837_p3 = ((icmp_ln27_fu_805_p2[0:0] === 1'b1) ? trunc_ln25_1_fu_825_p1 : empty_13_fu_787_p2);

assign select_ln25_3_fu_863_p3 = ((icmp_ln27_fu_805_p2[0:0] === 1'b1) ? add_ln25_1_fu_819_p2 : ap_phi_mux_output_x_phi_fu_510_p4);

assign select_ln25_fu_811_p3 = ((icmp_ln27_fu_805_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_output_y_phi_fu_532_p4);

assign select_ln27_1_fu_891_p3 = ((or_ln27_fu_877_p2[0:0] === 1'b1) ? 32'd0 : ap_phi_mux_input_num_index_phi_fu_554_p4);

assign select_ln27_2_fu_909_p3 = ((and_ln25_fu_857_p2[0:0] === 1'b1) ? p_mid1_fu_903_p2 : select_ln25_2_fu_837_p3);

assign select_ln27_3_fu_917_p3 = ((and_ln25_fu_857_p2[0:0] === 1'b1) ? output_y_2_fu_871_p2 : select_ln25_fu_811_p3);

assign select_ln27_4_fu_1033_p3 = ((icmp_ln27_fu_805_p2[0:0] === 1'b1) ? 4'd1 : add_ln27_1_fu_1027_p2);

assign select_ln27_fu_883_p3 = ((or_ln27_fu_877_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_kernel_y_phi_fu_543_p4);

assign tmp_1_fu_945_p3 = mul_fu_939_p2[32'd5];

assign tmp_fu_981_p5 = {{{{trunc_ln55_fu_977_p1}, {2'd0}}, {tmp_1_fu_945_p3}}, {1'd0}};

assign trunc_ln25_1_fu_825_p1 = add_ln25_1_fu_819_p2[0:0];

assign trunc_ln25_fu_779_p1 = ap_phi_mux_output_x_phi_fu_510_p4[0:0];

assign trunc_ln27_1_fu_899_p1 = output_y_2_fu_871_p2[0:0];

assign trunc_ln27_fu_783_p1 = ap_phi_mux_output_y_phi_fu_532_p4[0:0];

assign trunc_ln55_fu_977_p1 = select_ln27_1_fu_891_p3[1:0];

assign xor_ln25_fu_845_p2 = (icmp_ln27_fu_805_p2 ^ 1'd1);

assign zext_ln127_1_fu_1482_p1 = grp_fu_756_p2;

assign zext_ln127_fu_1414_p1 = grp_fu_751_p2;

assign zext_ln30_fu_1041_p1 = select_ln27_reg_1681;

assign zext_ln38_1_fu_1419_p1 = grp_fu_756_p2;

assign zext_ln38_fu_1231_p1 = grp_fu_751_p2;

assign zext_ln74_10_fu_1504_p1 = add_ln55_10_reg_1900;

assign zext_ln74_11_fu_1508_p1 = add_ln55_11_reg_1911;

assign zext_ln74_1_fu_1010_p1 = add_ln55_1_fu_1004_p2;

assign zext_ln74_2_fu_1261_p1 = add_ln55_2_fu_1256_p2;

assign zext_ln74_3_fu_1123_p1 = add_ln55_3_fu_1117_p2;

assign zext_ln74_4_fu_1134_p1 = add_ln55_4_fu_1128_p2;

assign zext_ln74_5_fu_1271_p1 = add_ln55_5_fu_1266_p2;

assign zext_ln74_6_fu_1199_p1 = add_ln55_6_reg_1811;

assign zext_ln74_7_fu_1208_p1 = add_ln55_7_fu_1203_p2;

assign zext_ln74_8_fu_1443_p1 = add_ln55_8_fu_1438_p2;

assign zext_ln74_9_fu_1448_p1 = add_ln55_9_reg_1890;

assign zext_ln74_fu_999_p1 = add_ln55_fu_993_p2;

always @ (posedge ap_clk) begin
    add_ln55_reg_1714[0] <= 1'b0;
    p_cast_reg_1750[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    mul1_reg_1755[0] <= 1'b0;
    add_ln55_3_reg_1790[0] <= 1'b0;
    add_ln55_6_reg_1811[0] <= 1'b0;
    add_ln55_9_reg_1890[0] <= 1'b1;
    add_ln55_10_reg_1900[0] <= 1'b1;
    add_ln55_11_reg_1911[0] <= 1'b1;
end

endmodule //pe
