// Seed: 1510301468
module module_0;
  initial #1 id_1 <= 1'h0;
  assign module_1.id_9 = 0;
  logic [7:0] id_2 = id_2[-1], id_3;
  assign module_2.id_1 = 0;
endmodule
program module_1 (
    output wor id_0,
    input wire id_1,
    output wor id_2,
    input wire id_3,
    input tri id_4,
    output uwire void id_5,
    output wor id_6,
    output wire id_7,
    input supply1 id_8,
    output wor id_9
);
  nor primCall (id_0, id_1, id_3, id_4, id_8);
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    input tri id_3,
    output wire id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
