<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ChimeraTK-DeviceAccess: device_backends/pcie/include/pciedev_io.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ChimeraTK_Logo_whitebg.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ChimeraTK-DeviceAccess
   &#160;<span id="projectnumber">master</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('device__backends_2pcie_2include_2pciedev__io_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">pciedev_io.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;linux/ioctl.h&gt;</code><br />
<code>#include &lt;linux/types.h&gt;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for pciedev_io.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="device__backends_2pcie_2include_2pciedev__io_8h__incl.svg" width="240" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdevice__rw.html">device_rw</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdevice__ioctrl__data.html">device_ioctrl_data</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdevice__ioctrl__time.html">device_ioctrl_time</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3494a27985916bbb418d9c6557985c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a3494a27985916bbb418d9c6557985c15">RW_D8</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a3494a27985916bbb418d9c6557985c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc50dc315c651c129149ea8f543e23ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#abc50dc315c651c129149ea8f543e23ea">RW_D16</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:abc50dc315c651c129149ea8f543e23ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95cac24787550ae06eb2cd33b0d92194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a95cac24787550ae06eb2cd33b0d92194">RW_D32</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:a95cac24787550ae06eb2cd33b0d92194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afe2693cdc01fee9aa769f889e9f690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a3afe2693cdc01fee9aa769f889e9f690">RW_DMA</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:a3afe2693cdc01fee9aa769f889e9f690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee8c3c02591a6a47113a0e59b88936a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a8ee8c3c02591a6a47113a0e59b88936a">RW_INFO</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:a8ee8c3c02591a6a47113a0e59b88936a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa293c11b73c1e8a741c9060d8ef1c021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#aa293c11b73c1e8a741c9060d8ef1c021">DMA_DATA_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aa293c11b73c1e8a741c9060d8ef1c021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa9f95b2d69f5b07cb9cb30b1ba9afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a9fa9f95b2d69f5b07cb9cb30b1ba9afe">DMA_DATA_OFFSET_BYTE</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a9fa9f95b2d69f5b07cb9cb30b1ba9afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf195079e65702428087887dd5649ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#acf195079e65702428087887dd5649ffc">PCIEDEV_DMA_SYZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:acf195079e65702428087887dd5649ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df179f336e65ab5b64801ca0f9818d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a6df179f336e65ab5b64801ca0f9818d2">PCIEDEV_DMA_MIN_SYZE</a>&#160;&#160;&#160;128</td></tr>
<tr class="separator:a6df179f336e65ab5b64801ca0f9818d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314ade3cefcb60fbf18f80c8eba4b54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a314ade3cefcb60fbf18f80c8eba4b54c">IOCTRL_R</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a314ade3cefcb60fbf18f80c8eba4b54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ef23c334a9de2bfddddf640577d972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a35ef23c334a9de2bfddddf640577d972">IOCTRL_W</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a35ef23c334a9de2bfddddf640577d972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc1215c881918ae78af0f20713b05a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a1dc1215c881918ae78af0f20713b05a5">IOCTRL_ALL</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a1dc1215c881918ae78af0f20713b05a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fce441aaa962f572d643140658a6e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a1fce441aaa962f572d643140658a6e4c">BAR0</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1fce441aaa962f572d643140658a6e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ceeca7cc9bab8b697f8a49f79037010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a4ceeca7cc9bab8b697f8a49f79037010">BAR1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4ceeca7cc9bab8b697f8a49f79037010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44fa2ca32ff22e5eb7fa28ef39e50780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a44fa2ca32ff22e5eb7fa28ef39e50780">BAR2</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a44fa2ca32ff22e5eb7fa28ef39e50780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f201c103377c8f3c84f10576e63e7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a7f201c103377c8f3c84f10576e63e7af">BAR3</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a7f201c103377c8f3c84f10576e63e7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7f77e5691514de1c5a1f8c16d3025c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ace7f77e5691514de1c5a1f8c16d3025c">BAR4</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ace7f77e5691514de1c5a1f8c16d3025c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7473bbc92af15efd739f5c06409d8bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a7473bbc92af15efd739f5c06409d8bc4">BAR5</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a7473bbc92af15efd739f5c06409d8bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a61739d33de556c654b0b2d3458549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>&#160;&#160;&#160;'0'</td></tr>
<tr class="separator:ae4a61739d33de556c654b0b2d3458549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07aad6c0ab1a1d0386c51904d1d4e481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a07aad6c0ab1a1d0386c51904d1d4e481">PCIEDEV_PHYSICAL_SLOT</a>&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 60, int)</td></tr>
<tr class="separator:a07aad6c0ab1a1d0386c51904d1d4e481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2140cdb4612e1aeb483572affbeb9f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a2140cdb4612e1aeb483572affbeb9f20">PCIEDEV_DRIVER_VERSION</a>&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 61, int)</td></tr>
<tr class="separator:a2140cdb4612e1aeb483572affbeb9f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4209c10c61a2ea367ce7ae1ebaf03ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a4209c10c61a2ea367ce7ae1ebaf03ed0">PCIEDEV_FIRMWARE_VERSION</a>&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 62, int)</td></tr>
<tr class="separator:a4209c10c61a2ea367ce7ae1ebaf03ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa7940c0614fa9c0c1031e028db6fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a2aa7940c0614fa9c0c1031e028db6fc0">PCIEDEV_GET_DMA_TIME</a>&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 70, int)</td></tr>
<tr class="separator:a2aa7940c0614fa9c0c1031e028db6fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6892d9a42c85abdf25bf5998359ba61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a6892d9a42c85abdf25bf5998359ba61b">PCIEDEV_WRITE_DMA</a>&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 71, int)</td></tr>
<tr class="separator:a6892d9a42c85abdf25bf5998359ba61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce58a436c9a78d135964a5b62c0dfd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a0ce58a436c9a78d135964a5b62c0dfd5">PCIEDEV_READ_DMA</a>&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 72, int)</td></tr>
<tr class="separator:a0ce58a436c9a78d135964a5b62c0dfd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbc21ad44dcfae23526e8fb7b77b16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#affbc21ad44dcfae23526e8fb7b77b16c">PCIEDEV_SET_IRQ</a>&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 73, int)</td></tr>
<tr class="separator:affbc21ad44dcfae23526e8fb7b77b16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda3a2a8e04dea1db5bcf4d4cec12688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#aeda3a2a8e04dea1db5bcf4d4cec12688">PCIEDOOCS_IOC_MINNR</a>&#160;&#160;&#160;60</td></tr>
<tr class="separator:aeda3a2a8e04dea1db5bcf4d4cec12688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adc22a34dd80aeb9090741dad0bf049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a2adc22a34dd80aeb9090741dad0bf049">PCIEDOOCS_IOC_MAXNR</a>&#160;&#160;&#160;63</td></tr>
<tr class="separator:a2adc22a34dd80aeb9090741dad0bf049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3550d7327b976a7882121d4fb3e9e518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a3550d7327b976a7882121d4fb3e9e518">PCIEDOOCS_IOC_DMA_MINNR</a>&#160;&#160;&#160;70</td></tr>
<tr class="separator:a3550d7327b976a7882121d4fb3e9e518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b72af01345fd80ba7df7085fe5271b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a80b72af01345fd80ba7df7085fe5271b">PCIEDOOCS_IOC_DMA_MAXNR</a>&#160;&#160;&#160;74</td></tr>
<tr class="separator:a80b72af01345fd80ba7df7085fe5271b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a198b5f4fef9dff99b6c27836f972bc19"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structdevice__rw.html">device_rw</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a198b5f4fef9dff99b6c27836f972bc19">device_rw</a></td></tr>
<tr class="separator:a198b5f4fef9dff99b6c27836f972bc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5c23857ea399bf4a9bb9652b6d817b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structdevice__ioctrl__data.html">device_ioctrl_data</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a9f5c23857ea399bf4a9bb9652b6d817b">device_ioctrl_data</a></td></tr>
<tr class="separator:a9f5c23857ea399bf4a9bb9652b6d817b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795326190b88aa344d83d5493642a274"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a795326190b88aa344d83d5493642a274">device_ioctrl_dma</a></td></tr>
<tr class="separator:a795326190b88aa344d83d5493642a274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7e14009372d9742940885711d7890e"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structdevice__ioctrl__time.html">device_ioctrl_time</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#aba7e14009372d9742940885711d7890e">device_ioctrl_time</a></td></tr>
<tr class="separator:aba7e14009372d9742940885711d7890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1fce441aaa962f572d643140658a6e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fce441aaa962f572d643140658a6e4c">&#9670;&nbsp;</a></span>BAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAR0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00021">21</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a4ceeca7cc9bab8b697f8a49f79037010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ceeca7cc9bab8b697f8a49f79037010">&#9670;&nbsp;</a></span>BAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAR1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00022">22</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a44fa2ca32ff22e5eb7fa28ef39e50780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44fa2ca32ff22e5eb7fa28ef39e50780">&#9670;&nbsp;</a></span>BAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAR2&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00023">23</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a7f201c103377c8f3c84f10576e63e7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f201c103377c8f3c84f10576e63e7af">&#9670;&nbsp;</a></span>BAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAR3&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00024">24</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="ace7f77e5691514de1c5a1f8c16d3025c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7f77e5691514de1c5a1f8c16d3025c">&#9670;&nbsp;</a></span>BAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAR4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00025">25</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a7473bbc92af15efd739f5c06409d8bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7473bbc92af15efd739f5c06409d8bc4">&#9670;&nbsp;</a></span>BAR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAR5&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00026">26</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="aa293c11b73c1e8a741c9060d8ef1c021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa293c11b73c1e8a741c9060d8ef1c021">&#9670;&nbsp;</a></span>DMA_DATA_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DATA_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00012">12</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a9fa9f95b2d69f5b07cb9cb30b1ba9afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa9f95b2d69f5b07cb9cb30b1ba9afe">&#9670;&nbsp;</a></span>DMA_DATA_OFFSET_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DATA_OFFSET_BYTE&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00013">13</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a1dc1215c881918ae78af0f20713b05a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc1215c881918ae78af0f20713b05a5">&#9670;&nbsp;</a></span>IOCTRL_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOCTRL_ALL&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00019">19</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a314ade3cefcb60fbf18f80c8eba4b54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314ade3cefcb60fbf18f80c8eba4b54c">&#9670;&nbsp;</a></span>IOCTRL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOCTRL_R&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00017">17</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a35ef23c334a9de2bfddddf640577d972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ef23c334a9de2bfddddf640577d972">&#9670;&nbsp;</a></span>IOCTRL_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOCTRL_W&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00018">18</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a6df179f336e65ab5b64801ca0f9818d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6df179f336e65ab5b64801ca0f9818d2">&#9670;&nbsp;</a></span>PCIEDEV_DMA_MIN_SYZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDEV_DMA_MIN_SYZE&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00015">15</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="acf195079e65702428087887dd5649ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf195079e65702428087887dd5649ffc">&#9670;&nbsp;</a></span>PCIEDEV_DMA_SYZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDEV_DMA_SYZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00014">14</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a2140cdb4612e1aeb483572affbeb9f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2140cdb4612e1aeb483572affbeb9f20">&#9670;&nbsp;</a></span>PCIEDEV_DRIVER_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDEV_DRIVER_VERSION&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 61, int)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00068">68</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a4209c10c61a2ea367ce7ae1ebaf03ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4209c10c61a2ea367ce7ae1ebaf03ed0">&#9670;&nbsp;</a></span>PCIEDEV_FIRMWARE_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDEV_FIRMWARE_VERSION&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 62, int)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00069">69</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a2aa7940c0614fa9c0c1031e028db6fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa7940c0614fa9c0c1031e028db6fc0">&#9670;&nbsp;</a></span>PCIEDEV_GET_DMA_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDEV_GET_DMA_TIME&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 70, int)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00070">70</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a07aad6c0ab1a1d0386c51904d1d4e481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07aad6c0ab1a1d0386c51904d1d4e481">&#9670;&nbsp;</a></span>PCIEDEV_PHYSICAL_SLOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDEV_PHYSICAL_SLOT&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 60, int)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00067">67</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a0ce58a436c9a78d135964a5b62c0dfd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ce58a436c9a78d135964a5b62c0dfd5">&#9670;&nbsp;</a></span>PCIEDEV_READ_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDEV_READ_DMA&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 72, int)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00072">72</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="affbc21ad44dcfae23526e8fb7b77b16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affbc21ad44dcfae23526e8fb7b77b16c">&#9670;&nbsp;</a></span>PCIEDEV_SET_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDEV_SET_IRQ&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 73, int)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00073">73</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a6892d9a42c85abdf25bf5998359ba61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6892d9a42c85abdf25bf5998359ba61b">&#9670;&nbsp;</a></span>PCIEDEV_WRITE_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDEV_WRITE_DMA&#160;&#160;&#160;_IOWR(<a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">PCIEDOOCS_IOC</a>, 71, int)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00071">71</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="ae4a61739d33de556c654b0b2d3458549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a61739d33de556c654b0b2d3458549">&#9670;&nbsp;</a></span>PCIEDOOCS_IOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDOOCS_IOC&#160;&#160;&#160;'0'</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00066">66</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a80b72af01345fd80ba7df7085fe5271b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b72af01345fd80ba7df7085fe5271b">&#9670;&nbsp;</a></span>PCIEDOOCS_IOC_DMA_MAXNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDOOCS_IOC_DMA_MAXNR&#160;&#160;&#160;74</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00077">77</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a3550d7327b976a7882121d4fb3e9e518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3550d7327b976a7882121d4fb3e9e518">&#9670;&nbsp;</a></span>PCIEDOOCS_IOC_DMA_MINNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDOOCS_IOC_DMA_MINNR&#160;&#160;&#160;70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00076">76</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a2adc22a34dd80aeb9090741dad0bf049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2adc22a34dd80aeb9090741dad0bf049">&#9670;&nbsp;</a></span>PCIEDOOCS_IOC_MAXNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDOOCS_IOC_MAXNR&#160;&#160;&#160;63</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00075">75</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="aeda3a2a8e04dea1db5bcf4d4cec12688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda3a2a8e04dea1db5bcf4d4cec12688">&#9670;&nbsp;</a></span>PCIEDOOCS_IOC_MINNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIEDOOCS_IOC_MINNR&#160;&#160;&#160;60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00074">74</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="abc50dc315c651c129149ea8f543e23ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc50dc315c651c129149ea8f543e23ea">&#9670;&nbsp;</a></span>RW_D16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RW_D16&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00008">8</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a95cac24787550ae06eb2cd33b0d92194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95cac24787550ae06eb2cd33b0d92194">&#9670;&nbsp;</a></span>RW_D32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RW_D32&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00009">9</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a3494a27985916bbb418d9c6557985c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3494a27985916bbb418d9c6557985c15">&#9670;&nbsp;</a></span>RW_D8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RW_D8&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00007">7</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a3afe2693cdc01fee9aa769f889e9f690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3afe2693cdc01fee9aa769f889e9f690">&#9670;&nbsp;</a></span>RW_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RW_DMA&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00010">10</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a8ee8c3c02591a6a47113a0e59b88936a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee8c3c02591a6a47113a0e59b88936a">&#9670;&nbsp;</a></span>RW_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RW_INFO&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00011">11</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a9f5c23857ea399bf4a9bb9652b6d817b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f5c23857ea399bf4a9bb9652b6d817b">&#9670;&nbsp;</a></span>device_ioctrl_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structdevice__ioctrl__data.html">device_ioctrl_data</a> <a class="el" href="structdevice__ioctrl__data.html">device_ioctrl_data</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00045">45</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a795326190b88aa344d83d5493642a274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795326190b88aa344d83d5493642a274">&#9670;&nbsp;</a></span>device_ioctrl_dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a> <a class="el" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00057">57</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="aba7e14009372d9742940885711d7890e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7e14009372d9742940885711d7890e">&#9670;&nbsp;</a></span>device_ioctrl_time</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structdevice__ioctrl__time.html">device_ioctrl_time</a> <a class="el" href="structdevice__ioctrl__time.html">device_ioctrl_time</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00063">63</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
<a id="a198b5f4fef9dff99b6c27836f972bc19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198b5f4fef9dff99b6c27836f972bc19">&#9670;&nbsp;</a></span>device_rw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structdevice__rw.html">device_rw</a> <a class="el" href="structdevice__rw.html">device_rw</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00037">37</a> of file <a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h_source.html">pciedev_io.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a6e0c1fcdf1d5a4727261697f51b55f1.html">device_backends</a></li><li class="navelem"><a class="el" href="dir_eb2dfca78a6e450274615db215271062.html">pcie</a></li><li class="navelem"><a class="el" href="dir_739492cb44cdcd51c1ba959ab2ee3118.html">include</a></li><li class="navelem"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html">pciedev_io.h</a></li>
    <li class="footer">Generated on Sat Nov 23 2019 04:53:08 for ChimeraTK-DeviceAccess by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
