\hypertarget{group___t_i_m___e_t_r___prescaler}{}\doxysection{TIM ETR Prescaler}
\label{group___t_i_m___e_t_r___prescaler}\index{TIM ETR Prescaler@{TIM ETR Prescaler}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}\label{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}} 
\index{TIM ETR Prescaler@{TIM ETR Prescaler}!TIM\_ETRPRESCALER\_DIV1@{TIM\_ETRPRESCALER\_DIV1}}
\index{TIM\_ETRPRESCALER\_DIV1@{TIM\_ETRPRESCALER\_DIV1}!TIM ETR Prescaler@{TIM ETR Prescaler}}
\doxysubsubsection{\texorpdfstring{TIM\_ETRPRESCALER\_DIV1}{TIM\_ETRPRESCALER\_DIV1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1~0x00000000U}

No prescaler is used 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00531}{531}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}\label{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}} 
\index{TIM ETR Prescaler@{TIM ETR Prescaler}!TIM\_ETRPRESCALER\_DIV2@{TIM\_ETRPRESCALER\_DIV2}}
\index{TIM\_ETRPRESCALER\_DIV2@{TIM\_ETRPRESCALER\_DIV2}!TIM ETR Prescaler@{TIM ETR Prescaler}}
\doxysubsubsection{\texorpdfstring{TIM\_ETRPRESCALER\_DIV2}{TIM\_ETRPRESCALER\_DIV2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}}

ETR input source is divided by 2 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00532}{532}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}\label{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}} 
\index{TIM ETR Prescaler@{TIM ETR Prescaler}!TIM\_ETRPRESCALER\_DIV4@{TIM\_ETRPRESCALER\_DIV4}}
\index{TIM\_ETRPRESCALER\_DIV4@{TIM\_ETRPRESCALER\_DIV4}!TIM ETR Prescaler@{TIM ETR Prescaler}}
\doxysubsubsection{\texorpdfstring{TIM\_ETRPRESCALER\_DIV4}{TIM\_ETRPRESCALER\_DIV4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}}

ETR input source is divided by 4 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00533}{533}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}\label{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}} 
\index{TIM ETR Prescaler@{TIM ETR Prescaler}!TIM\_ETRPRESCALER\_DIV8@{TIM\_ETRPRESCALER\_DIV8}}
\index{TIM\_ETRPRESCALER\_DIV8@{TIM\_ETRPRESCALER\_DIV8}!TIM ETR Prescaler@{TIM ETR Prescaler}}
\doxysubsubsection{\texorpdfstring{TIM\_ETRPRESCALER\_DIV8}{TIM\_ETRPRESCALER\_DIV8}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}}

ETR input source is divided by 8 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source_l00534}{534}} of file \mbox{\hyperlink{stm32f7xx__hal__tim_8h_source}{stm32f7xx\+\_\+hal\+\_\+tim.\+h}}.

