$date
	Sat Jul 27 02:16:02 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sr_latch $end
$var wire 1 ! out $end
$var reg 5 " t_in [4:0] $end
$scope module M1 $end
$var wire 1 # clear $end
$var wire 1 $ enable $end
$var wire 1 ! out $end
$var wire 1 % preset $end
$var wire 1 & reset $end
$var wire 1 ' set $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
b0 "
x!
$end
#1
0!
1#
b1 "
#2
1!
1%
0#
b10 "
#3
0!
1#
b11 "
#4
