library ieee;
use ieee.std_logic_1164.all;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

entity bit8_comp is
port (x: in std_logic(5 downto 0);
		y: in std_logic(5 downto 0);
		Q: out std_logic_vector(2 downto 0));
end bit8_comp;

architecture bit8_comp of comp is
signal tmp: std_logic_vector(2 downto 0);

begin
	process(clk)
		begin
			if clk' event and clk='1' then
				if x > y then
					tmp <= "100";
				elsif x = y then
						tmp <= "010";
				else
					tmp <= "001"; 
				end if;
			end if;
	end process;
Q <= tmp;
end bit8_comp;