<stg><name>runSysArr</name>


<trans_list>

<trans id="337" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %weight_regfile_3_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_3_read

]]></Node>
<StgValue><ssdm name="weight_regfile_3_3_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %weight_regfile_3_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_2_read

]]></Node>
<StgValue><ssdm name="weight_regfile_3_2_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %weight_regfile_3_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_1_read

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %weight_regfile_3_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_0_read

]]></Node>
<StgValue><ssdm name="weight_regfile_3_0_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %weight_regfile_2_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_3_read

]]></Node>
<StgValue><ssdm name="weight_regfile_2_3_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %weight_regfile_2_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_2_read

]]></Node>
<StgValue><ssdm name="weight_regfile_2_2_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %weight_regfile_2_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_1_read

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %weight_regfile_2_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_0_read

]]></Node>
<StgValue><ssdm name="weight_regfile_2_0_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %weight_regfile_1_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_3_read

]]></Node>
<StgValue><ssdm name="weight_regfile_1_3_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %weight_regfile_1_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_2_read

]]></Node>
<StgValue><ssdm name="weight_regfile_1_2_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %weight_regfile_1_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_1_read

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %weight_regfile_1_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_0_read

]]></Node>
<StgValue><ssdm name="weight_regfile_1_0_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %weight_regfile_0_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_3_read

]]></Node>
<StgValue><ssdm name="weight_regfile_0_3_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %weight_regfile_0_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_2_read

]]></Node>
<StgValue><ssdm name="weight_regfile_0_2_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %weight_regfile_0_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_1_read

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %weight_regfile_0_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_0_read

]]></Node>
<StgValue><ssdm name="weight_regfile_0_0_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
entry:16 %data_reg_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_0_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64">
<![CDATA[
entry:17 %data_reg_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_0_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64">
<![CDATA[
entry:18 %data_reg_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_0_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
entry:19 %data_reg_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_0_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
entry:20 %data_reg_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_1_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
entry:21 %data_reg_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_1_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
entry:22 %data_reg_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_1_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
entry:23 %data_reg_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_1_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
entry:24 %data_reg_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_2_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64">
<![CDATA[
entry:25 %data_reg_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_2_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="64">
<![CDATA[
entry:26 %data_reg_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_2_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="64">
<![CDATA[
entry:27 %data_reg_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_2_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="64">
<![CDATA[
entry:28 %data_reg_3_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_3_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="64">
<![CDATA[
entry:29 %data_reg_3_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_3_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64">
<![CDATA[
entry:30 %data_reg_3_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_3_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="64">
<![CDATA[
entry:31 %data_reg_3_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_reg_3_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %output_reg_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="64">
<![CDATA[
entry:33 %output_reg_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="64">
<![CDATA[
entry:34 %output_reg_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="64">
<![CDATA[
entry:35 %output_reg_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %output_reg_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="64">
<![CDATA[
entry:37 %output_reg_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="64">
<![CDATA[
entry:38 %output_reg_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="64">
<![CDATA[
entry:39 %output_reg_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
entry:40 %output_reg_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="64">
<![CDATA[
entry:41 %output_reg_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="64">
<![CDATA[
entry:42 %output_reg_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="19" op_0_bw="64">
<![CDATA[
entry:43 %output_reg_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %output_reg_3_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="64">
<![CDATA[
entry:45 %output_reg_3_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="64">
<![CDATA[
entry:46 %output_reg_3_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="19" op_0_bw="64">
<![CDATA[
entry:47 %output_reg_3_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:52 %ko_2_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_2

]]></Node>
<StgValue><ssdm name="ko_2_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %s_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %s

]]></Node>
<StgValue><ssdm name="s_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %r_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %r

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %TILED_H_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty

]]></Node>
<StgValue><ssdm name="TILED_H_assign"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56 %mul_ln147 = mul i32 %TILED_H_assign, i32 %TILED_H_assign

]]></Node>
<StgValue><ssdm name="mul_ln147"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %add_ln147 = add i32, i32 %mul_ln147

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %or_ln197 = or i32 %s_read, i32 %r_read

]]></Node>
<StgValue><ssdm name="or_ln197"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %icmp_ln197 = icmp_eq  i32 %or_ln197, i32

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="32">
<![CDATA[
entry:60 %empty_29 = trunc i32 %mul_ln147

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:61 %mul86_i_i = mul i9 %ko_2_read, i9 %empty_29

]]></Node>
<StgValue><ssdm name="mul86_i_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
entry:62 %sext_ln86 = sext i8 %weight_regfile_3_3_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="8">
<![CDATA[
entry:63 %sext_ln86_1 = sext i8 %weight_regfile_3_2_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8">
<![CDATA[
entry:64 %sext_ln86_2 = sext i8 %weight_regfile_3_1_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="8">
<![CDATA[
entry:65 %sext_ln86_3 = sext i8 %weight_regfile_3_0_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8">
<![CDATA[
entry:66 %sext_ln86_4 = sext i8 %weight_regfile_2_3_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="8">
<![CDATA[
entry:67 %sext_ln86_5 = sext i8 %weight_regfile_2_2_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="8">
<![CDATA[
entry:68 %sext_ln86_6 = sext i8 %weight_regfile_2_1_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_6"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
entry:69 %sext_ln86_7 = sext i8 %weight_regfile_2_0_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_7"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="8">
<![CDATA[
entry:70 %sext_ln86_8 = sext i8 %weight_regfile_1_3_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_8"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
entry:71 %sext_ln86_9 = sext i8 %weight_regfile_1_2_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_9"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="8">
<![CDATA[
entry:72 %sext_ln86_10 = sext i8 %weight_regfile_1_1_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_10"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8">
<![CDATA[
entry:73 %sext_ln86_11 = sext i8 %weight_regfile_1_0_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_11"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8">
<![CDATA[
entry:74 %sext_ln86_12 = sext i8 %weight_regfile_0_3_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_12"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="8">
<![CDATA[
entry:75 %sext_ln86_13 = sext i8 %weight_regfile_0_2_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_13"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="8">
<![CDATA[
entry:76 %sext_ln86_14 = sext i8 %weight_regfile_0_1_read_1

]]></Node>
<StgValue><ssdm name="sext_ln86_14"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
entry:77 %sext_ln55 = sext i8 %weight_regfile_0_0_read_1

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:78 %add_ln100_4 = add i9, i9 %mul86_i_i

]]></Node>
<StgValue><ssdm name="add_ln100_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:79 %add_ln100_5 = add i9, i9 %mul86_i_i

]]></Node>
<StgValue><ssdm name="add_ln100_5"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:80 %add_ln100_6 = add i9, i9 %mul86_i_i

]]></Node>
<StgValue><ssdm name="add_ln100_6"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:81 %add_ln100_7 = add i9, i9 %mul86_i_i

]]></Node>
<StgValue><ssdm name="add_ln100_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
entry:82 %br_ln55 = br void %bb85.i.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb85.i.i:0 %i = phi i32, void %entry, i32 %add_ln55, void %bb850_end

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb85.i.i:1 %icmp_ln55 = icmp_eq  i32 %i, i32 %add_ln147

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb85.i.i:2 %add_ln55 = add i32 %i, i32

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb85.i.i:3 %br_ln55 = br i1 %icmp_ln55, void %bb850_begin, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
bb850_begin:0 %zext_ln55 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="32">
<![CDATA[
bb850_begin:1 %trunc_ln55 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="33" op_0_bw="32">
<![CDATA[
bb850_begin:2 %zext_ln55_1 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb850_begin:6 %rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb850_begin:7 %data_l1buf_0_addr = getelementptr i8 %data_l1buf_0, i64, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="data_l1buf_0_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="9">
<![CDATA[
bb850_begin:8 %data_reg_0_0_1 = load i9 %data_l1buf_0_addr

]]></Node>
<StgValue><ssdm name="data_reg_0_0_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb850_begin:9 %icmp_ln68 = icmp_eq  i32 %i, i32

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb850_begin:10 %add_ln70 = add i9, i9 %trunc_ln55

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="9">
<![CDATA[
bb850_begin:11 %zext_ln70 = zext i9 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb850_begin:12 %data_l1buf_1_addr = getelementptr i8 %data_l1buf_1, i64, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="data_l1buf_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="9">
<![CDATA[
bb850_begin:13 %data_l1buf_1_load = load i9 %data_l1buf_1_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_1_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb850_begin:15 %add_ln68 = add i33, i33 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="33">
<![CDATA[
bb850_begin:16 %zext_ln68 = zext i33 %add_ln68

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
bb850_begin:17 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln68, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb850_begin:18 %data_l1buf_2_addr = getelementptr i8 %data_l1buf_2, i64, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="data_l1buf_2_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="9">
<![CDATA[
bb850_begin:19 %data_l1buf_2_load = load i9 %data_l1buf_2_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_2_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb850_begin:21 %add_ln68_1 = add i33, i33 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="33">
<![CDATA[
bb850_begin:22 %zext_ln68_1 = zext i33 %add_ln68_1

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
bb850_begin:23 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln68_1, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb850_begin:24 %xor_ln68 = xor i1 %tmp_3, i1

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb850_begin:25 %data_l1buf_3_addr = getelementptr i8 %data_l1buf_3, i64, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="data_l1buf_3_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="9">
<![CDATA[
bb850_begin:26 %data_l1buf_3_load = load i9 %data_l1buf_3_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_3_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:28 %data_reg_3_3_1 = load i8 %data_reg_2_3

]]></Node>
<StgValue><ssdm name="data_reg_3_3_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb850_begin:29 %store_ln80 = store i8 %data_reg_3_3_1, i8 %data_reg_3_3

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:32 %sext_ln86_15 = sext i8 %data_reg_3_3_1

]]></Node>
<StgValue><ssdm name="sext_ln86_15"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:33 %mul_ln86 = mul i16 %sext_ln86_15, i16 %sext_ln86

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:38 %data_reg_3_2_1 = load i8 %data_reg_2_2

]]></Node>
<StgValue><ssdm name="data_reg_3_2_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb850_begin:39 %store_ln80 = store i8 %data_reg_3_2_1, i8 %data_reg_3_2

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:42 %sext_ln86_17 = sext i8 %data_reg_3_2_1

]]></Node>
<StgValue><ssdm name="sext_ln86_17"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:43 %mul_ln86_1 = mul i16 %sext_ln86_17, i16 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="mul_ln86_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:47 %data_reg_3_1_1 = load i8 %data_reg_2_1

]]></Node>
<StgValue><ssdm name="data_reg_3_1_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb850_begin:48 %store_ln80 = store i8 %data_reg_3_1_1, i8 %data_reg_3_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:51 %sext_ln86_19 = sext i8 %data_reg_3_1_1

]]></Node>
<StgValue><ssdm name="sext_ln86_19"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:52 %mul_ln86_2 = mul i16 %sext_ln86_19, i16 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln86_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:61 %data_reg_2_3_1 = load i8 %data_reg_1_3

]]></Node>
<StgValue><ssdm name="data_reg_2_3_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:62 %store_ln80 = store i8 %data_reg_2_3_1, i8 %data_reg_2_3, i8 %data_reg_3_3_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:65 %sext_ln86_22 = sext i8 %data_reg_2_3_1

]]></Node>
<StgValue><ssdm name="sext_ln86_22"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:66 %mul_ln86_4 = mul i16 %sext_ln86_22, i16 %sext_ln86_4

]]></Node>
<StgValue><ssdm name="mul_ln86_4"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:71 %data_reg_2_2_1 = load i8 %data_reg_1_2

]]></Node>
<StgValue><ssdm name="data_reg_2_2_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:72 %store_ln80 = store i8 %data_reg_2_2_1, i8 %data_reg_2_2, i8 %data_reg_3_2_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:75 %sext_ln86_24 = sext i8 %data_reg_2_2_1

]]></Node>
<StgValue><ssdm name="sext_ln86_24"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:76 %mul_ln86_5 = mul i16 %sext_ln86_24, i16 %sext_ln86_5

]]></Node>
<StgValue><ssdm name="mul_ln86_5"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:80 %data_reg_2_1_1 = load i8 %data_reg_1_1

]]></Node>
<StgValue><ssdm name="data_reg_2_1_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:81 %store_ln80 = store i8 %data_reg_2_1_1, i8 %data_reg_2_1, i8 %data_reg_3_1_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:84 %sext_ln86_26 = sext i8 %data_reg_2_1_1

]]></Node>
<StgValue><ssdm name="sext_ln86_26"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:85 %mul_ln86_6 = mul i16 %sext_ln86_26, i16 %sext_ln86_6

]]></Node>
<StgValue><ssdm name="mul_ln86_6"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:94 %data_reg_1_3_1 = load i8 %data_reg_0_3

]]></Node>
<StgValue><ssdm name="data_reg_1_3_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:95 %store_ln80 = store i8 %data_reg_1_3_1, i8 %data_reg_1_3, i8 %data_reg_2_3_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:98 %sext_ln86_29 = sext i8 %data_reg_1_3_1

]]></Node>
<StgValue><ssdm name="sext_ln86_29"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:99 %mul_ln86_8 = mul i16 %sext_ln86_29, i16 %sext_ln86_8

]]></Node>
<StgValue><ssdm name="mul_ln86_8"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:104 %data_reg_1_2_1 = load i8 %data_reg_0_2

]]></Node>
<StgValue><ssdm name="data_reg_1_2_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:105 %store_ln80 = store i8 %data_reg_1_2_1, i8 %data_reg_1_2, i8 %data_reg_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:108 %sext_ln86_31 = sext i8 %data_reg_1_2_1

]]></Node>
<StgValue><ssdm name="sext_ln86_31"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:109 %mul_ln86_9 = mul i16 %sext_ln86_31, i16 %sext_ln86_9

]]></Node>
<StgValue><ssdm name="mul_ln86_9"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:113 %data_reg_1_1_1 = load i8 %data_reg_0_1

]]></Node>
<StgValue><ssdm name="data_reg_1_1_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:114 %store_ln80 = store i8 %data_reg_1_1_1, i8 %data_reg_1_1, i8 %data_reg_2_1_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:117 %sext_ln86_33 = sext i8 %data_reg_1_1_1

]]></Node>
<StgValue><ssdm name="sext_ln86_33"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:118 %mul_ln86_10 = mul i16 %sext_ln86_33, i16 %sext_ln86_10

]]></Node>
<StgValue><ssdm name="mul_ln86_10"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb850_begin:156 %empty_30 = add i33, i33 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="33">
<![CDATA[
bb850_begin:157 %zext_ln93 = zext i33 %empty_30

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb850_begin:158 %add_ln93 = add i33, i33 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="33">
<![CDATA[
bb850_begin:159 %zext_ln93_1 = zext i33 %add_ln93

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
bb850_begin:160 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln93, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb850_begin:161 %xor_ln93 = xor i1 %tmp_4, i1

]]></Node>
<StgValue><ssdm name="xor_ln93"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb850_begin:162 %add_ln93_1 = add i32, i32 %i

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb850_begin:163 %icmp_ln93 = icmp_ult  i32 %add_ln93_1, i32 %mul_ln147

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb850_begin:164 %and_ln93 = and i1 %icmp_ln93, i1 %xor_ln93

]]></Node>
<StgValue><ssdm name="and_ln93"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb850_begin:165 %br_ln93 = br i1 %and_ln93, void %bb78._crit_edge.i.i, void %bb77.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb77.i.i_ifconv:0 %output_l1_local_3_addr = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="output_l1_local_3_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
bb77.i.i_ifconv:1 %output_l1_local_3_load = load i10 %output_l1_local_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_3_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
bb77.i.i_ifconv:9 %br_ln101 = br void %bb78._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb78._crit_edge.i.i:0 %add_ln93_2 = add i33 %zext_ln55_1, i33

]]></Node>
<StgValue><ssdm name="add_ln93_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="33">
<![CDATA[
bb78._crit_edge.i.i:1 %zext_ln93_2 = zext i33 %add_ln93_2

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
bb78._crit_edge.i.i:2 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln93_2, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb78._crit_edge.i.i:3 %xor_ln93_1 = xor i1 %tmp_5, i1

]]></Node>
<StgValue><ssdm name="xor_ln93_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb78._crit_edge.i.i:4 %add_ln93_3 = add i32 %i, i32

]]></Node>
<StgValue><ssdm name="add_ln93_3"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb78._crit_edge.i.i:5 %icmp_ln93_1 = icmp_ult  i32 %add_ln93_3, i32 %mul_ln147

]]></Node>
<StgValue><ssdm name="icmp_ln93_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb78._crit_edge.i.i:6 %and_ln93_1 = and i1 %icmp_ln93_1, i1 %xor_ln93_1

]]></Node>
<StgValue><ssdm name="and_ln93_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb78._crit_edge.i.i:7 %br_ln93 = br i1 %and_ln93_1, void %._crit_edge.i.i, void %bb73.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb73.i.i_ifconv:0 %output_l1_local_2_addr = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="output_l1_local_2_addr"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93_1" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
bb73.i.i_ifconv:1 %output_l1_local_2_load = load i10 %output_l1_local_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_2_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
bb73.i.i_ifconv:9 %br_ln101 = br void %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:0 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %empty_30, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i:1 %xor_ln93_2 = xor i1 %tmp_6, i1

]]></Node>
<StgValue><ssdm name="xor_ln93_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:2 %add_ln93_4 = add i32 %i, i32

]]></Node>
<StgValue><ssdm name="add_ln93_4"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:3 %icmp_ln93_2 = icmp_ult  i32 %add_ln93_4, i32 %mul_ln147

]]></Node>
<StgValue><ssdm name="icmp_ln93_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i:4 %and_ln93_2 = and i1 %icmp_ln93_2, i1 %xor_ln93_2

]]></Node>
<StgValue><ssdm name="and_ln93_2"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i:5 %br_ln93 = br i1 %and_ln93_2, void %._crit_edge7.i.i, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:0 %output_l1_local_1_addr = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="output_l1_local_1_addr"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93_2" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:1 %output_l1_local_1_load = load i10 %output_l1_local_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_1_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:9 %br_ln101 = br void %._crit_edge7.i.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.i.i:0 %add_ln93_5 = add i32 %i, i32

]]></Node>
<StgValue><ssdm name="add_ln93_5"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.i.i:1 %icmp_ln93_3 = icmp_ult  i32 %add_ln93_5, i32 %mul_ln147

]]></Node>
<StgValue><ssdm name="icmp_ln93_3"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge7.i.i:2 %and_ln93_3 = and i1 %icmp_ln93_3, i1 %xor_ln68

]]></Node>
<StgValue><ssdm name="and_ln93_3"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.i.i:3 %br_ln93 = br i1 %and_ln93_3, void %bb850_end, void %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:0 %output_l1_local_0_addr = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="output_l1_local_0_addr"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93_3" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
_ifconv1:1 %output_l1_local_0_load = load i10 %output_l1_local_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_0_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
<literal name="and_ln93_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:9 %br_ln101 = br void %bb850_end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb850_begin:3 %specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln55"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb850_begin:4 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb850_begin:5 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="9">
<![CDATA[
bb850_begin:8 %data_reg_0_0_1 = load i9 %data_l1buf_0_addr

]]></Node>
<StgValue><ssdm name="data_reg_0_0_1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="9">
<![CDATA[
bb850_begin:13 %data_l1buf_1_load = load i9 %data_l1buf_1_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_1_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb850_begin:14 %data_reg_0_1_1 = select i1 %icmp_ln68, i8, i8 %data_l1buf_1_load

]]></Node>
<StgValue><ssdm name="data_reg_0_1_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="9">
<![CDATA[
bb850_begin:19 %data_l1buf_2_load = load i9 %data_l1buf_2_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_2_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb850_begin:20 %data_reg_0_2_1 = select i1 %tmp, i8, i8 %data_l1buf_2_load

]]></Node>
<StgValue><ssdm name="data_reg_0_2_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="9">
<![CDATA[
bb850_begin:26 %data_l1buf_3_load = load i9 %data_l1buf_3_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_3_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb850_begin:27 %data_reg_0_3_1 = select i1 %tmp_3, i8, i8 %data_l1buf_3_load

]]></Node>
<StgValue><ssdm name="data_reg_0_3_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18">
<![CDATA[
bb850_begin:30 %psum = load i18 %output_reg_3_2

]]></Node>
<StgValue><ssdm name="psum"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="18">
<![CDATA[
bb850_begin:31 %sext_ln82 = sext i18 %psum

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:33 %mul_ln86 = mul i16 %sext_ln86_15, i16 %sext_ln86

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="19" op_0_bw="16">
<![CDATA[
bb850_begin:34 %sext_ln86_16 = sext i16 %mul_ln86

]]></Node>
<StgValue><ssdm name="sext_ln86_16"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb850_begin:35 %output_reg_3_3_1 = add i19 %sext_ln82, i19 %sext_ln86_16

]]></Node>
<StgValue><ssdm name="output_reg_3_3_1"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="19">
<![CDATA[
bb850_begin:36 %sext_ln85 = sext i19 %output_reg_3_3_1

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb850_begin:37 %store_ln85 = store i19 %output_reg_3_3_1, i19 %output_reg_3_3

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="17">
<![CDATA[
bb850_begin:40 %psum_1 = load i17 %output_reg_3_1

]]></Node>
<StgValue><ssdm name="psum_1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="18" op_0_bw="17">
<![CDATA[
bb850_begin:41 %sext_ln82_1 = sext i17 %psum_1

]]></Node>
<StgValue><ssdm name="sext_ln82_1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:43 %mul_ln86_1 = mul i16 %sext_ln86_17, i16 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="mul_ln86_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="16">
<![CDATA[
bb850_begin:44 %sext_ln86_18 = sext i16 %mul_ln86_1

]]></Node>
<StgValue><ssdm name="sext_ln86_18"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
bb850_begin:45 %output_reg_3_2_1 = add i18 %sext_ln82_1, i18 %sext_ln86_18

]]></Node>
<StgValue><ssdm name="output_reg_3_2_1"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0">
<![CDATA[
bb850_begin:46 %store_ln85 = store i18 %output_reg_3_2_1, i18 %output_reg_3_2, i18 %psum

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16">
<![CDATA[
bb850_begin:49 %psum_2 = load i16 %output_reg_3_0

]]></Node>
<StgValue><ssdm name="psum_2"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="16">
<![CDATA[
bb850_begin:50 %sext_ln82_2 = sext i16 %psum_2

]]></Node>
<StgValue><ssdm name="sext_ln82_2"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:52 %mul_ln86_2 = mul i16 %sext_ln86_19, i16 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln86_2"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="16">
<![CDATA[
bb850_begin:53 %sext_ln86_20 = sext i16 %mul_ln86_2

]]></Node>
<StgValue><ssdm name="sext_ln86_20"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb850_begin:54 %output_reg_3_1_1 = add i17 %sext_ln86_20, i17 %sext_ln82_2

]]></Node>
<StgValue><ssdm name="output_reg_3_1_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
bb850_begin:55 %store_ln85 = store i17 %output_reg_3_1_1, i17 %output_reg_3_1, i17 %psum_1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:56 %data_reg_3_0_1 = load i8 %data_reg_2_0

]]></Node>
<StgValue><ssdm name="data_reg_3_0_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb850_begin:57 %store_ln80 = store i8 %data_reg_3_0_1, i8 %data_reg_3_0

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:58 %sext_ln86_21 = sext i8 %data_reg_3_0_1

]]></Node>
<StgValue><ssdm name="sext_ln86_21"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:59 %output_reg_3_0_1 = mul i16 %sext_ln86_21, i16 %sext_ln86_3

]]></Node>
<StgValue><ssdm name="output_reg_3_0_1"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
bb850_begin:60 %store_ln85 = store i16 %output_reg_3_0_1, i16 %output_reg_3_0, i16 %psum_2

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18">
<![CDATA[
bb850_begin:63 %psum_3 = load i18 %output_reg_2_2

]]></Node>
<StgValue><ssdm name="psum_3"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="19" op_0_bw="18">
<![CDATA[
bb850_begin:64 %sext_ln82_3 = sext i18 %psum_3

]]></Node>
<StgValue><ssdm name="sext_ln82_3"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:66 %mul_ln86_4 = mul i16 %sext_ln86_22, i16 %sext_ln86_4

]]></Node>
<StgValue><ssdm name="mul_ln86_4"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="19" op_0_bw="16">
<![CDATA[
bb850_begin:67 %sext_ln86_23 = sext i16 %mul_ln86_4

]]></Node>
<StgValue><ssdm name="sext_ln86_23"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb850_begin:68 %output_reg_2_3_1 = add i19 %sext_ln82_3, i19 %sext_ln86_23

]]></Node>
<StgValue><ssdm name="output_reg_2_3_1"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="19">
<![CDATA[
bb850_begin:69 %sext_ln85_1 = sext i19 %output_reg_2_3_1

]]></Node>
<StgValue><ssdm name="sext_ln85_1"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb850_begin:70 %store_ln85 = store i19 %output_reg_2_3_1, i19 %output_reg_2_3

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="17">
<![CDATA[
bb850_begin:73 %psum_4 = load i17 %output_reg_2_1

]]></Node>
<StgValue><ssdm name="psum_4"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="18" op_0_bw="17">
<![CDATA[
bb850_begin:74 %sext_ln82_4 = sext i17 %psum_4

]]></Node>
<StgValue><ssdm name="sext_ln82_4"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:76 %mul_ln86_5 = mul i16 %sext_ln86_24, i16 %sext_ln86_5

]]></Node>
<StgValue><ssdm name="mul_ln86_5"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="16">
<![CDATA[
bb850_begin:77 %sext_ln86_25 = sext i16 %mul_ln86_5

]]></Node>
<StgValue><ssdm name="sext_ln86_25"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
bb850_begin:78 %output_reg_2_2_1 = add i18 %sext_ln82_4, i18 %sext_ln86_25

]]></Node>
<StgValue><ssdm name="output_reg_2_2_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0">
<![CDATA[
bb850_begin:79 %store_ln85 = store i18 %output_reg_2_2_1, i18 %output_reg_2_2, i18 %psum_3

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16">
<![CDATA[
bb850_begin:82 %psum_5 = load i16 %output_reg_2_0

]]></Node>
<StgValue><ssdm name="psum_5"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="16">
<![CDATA[
bb850_begin:83 %sext_ln82_5 = sext i16 %psum_5

]]></Node>
<StgValue><ssdm name="sext_ln82_5"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:85 %mul_ln86_6 = mul i16 %sext_ln86_26, i16 %sext_ln86_6

]]></Node>
<StgValue><ssdm name="mul_ln86_6"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="16">
<![CDATA[
bb850_begin:86 %sext_ln86_27 = sext i16 %mul_ln86_6

]]></Node>
<StgValue><ssdm name="sext_ln86_27"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb850_begin:87 %output_reg_2_1_1 = add i17 %sext_ln86_27, i17 %sext_ln82_5

]]></Node>
<StgValue><ssdm name="output_reg_2_1_1"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
bb850_begin:88 %store_ln85 = store i17 %output_reg_2_1_1, i17 %output_reg_2_1, i17 %psum_4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:89 %data_reg_2_0_1 = load i8 %data_reg_1_0

]]></Node>
<StgValue><ssdm name="data_reg_2_0_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:90 %store_ln80 = store i8 %data_reg_2_0_1, i8 %data_reg_2_0, i8 %data_reg_3_0_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:91 %sext_ln86_28 = sext i8 %data_reg_2_0_1

]]></Node>
<StgValue><ssdm name="sext_ln86_28"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:92 %output_reg_2_0_1 = mul i16 %sext_ln86_28, i16 %sext_ln86_7

]]></Node>
<StgValue><ssdm name="output_reg_2_0_1"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
bb850_begin:93 %store_ln85 = store i16 %output_reg_2_0_1, i16 %output_reg_2_0, i16 %psum_5

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="18">
<![CDATA[
bb850_begin:96 %psum_6 = load i18 %output_reg_1_2

]]></Node>
<StgValue><ssdm name="psum_6"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="19" op_0_bw="18">
<![CDATA[
bb850_begin:97 %sext_ln82_6 = sext i18 %psum_6

]]></Node>
<StgValue><ssdm name="sext_ln82_6"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:99 %mul_ln86_8 = mul i16 %sext_ln86_29, i16 %sext_ln86_8

]]></Node>
<StgValue><ssdm name="mul_ln86_8"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="19" op_0_bw="16">
<![CDATA[
bb850_begin:100 %sext_ln86_30 = sext i16 %mul_ln86_8

]]></Node>
<StgValue><ssdm name="sext_ln86_30"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb850_begin:101 %output_reg_1_3_1 = add i19 %sext_ln82_6, i19 %sext_ln86_30

]]></Node>
<StgValue><ssdm name="output_reg_1_3_1"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="19">
<![CDATA[
bb850_begin:102 %sext_ln85_2 = sext i19 %output_reg_1_3_1

]]></Node>
<StgValue><ssdm name="sext_ln85_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb850_begin:103 %store_ln85 = store i19 %output_reg_1_3_1, i19 %output_reg_1_3

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="17">
<![CDATA[
bb850_begin:106 %psum_7 = load i17 %output_reg_1_1

]]></Node>
<StgValue><ssdm name="psum_7"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="17">
<![CDATA[
bb850_begin:107 %sext_ln82_7 = sext i17 %psum_7

]]></Node>
<StgValue><ssdm name="sext_ln82_7"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:109 %mul_ln86_9 = mul i16 %sext_ln86_31, i16 %sext_ln86_9

]]></Node>
<StgValue><ssdm name="mul_ln86_9"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="16">
<![CDATA[
bb850_begin:110 %sext_ln86_32 = sext i16 %mul_ln86_9

]]></Node>
<StgValue><ssdm name="sext_ln86_32"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
bb850_begin:111 %output_reg_1_2_1 = add i18 %sext_ln82_7, i18 %sext_ln86_32

]]></Node>
<StgValue><ssdm name="output_reg_1_2_1"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0">
<![CDATA[
bb850_begin:112 %store_ln85 = store i18 %output_reg_1_2_1, i18 %output_reg_1_2, i18 %psum_6

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16">
<![CDATA[
bb850_begin:115 %psum_8 = load i16 %output_reg_1_0

]]></Node>
<StgValue><ssdm name="psum_8"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="16">
<![CDATA[
bb850_begin:116 %sext_ln82_8 = sext i16 %psum_8

]]></Node>
<StgValue><ssdm name="sext_ln82_8"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:118 %mul_ln86_10 = mul i16 %sext_ln86_33, i16 %sext_ln86_10

]]></Node>
<StgValue><ssdm name="mul_ln86_10"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="16">
<![CDATA[
bb850_begin:119 %sext_ln86_34 = sext i16 %mul_ln86_10

]]></Node>
<StgValue><ssdm name="sext_ln86_34"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb850_begin:120 %output_reg_1_1_1 = add i17 %sext_ln86_34, i17 %sext_ln82_8

]]></Node>
<StgValue><ssdm name="output_reg_1_1_1"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
bb850_begin:121 %store_ln85 = store i17 %output_reg_1_1_1, i17 %output_reg_1_1, i17 %psum_7

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8">
<![CDATA[
bb850_begin:122 %data_reg_1_0_1 = load i8 %data_reg_0_0

]]></Node>
<StgValue><ssdm name="data_reg_1_0_1"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:123 %store_ln80 = store i8 %data_reg_1_0_1, i8 %data_reg_1_0, i8 %data_reg_2_0_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:124 %sext_ln86_35 = sext i8 %data_reg_1_0_1

]]></Node>
<StgValue><ssdm name="sext_ln86_35"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:125 %output_reg_1_0_1 = mul i16 %sext_ln86_35, i16 %sext_ln86_11

]]></Node>
<StgValue><ssdm name="output_reg_1_0_1"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
bb850_begin:126 %store_ln85 = store i16 %output_reg_1_0_1, i16 %output_reg_1_0, i16 %psum_8

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:127 %store_ln80 = store i8 %data_reg_0_3_1, i8 %data_reg_0_3, i8 %data_reg_1_3_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="18" op_0_bw="18">
<![CDATA[
bb850_begin:128 %psum_9 = load i18 %output_reg_0_2

]]></Node>
<StgValue><ssdm name="psum_9"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="19" op_0_bw="18">
<![CDATA[
bb850_begin:129 %sext_ln82_9 = sext i18 %psum_9

]]></Node>
<StgValue><ssdm name="sext_ln82_9"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:130 %sext_ln86_36 = sext i8 %data_reg_0_3_1

]]></Node>
<StgValue><ssdm name="sext_ln86_36"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:131 %mul_ln86_12 = mul i16 %sext_ln86_36, i16 %sext_ln86_12

]]></Node>
<StgValue><ssdm name="mul_ln86_12"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="19" op_0_bw="16">
<![CDATA[
bb850_begin:132 %sext_ln86_37 = sext i16 %mul_ln86_12

]]></Node>
<StgValue><ssdm name="sext_ln86_37"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb850_begin:133 %output_reg_0_3_1 = add i19 %sext_ln82_9, i19 %sext_ln86_37

]]></Node>
<StgValue><ssdm name="output_reg_0_3_1"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="19">
<![CDATA[
bb850_begin:134 %sext_ln85_3 = sext i19 %output_reg_0_3_1

]]></Node>
<StgValue><ssdm name="sext_ln85_3"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb850_begin:135 %store_ln85 = store i19 %output_reg_0_3_1, i19 %output_reg_0_3

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:136 %store_ln80 = store i8 %data_reg_0_2_1, i8 %data_reg_0_2, i8 %data_reg_1_2_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="17">
<![CDATA[
bb850_begin:137 %psum_10 = load i17 %output_reg_0_1

]]></Node>
<StgValue><ssdm name="psum_10"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="17">
<![CDATA[
bb850_begin:138 %sext_ln82_10 = sext i17 %psum_10

]]></Node>
<StgValue><ssdm name="sext_ln82_10"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:139 %sext_ln86_38 = sext i8 %data_reg_0_2_1

]]></Node>
<StgValue><ssdm name="sext_ln86_38"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:140 %mul_ln86_13 = mul i16 %sext_ln86_38, i16 %sext_ln86_13

]]></Node>
<StgValue><ssdm name="mul_ln86_13"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="16">
<![CDATA[
bb850_begin:141 %sext_ln86_39 = sext i16 %mul_ln86_13

]]></Node>
<StgValue><ssdm name="sext_ln86_39"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
bb850_begin:142 %output_reg_0_2_1 = add i18 %sext_ln82_10, i18 %sext_ln86_39

]]></Node>
<StgValue><ssdm name="output_reg_0_2_1"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0">
<![CDATA[
bb850_begin:143 %store_ln85 = store i18 %output_reg_0_2_1, i18 %output_reg_0_2, i18 %psum_9

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:144 %store_ln80 = store i8 %data_reg_0_1_1, i8 %data_reg_0_1, i8 %data_reg_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16">
<![CDATA[
bb850_begin:145 %psum_11 = load i16 %output_reg_0_0

]]></Node>
<StgValue><ssdm name="psum_11"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="17" op_0_bw="16">
<![CDATA[
bb850_begin:146 %sext_ln82_11 = sext i16 %psum_11

]]></Node>
<StgValue><ssdm name="sext_ln82_11"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:147 %sext_ln86_40 = sext i8 %data_reg_0_1_1

]]></Node>
<StgValue><ssdm name="sext_ln86_40"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:148 %mul_ln86_14 = mul i16 %sext_ln86_40, i16 %sext_ln86_14

]]></Node>
<StgValue><ssdm name="mul_ln86_14"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="16">
<![CDATA[
bb850_begin:149 %sext_ln86_41 = sext i16 %mul_ln86_14

]]></Node>
<StgValue><ssdm name="sext_ln86_41"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb850_begin:150 %output_reg_0_1_1 = add i17 %sext_ln82_11, i17 %sext_ln86_41

]]></Node>
<StgValue><ssdm name="output_reg_0_1_1"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
bb850_begin:151 %store_ln85 = store i17 %output_reg_0_1_1, i17 %output_reg_0_1, i17 %psum_10

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb850_begin:152 %store_ln80 = store i8 %data_reg_0_0_1, i8 %data_reg_0_0, i8 %data_reg_1_0_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
bb850_begin:153 %sext_ln86_42 = sext i8 %data_reg_0_0_1

]]></Node>
<StgValue><ssdm name="sext_ln86_42"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb850_begin:154 %output_reg_0_0_1 = mul i16 %sext_ln86_42, i16 %sext_ln55

]]></Node>
<StgValue><ssdm name="output_reg_0_0_1"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
bb850_begin:155 %store_ln85 = store i16 %output_reg_0_0_1, i16 %output_reg_0_0, i16 %psum_11

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
bb77.i.i_ifconv:1 %output_l1_local_3_load = load i10 %output_l1_local_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_3_load"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb77.i.i_ifconv:2 %add_ln98 = add i32 %output_l1_local_3_load, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb77.i.i_ifconv:3 %select_ln197 = select i1 %icmp_ln197, i32 %sext_ln85, i32 %add_ln98

]]></Node>
<StgValue><ssdm name="select_ln197"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb77.i.i_ifconv:4 %store_ln95 = store i32 %select_ln197, i10 %output_l1_local_3_addr, i32 %output_l1_local_3_load

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb77.i.i_ifconv:5 %add_ln100 = add i9 %add_ln100_4, i9 %trunc_ln55

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="9">
<![CDATA[
bb77.i.i_ifconv:6 %zext_ln100 = zext i9 %add_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb77.i.i_ifconv:7 %output_l1_pass_3_addr = getelementptr i32 %output_l1_pass_3, i64, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="output_l1_pass_3_addr"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb77.i.i_ifconv:8 %store_ln100 = store i32 %select_ln197, i9 %output_l1_pass_3_addr

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_1" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
bb73.i.i_ifconv:1 %output_l1_local_2_load = load i10 %output_l1_local_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_2_load"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_1" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb73.i.i_ifconv:2 %add_ln98_1 = add i32 %output_l1_local_2_load, i32 %sext_ln85_1

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb73.i.i_ifconv:3 %select_ln197_1 = select i1 %icmp_ln197, i32 %sext_ln85_1, i32 %add_ln98_1

]]></Node>
<StgValue><ssdm name="select_ln197_1"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb73.i.i_ifconv:4 %store_ln95 = store i32 %select_ln197_1, i10 %output_l1_local_2_addr, i32 %output_l1_local_2_load

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb73.i.i_ifconv:5 %add_ln100_1 = add i9 %add_ln100_5, i9 %trunc_ln55

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="9">
<![CDATA[
bb73.i.i_ifconv:6 %zext_ln100_1 = zext i9 %add_ln100_1

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb73.i.i_ifconv:7 %output_l1_pass_2_addr = getelementptr i32 %output_l1_pass_2, i64, i64 %zext_ln100_1

]]></Node>
<StgValue><ssdm name="output_l1_pass_2_addr"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb73.i.i_ifconv:8 %store_ln100 = store i32 %select_ln197_1, i9 %output_l1_pass_2_addr

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:1 %output_l1_local_1_load = load i10 %output_l1_local_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_1_load"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2 %add_ln98_2 = add i32 %output_l1_local_1_load, i32 %sext_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln98_2"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3 %select_ln197_2 = select i1 %icmp_ln197, i32 %sext_ln85_2, i32 %add_ln98_2

]]></Node>
<StgValue><ssdm name="select_ln197_2"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:4 %store_ln95 = store i32 %select_ln197_2, i10 %output_l1_local_1_addr, i32 %output_l1_local_1_load

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:5 %add_ln100_2 = add i9 %add_ln100_6, i9 %trunc_ln55

]]></Node>
<StgValue><ssdm name="add_ln100_2"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:6 %zext_ln100_2 = zext i9 %add_ln100_2

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7 %output_l1_pass_1_addr = getelementptr i32 %output_l1_pass_1, i64, i64 %zext_ln100_2

]]></Node>
<StgValue><ssdm name="output_l1_pass_1_addr"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:8 %store_ln100 = store i32 %select_ln197_2, i9 %output_l1_pass_1_addr

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_3" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
_ifconv1:1 %output_l1_local_0_load = load i10 %output_l1_local_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_0_load"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_3" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:2 %add_ln98_3 = add i32 %output_l1_local_0_load, i32 %sext_ln85_3

]]></Node>
<StgValue><ssdm name="add_ln98_3"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:3 %select_ln197_3 = select i1 %icmp_ln197, i32 %sext_ln85_3, i32 %add_ln98_3

]]></Node>
<StgValue><ssdm name="select_ln197_3"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv1:4 %store_ln95 = store i32 %select_ln197_3, i10 %output_l1_local_0_addr, i32 %output_l1_local_0_load

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:5 %add_ln100_3 = add i9 %add_ln100_7, i9 %trunc_ln55

]]></Node>
<StgValue><ssdm name="add_ln100_3"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="9">
<![CDATA[
_ifconv1:6 %zext_ln100_3 = zext i9 %add_ln100_3

]]></Node>
<StgValue><ssdm name="zext_ln100_3"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:7 %output_l1_pass_0_addr = getelementptr i32 %output_l1_pass_0, i64, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="output_l1_pass_0_addr"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv1:8 %store_ln100 = store i32 %select_ln197_3, i9 %output_l1_pass_0_addr

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb850_end:0 %speclatency_ln103 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_1

]]></Node>
<StgValue><ssdm name="speclatency_ln103"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb850_end:1 %rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin_i_i

]]></Node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
bb850_end:2 %br_ln0 = br void %bb85.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0">
<![CDATA[
.exit:0 %ret_ln197 = ret

]]></Node>
<StgValue><ssdm name="ret_ln197"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
