<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: paged_RAM                           Date:  9-19-2021, 10:10AM
Device Used: XC9572XL-5-VQ64
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
36 /72  ( 50%) 99  /360  ( 27%) 56 /216 ( 26%)   25 /72  ( 35%) 30 /52  ( 58%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       20/54       28/90       6/13
FB2           9/18       18/54       17/90       6/13
FB3          18/18*      18/54       54/90       8/14
FB4           0/18        0/54        0/90      10/12
             -----       -----       -----      -----    
             36/72       56/216      99/360     30/52 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   21          21    |  I/O              :    30      46
Output        :    9           9    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     30          30

** Power Data **

There are 36 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'paged_RAM.ise'.
WARNING:Cpld:1007 - Removing unused input(s) 'aq_addr_LO<10>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'aq_addr_LO<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'aq_addr_LO<12>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'aq_addr_LO<13>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'aq_addr_LO<8>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'aq_addr_LO<9>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 9 Outputs **

Signal                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                    Pts   Inps          No.  Type    Use     Mode Rate State
x_page<4>               4     8     FB1_2   8    I/O     O       STD  FAST RESET
x_page<0>               4     8     FB1_3   12   I/O     O       STD  FAST RESET
x_page<3>               4     8     FB1_5   9    I/O     O       STD  FAST RESET
x_page<2>               4     8     FB1_6   10   I/O     O       STD  FAST RESET
x_page<1>               4     8     FB1_8   11   I/O     O       STD  FAST RESET
c_ce                    2     4     FB2_10  1    I/O     O       STD  FAST 
b_ce                    1     3     FB2_12  4    I/O     O       STD  FAST 
a_ce                    1     3     FB2_15  6    I/O     O       STD  FAST 
x_page<5>               4     8     FB2_17  7    I/O     O       STD  FAST RESET

** 27 Buried Nodes **

Signal                  Total Total Loc     Pwr  Reg Init
Name                    Pts   Inps          Mode State
x_page_5/x_page_5_CLKF  2     4     FB1_15  STD  
x_page_1/x_page_1_SETF  2     5     FB1_16  STD  
x_page_0/x_page_0_SETF  2     5     FB1_17  STD  
$OpTx$FX_SC$15          2     3     FB1_18  STD  
hi_RAM_enable           1     2     FB2_11  STD  RESET
x_page_5/x_page_5_RSTF  2     5     FB2_13  STD  
x_page_4/x_page_4_SETF  2     5     FB2_14  STD  
x_page_3/x_page_3_SETF  2     5     FB2_16  STD  
x_page_2/x_page_2_SETF  2     5     FB2_18  STD  
c_page<5>               3     13    FB3_1   STD  RESET
c_page<4>               3     13    FB3_2   STD  RESET
c_page<3>               3     13    FB3_3   STD  RESET
c_page<2>               3     13    FB3_4   STD  RESET
c_page<1>               3     13    FB3_5   STD  RESET
c_page<0>               3     13    FB3_6   STD  RESET
b_page<5>               3     13    FB3_7   STD  RESET
b_page<4>               3     13    FB3_8   STD  RESET
b_page<3>               3     13    FB3_9   STD  RESET
b_page<2>               3     13    FB3_10  STD  RESET
b_page<1>               3     13    FB3_11  STD  RESET
b_page<0>               3     13    FB3_12  STD  RESET
a_page<5>               3     13    FB3_13  STD  RESET
a_page<4>               3     13    FB3_14  STD  RESET
a_page<3>               3     13    FB3_15  STD  RESET
a_page<2>               3     13    FB3_16  STD  RESET
a_page<1>               3     13    FB3_17  STD  RESET
a_page<0>               3     13    FB3_18  STD  RESET

** 21 Inputs **

Signal                  Loc     Pin  Pin     Pin     
Name                            No.  Type    Use     
aq_addr_HI<0>           FB1_12  23   I/O     I
aq_iorq                 FB2_5   61   I/O     I
aq_addr_LO<1>           FB2_8   63   I/O     I
aq_addr_HI<1>           FB3_2   22   I/O     I
aq_addr_LO<7>           FB3_3   31   I/O     I
aq_addr_LO<4>           FB3_4   32   I/O     I
aq_addr_LO<3>           FB3_6   34   I/O     I
aq_addr_LO<6>           FB3_8   25   I/O     I
aq_addr_LO<5>           FB3_9   27   I/O     I
aq_addr_LO<0>           FB3_12  40   I/O     I
aq_addr_LO<2>           FB3_15  36   I/O     I
aq_data<0>              FB4_2   43   I/O     I
aq_data<3>              FB4_3   46   I/O     I
aq_data<4>              FB4_4   47   I/O     I
aq_data<1>              FB4_5   44   I/O     I
aq_data<6>              FB4_6   49   I/O     I
aq_data<2>              FB4_8   45   I/O     I
aq_data<5>              FB4_11  48   I/O     I
aq_data<7>              FB4_14  50   I/O     I
aq_wr                   FB4_15  56   I/O     I
aq_mreq                 FB4_17  57   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
x_page<4>             4       0     0   1     FB1_2   8     I/O     O
x_page<0>             4       0     0   1     FB1_3   12    I/O     O
(unused)              0       0     0   5     FB1_4   13    I/O     
x_page<3>             4       0     0   1     FB1_5   9     I/O     O
x_page<2>             4       0     0   1     FB1_6   10    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
x_page<1>             4       0     0   1     FB1_8   11    I/O     O
(unused)              0       0     0   5     FB1_9   15    GCK/I/O 
(unused)              0       0     0   5     FB1_10  18    I/O     
(unused)              0       0     0   5     FB1_11  16    GCK/I/O 
(unused)              0       0     0   5     FB1_12  23    I/O     I
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  17    GCK/I/O 
x_page_5/x_page_5_CLKF
                      2       0     0   3     FB1_15  19    I/O     (b)
x_page_1/x_page_1_SETF
                      2       0     0   3     FB1_16        (b)     (b)
x_page_0/x_page_0_SETF
                      2       0     0   3     FB1_17  20    I/O     (b)
$OpTx$FX_SC$15        2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_SC$15     8: b_page<1>         15: x_page_0/x_page_0_SETF 
  2: a_page<0>          9: c_page<0>         16: x_page_1/x_page_1_SETF 
  3: a_page<1>         10: c_page<1>         17: x_page_2/x_page_2_SETF 
  4: aq_addr_HI<0>     11: c_page<2>         18: x_page_3/x_page_3_SETF 
  5: aq_addr_HI<1>     12: c_page<3>         19: x_page_4/x_page_4_SETF 
  6: aq_mreq           13: c_page<4>         20: x_page_5/x_page_5_CLKF 
  7: b_page<0>         14: hi_RAM_enable    

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
x_page<4>            X..XXX......XX....XX.................... 8
x_page<0>            X..XXX..X....XX....X.................... 8
x_page<3>            X..XXX.....X.X...X.X.................... 8
x_page<2>            X..XXX....X..X..X..X.................... 8
x_page<1>            X..XXX...X...X.X...X.................... 8
x_page_5/x_page_5_CLKF 
                     ...XXX.......X.......................... 4
x_page_1/x_page_1_SETF 
                     ..XXXX.X................................ 5
x_page_0/x_page_0_SETF 
                     .X.XXXX................................. 5
$OpTx$FX_SC$15       ...XXX.................................. 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               18/36
Number of signals used by logic mapping into function block:  18
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   60    I/O     
(unused)              0       0     0   5     FB2_3   58    I/O     
(unused)              0       0     0   5     FB2_4   59    I/O     
(unused)              0       0     0   5     FB2_5   61    I/O     I
(unused)              0       0     0   5     FB2_6   62    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   63    I/O     I
(unused)              0       0     0   5     FB2_9   64    GSR/I/O 
c_ce                  2       0     0   3     FB2_10  1     I/O     O
hi_RAM_enable         1       0     0   4     FB2_11  2     GTS/I/O (b)
b_ce                  1       0     0   4     FB2_12  4     I/O     O
x_page_5/x_page_5_RSTF
                      2       0     0   3     FB2_13        (b)     (b)
x_page_4/x_page_4_SETF
                      2       0     0   3     FB2_14  5     GTS/I/O (b)
a_ce                  1       0     0   4     FB2_15  6     I/O     O
x_page_3/x_page_3_SETF
                      2       0     0   3     FB2_16        (b)     (b)
x_page<5>             4       0     0   1     FB2_17  7     I/O     O
x_page_2/x_page_2_SETF
                      2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_SC$15     7: aq_addr_HI<1>     13: b_page<4> 
  2: a_page<2>          8: aq_iorq           14: b_page<5> 
  3: a_page<3>          9: aq_mreq           15: c_page<5> 
  4: a_page<4>         10: aq_wr             16: hi_RAM_enable 
  5: a_page<5>         11: b_page<2>         17: x_page_5/x_page_5_CLKF 
  6: aq_addr_HI<0>     12: b_page<3>         18: x_page_5/x_page_5_RSTF 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
c_ce                 .....XX.X......X........................ 4
hi_RAM_enable        .......X.X.............................. 2
b_ce                 .....XX.X............................... 3
x_page_5/x_page_5_RSTF 
                     ....XXX.X....X.......................... 5
x_page_4/x_page_4_SETF 
                     ...X.XX.X...X........................... 5
a_ce                 .....XX.X............................... 3
x_page_3/x_page_3_SETF 
                     ..X..XX.X..X............................ 5
x_page<5>            X....XX.X.....XXXX...................... 8
x_page_2/x_page_2_SETF 
                     .X...XX.X.X............................. 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               18/36
Number of signals used by logic mapping into function block:  18
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
c_page<5>             3       0     0   2     FB3_1         (b)     (b)
c_page<4>             3       0     0   2     FB3_2   22    I/O     I
c_page<3>             3       0     0   2     FB3_3   31    I/O     I
c_page<2>             3       0     0   2     FB3_4   32    I/O     I
c_page<1>             3       0     0   2     FB3_5   24    I/O     (b)
c_page<0>             3       0     0   2     FB3_6   34    I/O     I
b_page<5>             3       0     0   2     FB3_7         (b)     (b)
b_page<4>             3       0     0   2     FB3_8   25    I/O     I
b_page<3>             3       0     0   2     FB3_9   27    I/O     I
b_page<2>             3       0     0   2     FB3_10  39    I/O     (b)
b_page<1>             3       0     0   2     FB3_11  33    I/O     (b)
b_page<0>             3       0     0   2     FB3_12  40    I/O     I
a_page<5>             3       0     0   2     FB3_13        (b)     (b)
a_page<4>             3       0     0   2     FB3_14  35    I/O     (b)
a_page<3>             3       0     0   2     FB3_15  36    I/O     I
a_page<2>             3       0     0   2     FB3_16  42    I/O     (b)
a_page<1>             3       0     0   2     FB3_17  38    I/O     (b)
a_page<0>             3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: aq_addr_LO<0>      7: aq_addr_LO<6>     13: aq_data<4> 
  2: aq_addr_LO<1>      8: aq_addr_LO<7>     14: aq_data<5> 
  3: aq_addr_LO<2>      9: aq_data<0>        15: aq_data<6> 
  4: aq_addr_LO<3>     10: aq_data<1>        16: aq_data<7> 
  5: aq_addr_LO<4>     11: aq_data<2>        17: aq_iorq 
  6: aq_addr_LO<5>     12: aq_data<3>        18: aq_wr 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
c_page<5>            XXXXXXXX.....XXXXX...................... 13
c_page<4>            XXXXXXXX....X.XXXX...................... 13
c_page<3>            XXXXXXXX...X..XXXX...................... 13
c_page<2>            XXXXXXXX..X...XXXX...................... 13
c_page<1>            XXXXXXXX.X....XXXX...................... 13
c_page<0>            XXXXXXXXX.....XXXX...................... 13
b_page<5>            XXXXXXXX.....XXXXX...................... 13
b_page<4>            XXXXXXXX....X.XXXX...................... 13
b_page<3>            XXXXXXXX...X..XXXX...................... 13
b_page<2>            XXXXXXXX..X...XXXX...................... 13
b_page<1>            XXXXXXXX.X....XXXX...................... 13
b_page<0>            XXXXXXXXX.....XXXX...................... 13
a_page<5>            XXXXXXXX.....XXXXX...................... 13
a_page<4>            XXXXXXXX....X.XXXX...................... 13
a_page<3>            XXXXXXXX...X..XXXX...................... 13
a_page<2>            XXXXXXXX..X...XXXX...................... 13
a_page<1>            XXXXXXXX.X....XXXX...................... 13
a_page<0>            XXXXXXXXX.....XXXX...................... 13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   43    I/O     I
(unused)              0       0     0   5     FB4_3   46    I/O     I
(unused)              0       0     0   5     FB4_4   47    I/O     I
(unused)              0       0     0   5     FB4_5   44    I/O     I
(unused)              0       0     0   5     FB4_6   49    I/O     I
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   45    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10  51    I/O     
(unused)              0       0     0   5     FB4_11  48    I/O     I
(unused)              0       0     0   5     FB4_12  52    I/O     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  50    I/O     I
(unused)              0       0     0   5     FB4_15  56    I/O     I
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  57    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_SC$15 <= ((NOT aq_mreq AND aq_addr_HI(1) AND NOT aq_addr_HI(0))
	OR (NOT aq_mreq AND NOT aq_addr_HI(1) AND aq_addr_HI(0)));


a_ce <= NOT ((NOT aq_mreq AND NOT aq_addr_HI(1) AND aq_addr_HI(0)));

FDCPE_a_page0: FDCPE port map (a_page(0),aq_data(0),a_page_C(0),'0','0',a_page_CE(0));
a_page_C(0) <= (NOT aq_wr AND NOT aq_iorq);
a_page_CE(0) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND NOT aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_a_page1: FDCPE port map (a_page(1),aq_data(1),a_page_C(1),'0','0',a_page_CE(1));
a_page_C(1) <= (NOT aq_wr AND NOT aq_iorq);
a_page_CE(1) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND NOT aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_a_page2: FDCPE port map (a_page(2),aq_data(2),a_page_C(2),'0','0',a_page_CE(2));
a_page_C(2) <= (NOT aq_wr AND NOT aq_iorq);
a_page_CE(2) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND NOT aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_a_page3: FDCPE port map (a_page(3),aq_data(3),a_page_C(3),'0','0',a_page_CE(3));
a_page_C(3) <= (NOT aq_wr AND NOT aq_iorq);
a_page_CE(3) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND NOT aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_a_page4: FDCPE port map (a_page(4),aq_data(4),a_page_C(4),'0','0',a_page_CE(4));
a_page_C(4) <= (NOT aq_wr AND NOT aq_iorq);
a_page_CE(4) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND NOT aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_a_page5: FDCPE port map (a_page(5),aq_data(5),a_page_C(5),'0','0',a_page_CE(5));
a_page_C(5) <= (NOT aq_wr AND NOT aq_iorq);
a_page_CE(5) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND NOT aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));


b_ce <= NOT ((NOT aq_mreq AND aq_addr_HI(1) AND NOT aq_addr_HI(0)));

FDCPE_b_page0: FDCPE port map (b_page(0),aq_data(0),b_page_C(0),'0','0',b_page_CE(0));
b_page_C(0) <= (NOT aq_wr AND NOT aq_iorq);
b_page_CE(0) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND NOT aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_b_page1: FDCPE port map (b_page(1),aq_data(1),b_page_C(1),'0','0',b_page_CE(1));
b_page_C(1) <= (NOT aq_wr AND NOT aq_iorq);
b_page_CE(1) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND NOT aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_b_page2: FDCPE port map (b_page(2),aq_data(2),b_page_C(2),'0','0',b_page_CE(2));
b_page_C(2) <= (NOT aq_wr AND NOT aq_iorq);
b_page_CE(2) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND NOT aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_b_page3: FDCPE port map (b_page(3),aq_data(3),b_page_C(3),'0','0',b_page_CE(3));
b_page_C(3) <= (NOT aq_wr AND NOT aq_iorq);
b_page_CE(3) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND NOT aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_b_page4: FDCPE port map (b_page(4),aq_data(4),b_page_C(4),'0','0',b_page_CE(4));
b_page_C(4) <= (NOT aq_wr AND NOT aq_iorq);
b_page_CE(4) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND NOT aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_b_page5: FDCPE port map (b_page(5),aq_data(5),b_page_C(5),'0','0',b_page_CE(5));
b_page_C(5) <= (NOT aq_wr AND NOT aq_iorq);
b_page_CE(5) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND NOT aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));


c_ce <= NOT (((NOT hi_RAM_enable)
	OR (NOT aq_mreq AND aq_addr_HI(1) AND aq_addr_HI(0))));

FDCPE_c_page0: FDCPE port map (c_page(0),aq_data(0),c_page_C(0),'0','0',c_page_CE(0));
c_page_C(0) <= (NOT aq_wr AND NOT aq_iorq);
c_page_CE(0) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_c_page1: FDCPE port map (c_page(1),aq_data(1),c_page_C(1),'0','0',c_page_CE(1));
c_page_C(1) <= (NOT aq_wr AND NOT aq_iorq);
c_page_CE(1) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_c_page2: FDCPE port map (c_page(2),aq_data(2),c_page_C(2),'0','0',c_page_CE(2));
c_page_C(2) <= (NOT aq_wr AND NOT aq_iorq);
c_page_CE(2) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_c_page3: FDCPE port map (c_page(3),aq_data(3),c_page_C(3),'0','0',c_page_CE(3));
c_page_C(3) <= (NOT aq_wr AND NOT aq_iorq);
c_page_CE(3) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_c_page4: FDCPE port map (c_page(4),aq_data(4),c_page_C(4),'0','0',c_page_CE(4));
c_page_C(4) <= (NOT aq_wr AND NOT aq_iorq);
c_page_CE(4) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_c_page5: FDCPE port map (c_page(5),aq_data(5),c_page_C(5),'0','0',c_page_CE(5));
c_page_C(5) <= (NOT aq_wr AND NOT aq_iorq);
c_page_CE(5) <= (aq_addr_LO(5) AND aq_addr_LO(2) AND aq_addr_LO(1) AND 
	aq_addr_LO(0) AND aq_data(7) AND aq_data(6) AND aq_addr_LO(7) AND 
	aq_addr_LO(6) AND NOT aq_addr_LO(4) AND NOT aq_addr_LO(3));

FDCPE_hi_RAM_enable: FDCPE port map (hi_RAM_enable,'1',hi_RAM_enable_C,'0','0');
hi_RAM_enable_C <= (NOT aq_wr AND NOT aq_iorq);

FDCPE_x_page0: FDCPE port map (x_page(0),x_page_D(0),x_page_5/x_page_5_CLKF,x_page_CLR(0),x_page_0/x_page_0_SETF);
x_page_D(0) <= (c_page(0) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	aq_addr_HI(0) AND hi_RAM_enable);
x_page_CLR(0) <= (NOT x_page_0/x_page_0_SETF AND $OpTx$FX_SC$15);

FDCPE_x_page1: FDCPE port map (x_page(1),x_page_D(1),x_page_5/x_page_5_CLKF,x_page_CLR(1),x_page_1/x_page_1_SETF);
x_page_D(1) <= (c_page(1) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	aq_addr_HI(0) AND hi_RAM_enable);
x_page_CLR(1) <= ($OpTx$FX_SC$15 AND NOT x_page_1/x_page_1_SETF);

FDCPE_x_page2: FDCPE port map (x_page(2),x_page_D(2),x_page_5/x_page_5_CLKF,x_page_CLR(2),x_page_2/x_page_2_SETF);
x_page_D(2) <= (c_page(2) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	aq_addr_HI(0) AND hi_RAM_enable);
x_page_CLR(2) <= ($OpTx$FX_SC$15 AND NOT x_page_2/x_page_2_SETF);

FDCPE_x_page3: FDCPE port map (x_page(3),x_page_D(3),x_page_5/x_page_5_CLKF,x_page_CLR(3),x_page_3/x_page_3_SETF);
x_page_D(3) <= (c_page(3) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	aq_addr_HI(0) AND hi_RAM_enable);
x_page_CLR(3) <= ($OpTx$FX_SC$15 AND NOT x_page_3/x_page_3_SETF);

FDCPE_x_page4: FDCPE port map (x_page(4),x_page_D(4),x_page_5/x_page_5_CLKF,x_page_CLR(4),x_page_4/x_page_4_SETF);
x_page_D(4) <= (c_page(4) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	aq_addr_HI(0) AND hi_RAM_enable);
x_page_CLR(4) <= ($OpTx$FX_SC$15 AND NOT x_page_4/x_page_4_SETF);

FDCPE_x_page5: FDCPE port map (x_page(5),x_page_D(5),x_page_5/x_page_5_CLKF,x_page_5/x_page_5_RSTF,x_page_PRE(5));
x_page_D(5) <= (c_page(5) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	aq_addr_HI(0) AND hi_RAM_enable);
x_page_PRE(5) <= ($OpTx$FX_SC$15 AND NOT x_page_5/x_page_5_RSTF);


x_page_0/x_page_0_SETF <= ((a_page(0) AND NOT aq_mreq AND NOT aq_addr_HI(1) AND 
	aq_addr_HI(0))
	OR (b_page(0) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	NOT aq_addr_HI(0)));


x_page_1/x_page_1_SETF <= ((a_page(1) AND NOT aq_mreq AND NOT aq_addr_HI(1) AND 
	aq_addr_HI(0))
	OR (b_page(1) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	NOT aq_addr_HI(0)));


x_page_2/x_page_2_SETF <= ((a_page(2) AND NOT aq_mreq AND NOT aq_addr_HI(1) AND 
	aq_addr_HI(0))
	OR (b_page(2) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	NOT aq_addr_HI(0)));


x_page_3/x_page_3_SETF <= ((a_page(3) AND NOT aq_mreq AND NOT aq_addr_HI(1) AND 
	aq_addr_HI(0))
	OR (b_page(3) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	NOT aq_addr_HI(0)));


x_page_4/x_page_4_SETF <= ((a_page(4) AND NOT aq_mreq AND NOT aq_addr_HI(1) AND 
	aq_addr_HI(0))
	OR (b_page(4) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	NOT aq_addr_HI(0)));


x_page_5/x_page_5_CLKF <= ((NOT hi_RAM_enable)
	OR (NOT aq_mreq AND aq_addr_HI(1) AND aq_addr_HI(0)));


x_page_5/x_page_5_RSTF <= ((NOT a_page(5) AND NOT aq_mreq AND NOT aq_addr_HI(1) AND 
	aq_addr_HI(0))
	OR (NOT b_page(5) AND NOT aq_mreq AND aq_addr_HI(1) AND 
	NOT aq_addr_HI(0)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-VQ64


   -----------------------------------------------  
  /48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 \
 | 49                                           32 | 
 | 50                                           31 | 
 | 51                                           30 | 
 | 52                                           29 | 
 | 53                                           28 | 
 | 54                                           27 | 
 | 55                                           26 | 
 | 56               XC9572XL-5-VQ64             25 | 
 | 57                                           24 | 
 | 58                                           23 | 
 | 59                                           22 | 
 | 60                                           21 | 
 | 61                                           20 | 
 | 62                                           19 | 
 | 63                                           18 | 
 | 64                                           17 | 
 \ 1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 /
   -----------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 c_ce                             33 KPR                           
  2 KPR                              34 aq_addr_LO<3>                 
  3 VCC                              35 KPR                           
  4 b_ce                             36 aq_addr_LO<2>                 
  5 KPR                              37 VCC                           
  6 a_ce                             38 KPR                           
  7 x_page<5>                        39 KPR                           
  8 x_page<4>                        40 aq_addr_LO<0>                 
  9 x_page<3>                        41 GND                           
 10 x_page<2>                        42 KPR                           
 11 x_page<1>                        43 aq_data<0>                    
 12 x_page<0>                        44 aq_data<1>                    
 13 KPR                              45 aq_data<2>                    
 14 GND                              46 aq_data<3>                    
 15 KPR                              47 aq_data<4>                    
 16 KPR                              48 aq_data<5>                    
 17 KPR                              49 aq_data<6>                    
 18 KPR                              50 aq_data<7>                    
 19 KPR                              51 KPR                           
 20 KPR                              52 KPR                           
 21 GND                              53 TDO                           
 22 aq_addr_HI<1>                    54 GND                           
 23 aq_addr_HI<0>                    55 VCC                           
 24 KPR                              56 aq_wr                         
 25 aq_addr_LO<6>                    57 aq_mreq                       
 26 VCC                              58 KPR                           
 27 aq_addr_LO<5>                    59 KPR                           
 28 TDI                              60 KPR                           
 29 TMS                              61 aq_iorq                       
 30 TCK                              62 KPR                           
 31 aq_addr_LO<7>                    63 aq_addr_LO<1>                 
 32 aq_addr_LO<4>                    64 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-VQ64
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
