-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity channel_gen is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of channel_gen is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "channel_gen_channel_gen,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.118000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=11,HLS_SYN_DSP=0,HLS_SYN_FF=6025,HLS_SYN_LUT=16118,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (82 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (82 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (82 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (82 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (82 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (82 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (82 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (82 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (82 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (82 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (82 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_3FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_4024000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000100100000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv9_40 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv12_FF1 : STD_LOGIC_VECTOR (11 downto 0) := "111111110001";
    constant ap_const_lv12_F : STD_LOGIC_VECTOR (11 downto 0) := "000000001111";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_16 : STD_LOGIC_VECTOR (11 downto 0) := "000000010110";
    constant ap_const_lv22_3FFFFF : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111111111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv63_1 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv119_B505E6693A7E001 : STD_LOGIC_VECTOR (118 downto 0) := "00000000000000000000000000000000000000000000000000000000000101101010000010111100110011010010011101001111110000000000001";
    constant ap_const_lv119_0 : STD_LOGIC_VECTOR (118 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal TAPS_NUM_5_loc_load_reg_2321 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal data_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal grp_fu_816_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_888 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal grp_fu_840_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal reg_893 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_load_fu_856_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal reg_899 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal cmp_i_i3313814_reg_2501 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_3_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_2530 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal icmp_ln1057_2_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln148_reg_2600 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal icmp_ln1057_1_fu_1934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln122_reg_2616 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal icmp_ln1057_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_fu_863_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal reg_907 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_reg_2276 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal mul_fu_934_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_pow_generic_double_s_fu_682_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_reg_2291 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_fu_825_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_reg_2296 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal x_real_6taps_V_addr_reg_2301 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal x_imag_6taps_V_addr_reg_2306 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_real_9taps_V_addr_reg_2311 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_imag_9taps_V_addr_reg_2316 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_85_fu_967_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_85_reg_2325 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_fu_1254_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_reg_2330 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv7_i2194_fu_1260_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal conv7_i2194_reg_2335 : STD_LOGIC_VECTOR (43 downto 0);
    signal i_V_fu_1268_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_V_reg_2341 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln95_fu_1274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln95_reg_2349 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i3313814_fu_1280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bound_fu_1294_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal bound_reg_2506 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln95_fu_1360_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln95_reg_2514 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal select_ln736_fu_1366_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln736_reg_2519 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln95_1_fu_1355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_2525 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal icmp_ln122_fu_1374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal random_num_value_real_V_fu_1477_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal random_num_value_real_V_reg_2535 : STD_LOGIC_VECTOR (21 downto 0);
    signal random_num_value_imag_V_fu_1584_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal random_num_value_imag_V_reg_2541 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_70_fu_1672_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_35_fu_1708_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_35_reg_2594 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_33_fu_1718_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_33_reg_2610 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1057_1_fu_1722_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1057_1_reg_2620 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln870_2_fu_1732_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln870_2_reg_2628 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_79_fu_1778_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln870_1_fu_1817_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln870_1_reg_2641 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_76_fu_1890_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln870_fu_1940_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln870_reg_2669 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln125_fu_1946_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln125_reg_2674 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_2taps_V_1_load_1_reg_2680 : STD_LOGIC_VECTOR (21 downto 0);
    signal n_2taps_V_1_3_load_1_reg_2685 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_73_fu_2014_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_V_18_fu_2064_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_V_18_reg_2698 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_82_fu_2115_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_real_6taps_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_real_6taps_V_ce0 : STD_LOGIC;
    signal x_real_6taps_V_we0 : STD_LOGIC;
    signal x_real_6taps_V_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_real_6taps_V_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_real_6taps_V_ce1 : STD_LOGIC;
    signal x_real_6taps_V_q1 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_imag_6taps_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_imag_6taps_V_ce0 : STD_LOGIC;
    signal x_imag_6taps_V_we0 : STD_LOGIC;
    signal x_imag_6taps_V_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_imag_6taps_V_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_imag_6taps_V_ce1 : STD_LOGIC;
    signal x_imag_6taps_V_q1 : STD_LOGIC_VECTOR (21 downto 0);
    signal n_6taps_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal n_6taps_V_ce0 : STD_LOGIC;
    signal n_6taps_V_we0 : STD_LOGIC;
    signal n_6taps_V_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_real_9taps_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_real_9taps_V_ce0 : STD_LOGIC;
    signal x_real_9taps_V_we0 : STD_LOGIC;
    signal x_real_9taps_V_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_real_9taps_V_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_real_9taps_V_ce1 : STD_LOGIC;
    signal x_real_9taps_V_q1 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_imag_9taps_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_imag_9taps_V_ce0 : STD_LOGIC;
    signal x_imag_9taps_V_we0 : STD_LOGIC;
    signal x_imag_9taps_V_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_imag_9taps_V_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_imag_9taps_V_ce1 : STD_LOGIC;
    signal x_imag_9taps_V_q1 : STD_LOGIC_VECTOR (21 downto 0);
    signal n_9taps_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal n_9taps_V_ce0 : STD_LOGIC;
    signal n_9taps_V_we0 : STD_LOGIC;
    signal n_9taps_V_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_idle : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_ready : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TREADY : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_in_TREADY : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out_ap_vld : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_682_ap_start : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_682_ap_done : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_682_ap_idle : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_682_ap_ready : STD_LOGIC;
    signal grp_rand_fu_693_ap_start : STD_LOGIC;
    signal grp_rand_fu_693_ap_done : STD_LOGIC;
    signal grp_rand_fu_693_ap_idle : STD_LOGIC;
    signal grp_rand_fu_693_ap_ready : STD_LOGIC;
    signal grp_rand_fu_693_random_num3774_din : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_rand_fu_693_random_num3774_write : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_done : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_idle : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_ready : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_we0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce1 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_we0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce1 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_done : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_idle : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_ready : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_done : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_idle : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_ready : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_idle : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_ready : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_we0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce1 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_we0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce1 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_idle : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_ready : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_idle : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_ready : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_idle : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_ready : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_idle : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_ready : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_ce0 : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out_ap_vld : STD_LOGIC;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out_ap_vld : STD_LOGIC;
    signal i_V_14_reg_598 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal random_num_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal random_num_empty_n : STD_LOGIC;
    signal random_num_read : STD_LOGIC;
    signal ap_block_state59 : BOOLEAN;
    signal i_V_19_reg_609 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal i_V_11_reg_621 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal i_V_9_reg_632 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_pow_generic_double_s_fu_682_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (82 downto 0);
    signal ap_NS_fsm_state24 : STD_LOGIC;
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_rand_fu_693_ap_start_reg : STD_LOGIC := '0';
    signal regslice_both_data_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal random_num_full_n : STD_LOGIC;
    signal random_num_write : STD_LOGIC;
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state57 : BOOLEAN;
    signal ap_block_state57_io : BOOLEAN;
    signal ap_block_state57_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state57_ignore_call6 : BOOLEAN;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state57_ignore_call4 : BOOLEAN;
    signal grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal zext_ln573_fu_2070_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal data_temp_i_V_fu_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_81_fu_2103_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_72_fu_2002_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_75_fu_1878_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_78_fu_1766_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_69_fu_1660_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_temp_r_V_fu_382 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_80_fu_2091_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_71_fu_1990_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_74_fu_1866_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_77_fu_1754_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_68_fu_1648_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_fu_386 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_3_fu_1797_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op482_write_state65 : BOOLEAN;
    signal ap_block_state65 : BOOLEAN;
    signal ap_block_state65_io : BOOLEAN;
    signal indvar_flatten_fu_390 : STD_LOGIC_VECTOR (62 downto 0);
    signal n_2taps_V_1_fu_394 : STD_LOGIC_VECTOR (21 downto 0);
    signal n_2taps_V_1_6_fu_1957_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal n_2taps_V_1_3_fu_398 : STD_LOGIC_VECTOR (21 downto 0);
    signal n_2taps_V_1_5_fu_1950_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal n_3taps_V_2_fu_402 : STD_LOGIC_VECTOR (21 downto 0);
    signal n_3taps_V_2_2_fu_406 : STD_LOGIC_VECTOR (21 downto 0);
    signal n_3taps_V_2_1_fu_410 : STD_LOGIC_VECTOR (21 downto 0);
    signal conv_i_i_i205_le3926_fu_414 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_sig_allocacmp_conv_i_i_i205_le3926_load_2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_sig_allocacmp_conv_i_i_i205_le3926_load_4 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_sig_allocacmp_conv_i_i_i205_le3926_load_6 : STD_LOGIC_VECTOR (21 downto 0);
    signal conv_i_i_i131_le3933_fu_418 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_sig_allocacmp_conv_i_i_i131_le3933_load_2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_sig_allocacmp_conv_i_i_i131_le3933_load_4 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_sig_allocacmp_conv_i_i_i131_le3933_load_6 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_s_fu_422 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_real_2taps_V_1_1_fu_426 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_20_fu_430 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_imag_2taps_V_1_1_fu_434 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_21_fu_438 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_real_3taps_V_1_1_fu_442 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_real_3taps_V_2_1_fu_446 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_22_fu_450 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_imag_3taps_V_1_1_fu_454 : STD_LOGIC_VECTOR (21 downto 0);
    signal x_imag_3taps_V_2_1_fu_458 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_37_fu_1691_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_24_fu_2050_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_816_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_816_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_fu_918_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_918_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_87_fu_940_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal div94_cast_cast_fu_944_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub95_fu_948_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ireg_fu_974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_fu_990_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln574_fu_1004_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_65_fu_1008_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln578_fu_1016_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Result_64_fu_982_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_3_fu_1020_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln564_fu_978_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln494_fu_1000_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_1040_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_1046_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln590_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln590_fu_1062_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln590_fu_1068_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_1074_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_4_fu_1026_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln590_fu_1082_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln595_fu_1108_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln595_fu_1112_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_40_fu_1122_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sqrt_No_V_fu_1092_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln590cast_fu_1138_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln580_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln591_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln580_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln591_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln591_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln594_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln612_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln590_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln613_fu_1142_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal and_ln612_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln594_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln595_fu_1118_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln597_fu_1130_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal and_ln591_fu_1154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_fu_1202_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln580_1_fu_1216_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal or_ln580_1_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_3_fu_1232_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln580_2_fu_1224_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sqrt_No_V_1_fu_1246_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal empty_88_fu_1264_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_958_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_1294_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_1294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln96_fu_1346_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln96_fu_1350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_24_fu_1382_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_24_fu_1382_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal t_1_1_fu_1387_p3 : STD_LOGIC_VECTOR (58 downto 0);
    signal mul_ln1201_fu_1399_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal mul_ln1201_fu_1399_p2 : STD_LOGIC_VECTOR (118 downto 0);
    signal sub_ln1201_fu_1405_p2 : STD_LOGIC_VECTOR (118 downto 0);
    signal tmp_41_fu_1411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1419_p4 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_43_fu_1429_p4 : STD_LOGIC_VECTOR (43 downto 0);
    signal select_ln1201_fu_1439_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln1201_fu_1447_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal sub_ln1201_1_fu_1451_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_21_fu_1457_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_22_fu_1467_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_26_fu_1489_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_26_fu_1489_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal t_1_fu_1494_p3 : STD_LOGIC_VECTOR (58 downto 0);
    signal mul_ln1201_1_fu_1506_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal mul_ln1201_1_fu_1506_p2 : STD_LOGIC_VECTOR (118 downto 0);
    signal sub_ln1201_2_fu_1512_p2 : STD_LOGIC_VECTOR (118 downto 0);
    signal tmp_44_fu_1518_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1526_p4 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_46_fu_1536_p4 : STD_LOGIC_VECTOR (43 downto 0);
    signal select_ln1201_2_fu_1546_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln1201_1_fu_1554_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal sub_ln1201_3_fu_1558_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_23_fu_1564_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_24_fu_1574_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_67_fu_1632_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal random_temp_r_V_fu_1636_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal random_temp_i_V_fu_1642_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_870_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_875_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1057_fu_2055_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal random_temp_r_V_4_fu_2081_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal random_temp_i_V_4_fu_2086_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_918_ap_start : STD_LOGIC;
    signal grp_fu_918_ap_done : STD_LOGIC;
    signal grp_fu_958_ap_start : STD_LOGIC;
    signal grp_fu_958_ap_done : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_block_state58_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in_TVALID_int_regslice : STD_LOGIC;
    signal data_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_ack_in : STD_LOGIC;
    signal data_out_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_TVALID_int_regslice : STD_LOGIC;
    signal data_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal bound_fu_1294_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal bound_fu_1294_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component channel_gen_channel_gen_Pipeline_VITIS_LOOP_60_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        TAPS_NUM_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        TAPS_NUM_5_out_ap_vld : OUT STD_LOGIC;
        CP_length_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        CP_length_4_out_ap_vld : OUT STD_LOGIC;
        pilot_width_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pilot_width_3_out_ap_vld : OUT STD_LOGIC;
        sym_num_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sym_num_2_out_ap_vld : OUT STD_LOGIC;
        DATA_LEN_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        DATA_LEN_1_out_ap_vld : OUT STD_LOGIC;
        SNR_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        SNR_7_out_ap_vld : OUT STD_LOGIC );
    end component;


    component channel_gen_pow_generic_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        exp : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component channel_gen_rand IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        random_num3774_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        random_num3774_full_n : IN STD_LOGIC;
        random_num3774_write : OUT STD_LOGIC );
    end component;


    component channel_gen_channel_gen_Pipeline_VITIS_LOOP_167_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i_V : IN STD_LOGIC_VECTOR (3 downto 0);
        x_real_6taps_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        x_real_6taps_V_ce0 : OUT STD_LOGIC;
        x_real_6taps_V_we0 : OUT STD_LOGIC;
        x_real_6taps_V_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_real_6taps_V_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        x_real_6taps_V_ce1 : OUT STD_LOGIC;
        x_real_6taps_V_q1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_6taps_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        x_imag_6taps_V_ce0 : OUT STD_LOGIC;
        x_imag_6taps_V_we0 : OUT STD_LOGIC;
        x_imag_6taps_V_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_imag_6taps_V_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        x_imag_6taps_V_ce1 : OUT STD_LOGIC;
        x_imag_6taps_V_q1 : IN STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component channel_gen_channel_gen_Pipeline_VITIS_LOOP_141_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_imag_3taps_V_2_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_3taps_V_1_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_3taps_V_0_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_3taps_V_2_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_3taps_V_1_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_3taps_V_0_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        i_V : IN STD_LOGIC_VECTOR (3 downto 0);
        x_imag_3taps_V_2_2_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_imag_3taps_V_2_2_out_ap_vld : OUT STD_LOGIC;
        x_imag_3taps_V_1_2_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_imag_3taps_V_1_2_out_ap_vld : OUT STD_LOGIC;
        x_real_3taps_V_2_2_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_real_3taps_V_2_2_out_ap_vld : OUT STD_LOGIC;
        x_real_3taps_V_1_2_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_real_3taps_V_1_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component channel_gen_channel_gen_Pipeline_VITIS_LOOP_115_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_imag_2taps_V_1_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_2taps_V_0_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_2taps_V_1_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_2taps_V_0_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        i_V : IN STD_LOGIC_VECTOR (3 downto 0);
        x_imag_2taps_V_1_2_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_imag_2taps_V_1_2_out_ap_vld : OUT STD_LOGIC;
        x_real_2taps_V_1_2_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_real_2taps_V_1_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component channel_gen_channel_gen_Pipeline_VITIS_LOOP_194_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i_V : IN STD_LOGIC_VECTOR (3 downto 0);
        x_real_9taps_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        x_real_9taps_V_ce0 : OUT STD_LOGIC;
        x_real_9taps_V_we0 : OUT STD_LOGIC;
        x_real_9taps_V_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_real_9taps_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        x_real_9taps_V_ce1 : OUT STD_LOGIC;
        x_real_9taps_V_q1 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_9taps_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        x_imag_9taps_V_ce0 : OUT STD_LOGIC;
        x_imag_9taps_V_we0 : OUT STD_LOGIC;
        x_imag_9taps_V_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        x_imag_9taps_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        x_imag_9taps_V_ce1 : OUT STD_LOGIC;
        x_imag_9taps_V_q1 : IN STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_i_i_i131_le3933 : IN STD_LOGIC_VECTOR (21 downto 0);
        conv_i_i_i205_le3926 : IN STD_LOGIC_VECTOR (21 downto 0);
        n_6taps_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        n_6taps_V_ce0 : OUT STD_LOGIC;
        n_6taps_V_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_6taps_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        x_real_6taps_V_ce0 : OUT STD_LOGIC;
        x_real_6taps_V_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_6taps_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        x_imag_6taps_V_ce0 : OUT STD_LOGIC;
        x_imag_6taps_V_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_18_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_18_out_ap_vld : OUT STD_LOGIC;
        lhs_V_16_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_16_out_ap_vld : OUT STD_LOGIC );
    end component;


    component channel_gen_channel_gen_Pipeline_VITIS_LOOP_154_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_i_i_i131_le3933 : IN STD_LOGIC_VECTOR (21 downto 0);
        conv_i_i_i205_le3926 : IN STD_LOGIC_VECTOR (21 downto 0);
        n_3taps_V_0_5 : IN STD_LOGIC_VECTOR (21 downto 0);
        n_3taps_V_1_5 : IN STD_LOGIC_VECTOR (21 downto 0);
        n_3taps_V_2_5 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_Result_17 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_3taps_V_1_2_reload : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_3taps_V_2_2_reload : IN STD_LOGIC_VECTOR (21 downto 0);
        p_Result_18 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_3taps_V_1_2_reload : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_3taps_V_2_2_reload : IN STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_14_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_14_out_ap_vld : OUT STD_LOGIC;
        lhs_V_12_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_12_out_ap_vld : OUT STD_LOGIC );
    end component;


    component channel_gen_channel_gen_Pipeline_VITIS_LOOP_128_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_i_i_i131_le3933 : IN STD_LOGIC_VECTOR (21 downto 0);
        conv_i_i_i205_le3926 : IN STD_LOGIC_VECTOR (21 downto 0);
        n_2taps_V_1_5 : IN STD_LOGIC_VECTOR (21 downto 0);
        n_2taps_V_0_5 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_2taps_V_1_2_reload : IN STD_LOGIC_VECTOR (21 downto 0);
        p_Result_15 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_2taps_V_1_2_reload : IN STD_LOGIC_VECTOR (21 downto 0);
        p_Result_16 : IN STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_10_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_10_out_ap_vld : OUT STD_LOGIC;
        lhs_V_8_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_8_out_ap_vld : OUT STD_LOGIC );
    end component;


    component channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_i_i_i131_le3933 : IN STD_LOGIC_VECTOR (21 downto 0);
        conv_i_i_i205_le3926 : IN STD_LOGIC_VECTOR (21 downto 0);
        TAPS_NUM_5_reload : IN STD_LOGIC_VECTOR (30 downto 0);
        n_9taps_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        n_9taps_V_ce0 : OUT STD_LOGIC;
        n_9taps_V_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_real_9taps_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        x_real_9taps_V_ce0 : OUT STD_LOGIC;
        x_real_9taps_V_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        x_imag_9taps_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        x_imag_9taps_V_ce0 : OUT STD_LOGIC;
        x_imag_9taps_V_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_6_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_6_out_ap_vld : OUT STD_LOGIC;
        lhs_V_out : OUT STD_LOGIC_VECTOR (21 downto 0);
        lhs_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component channel_gen_sitodp_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component channel_gen_sdiv_9ns_32ns_8_13_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component channel_gen_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component channel_gen_sdiv_32ns_9s_32_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component channel_gen_mul_32ns_32ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component channel_gen_mul_22s_22s_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component channel_gen_mul_59s_61ns_119_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (58 downto 0);
        din1 : IN STD_LOGIC_VECTOR (60 downto 0);
        dout : OUT STD_LOGIC_VECTOR (118 downto 0) );
    end component;


    component channel_gen_x_real_6taps_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (21 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component channel_gen_n_6taps_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (21 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component channel_gen_x_real_9taps_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (21 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component channel_gen_n_9taps_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (21 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component channel_gen_fifo_w22_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (21 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (21 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component channel_gen_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    x_real_6taps_V_U : component channel_gen_x_real_6taps_V
    generic map (
        DataWidth => 22,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_real_6taps_V_address0,
        ce0 => x_real_6taps_V_ce0,
        we0 => x_real_6taps_V_we0,
        d0 => x_real_6taps_V_d0,
        q0 => x_real_6taps_V_q0,
        address1 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address1,
        ce1 => x_real_6taps_V_ce1,
        q1 => x_real_6taps_V_q1);

    x_imag_6taps_V_U : component channel_gen_x_real_6taps_V
    generic map (
        DataWidth => 22,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_imag_6taps_V_address0,
        ce0 => x_imag_6taps_V_ce0,
        we0 => x_imag_6taps_V_we0,
        d0 => x_imag_6taps_V_d0,
        q0 => x_imag_6taps_V_q0,
        address1 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address1,
        ce1 => x_imag_6taps_V_ce1,
        q1 => x_imag_6taps_V_q1);

    n_6taps_V_U : component channel_gen_n_6taps_V
    generic map (
        DataWidth => 22,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => n_6taps_V_address0,
        ce0 => n_6taps_V_ce0,
        we0 => n_6taps_V_we0,
        d0 => random_num_dout,
        q0 => n_6taps_V_q0);

    x_real_9taps_V_U : component channel_gen_x_real_9taps_V
    generic map (
        DataWidth => 22,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_real_9taps_V_address0,
        ce0 => x_real_9taps_V_ce0,
        we0 => x_real_9taps_V_we0,
        d0 => x_real_9taps_V_d0,
        q0 => x_real_9taps_V_q0,
        address1 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address1,
        ce1 => x_real_9taps_V_ce1,
        q1 => x_real_9taps_V_q1);

    x_imag_9taps_V_U : component channel_gen_x_real_9taps_V
    generic map (
        DataWidth => 22,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_imag_9taps_V_address0,
        ce0 => x_imag_9taps_V_ce0,
        we0 => x_imag_9taps_V_we0,
        d0 => x_imag_9taps_V_d0,
        q0 => x_imag_9taps_V_q0,
        address1 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address1,
        ce1 => x_imag_9taps_V_ce1,
        q1 => x_imag_9taps_V_q1);

    n_9taps_V_U : component channel_gen_n_9taps_V
    generic map (
        DataWidth => 22,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => n_9taps_V_address0,
        ce0 => n_9taps_V_ce0,
        we0 => n_9taps_V_we0,
        d0 => random_num_dout,
        q0 => n_9taps_V_q0);

    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644 : component channel_gen_channel_gen_Pipeline_VITIS_LOOP_60_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start,
        ap_done => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done,
        ap_idle => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_idle,
        ap_ready => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_out_TREADY => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TREADY,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        data_out_TDATA => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDATA,
        data_out_TVALID => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID,
        data_out_TKEEP => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TKEEP,
        data_out_TSTRB => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TSTRB,
        data_out_TUSER => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TUSER,
        data_out_TLAST => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TLAST,
        data_out_TID => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TID,
        data_out_TDEST => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDEST,
        TAPS_NUM_5_out => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out,
        TAPS_NUM_5_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out_ap_vld,
        CP_length_4_out => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out,
        CP_length_4_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out_ap_vld,
        pilot_width_3_out => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out,
        pilot_width_3_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out_ap_vld,
        sym_num_2_out => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out,
        sym_num_2_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out_ap_vld,
        DATA_LEN_1_out => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out,
        DATA_LEN_1_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out_ap_vld,
        SNR_7_out => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out,
        SNR_7_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out_ap_vld);

    grp_pow_generic_double_s_fu_682 : component channel_gen_pow_generic_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_pow_generic_double_s_fu_682_ap_start,
        ap_done => grp_pow_generic_double_s_fu_682_ap_done,
        ap_idle => grp_pow_generic_double_s_fu_682_ap_idle,
        ap_ready => grp_pow_generic_double_s_fu_682_ap_ready,
        exp => reg_888,
        ap_return => grp_pow_generic_double_s_fu_682_ap_return);

    grp_rand_fu_693 : component channel_gen_rand
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_rand_fu_693_ap_start,
        ap_done => grp_rand_fu_693_ap_done,
        ap_idle => grp_rand_fu_693_ap_idle,
        ap_ready => grp_rand_fu_693_ap_ready,
        random_num3774_din => grp_rand_fu_693_random_num3774_din,
        random_num3774_full_n => random_num_full_n,
        random_num3774_write => grp_rand_fu_693_random_num3774_write);

    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718 : component channel_gen_channel_gen_Pipeline_VITIS_LOOP_167_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start,
        ap_done => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_done,
        ap_idle => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_idle,
        ap_ready => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_ready,
        i_V => i_V_reg_2341,
        x_real_6taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address0,
        x_real_6taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce0,
        x_real_6taps_V_we0 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_we0,
        x_real_6taps_V_d0 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_d0,
        x_real_6taps_V_address1 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address1,
        x_real_6taps_V_ce1 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce1,
        x_real_6taps_V_q1 => x_real_6taps_V_q1,
        x_imag_6taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address0,
        x_imag_6taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce0,
        x_imag_6taps_V_we0 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_we0,
        x_imag_6taps_V_d0 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_d0,
        x_imag_6taps_V_address1 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address1,
        x_imag_6taps_V_ce1 => grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce1,
        x_imag_6taps_V_q1 => x_imag_6taps_V_q1);

    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725 : component channel_gen_channel_gen_Pipeline_VITIS_LOOP_141_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start,
        ap_done => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_done,
        ap_idle => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_idle,
        ap_ready => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_ready,
        x_imag_3taps_V_2_1 => x_imag_3taps_V_2_1_fu_458,
        x_imag_3taps_V_1_1 => x_imag_3taps_V_1_1_fu_454,
        x_imag_3taps_V_0_1 => p_Result_22_fu_450,
        x_real_3taps_V_2_1 => x_real_3taps_V_2_1_fu_446,
        x_real_3taps_V_1_1 => x_real_3taps_V_1_1_fu_442,
        x_real_3taps_V_0_1 => p_Result_21_fu_438,
        i_V => i_V_reg_2341,
        x_imag_3taps_V_2_2_out => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out,
        x_imag_3taps_V_2_2_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out_ap_vld,
        x_imag_3taps_V_1_2_out => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out,
        x_imag_3taps_V_1_2_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out_ap_vld,
        x_real_3taps_V_2_2_out => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out,
        x_real_3taps_V_2_2_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out_ap_vld,
        x_real_3taps_V_1_2_out => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out,
        x_real_3taps_V_1_2_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out_ap_vld);

    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740 : component channel_gen_channel_gen_Pipeline_VITIS_LOOP_115_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start,
        ap_done => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_done,
        ap_idle => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_idle,
        ap_ready => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_ready,
        x_imag_2taps_V_1_1 => x_imag_2taps_V_1_1_fu_434,
        x_imag_2taps_V_0_1 => p_Result_20_fu_430,
        x_real_2taps_V_1_1 => x_real_2taps_V_1_1_fu_426,
        x_real_2taps_V_0_1 => p_Result_s_fu_422,
        i_V => i_V_reg_2341,
        x_imag_2taps_V_1_2_out => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out,
        x_imag_2taps_V_1_2_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out_ap_vld,
        x_real_2taps_V_1_2_out => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out,
        x_real_2taps_V_1_2_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out_ap_vld);

    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751 : component channel_gen_channel_gen_Pipeline_VITIS_LOOP_194_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start,
        ap_done => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done,
        ap_idle => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_idle,
        ap_ready => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_ready,
        i_V => i_V_reg_2341,
        x_real_9taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address0,
        x_real_9taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce0,
        x_real_9taps_V_we0 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_we0,
        x_real_9taps_V_d0 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_d0,
        x_real_9taps_V_address1 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address1,
        x_real_9taps_V_ce1 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce1,
        x_real_9taps_V_q1 => x_real_9taps_V_q1,
        x_imag_9taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address0,
        x_imag_9taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce0,
        x_imag_9taps_V_we0 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_we0,
        x_imag_9taps_V_d0 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_d0,
        x_imag_9taps_V_address1 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address1,
        x_imag_9taps_V_ce1 => grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce1,
        x_imag_9taps_V_q1 => x_imag_9taps_V_q1);

    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758 : component channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start,
        ap_done => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done,
        ap_idle => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_idle,
        ap_ready => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_ready,
        conv_i_i_i131_le3933 => reg_907,
        conv_i_i_i205_le3926 => reg_899,
        n_6taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_address0,
        n_6taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_ce0,
        n_6taps_V_q0 => n_6taps_V_q0,
        x_real_6taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_address0,
        x_real_6taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_ce0,
        x_real_6taps_V_q0 => x_real_6taps_V_q0,
        x_imag_6taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_address0,
        x_imag_6taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_ce0,
        x_imag_6taps_V_q0 => x_imag_6taps_V_q0,
        lhs_V_18_out => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out,
        lhs_V_18_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out_ap_vld,
        lhs_V_16_out => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out,
        lhs_V_16_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out_ap_vld);

    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771 : component channel_gen_channel_gen_Pipeline_VITIS_LOOP_154_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start,
        ap_done => grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done,
        ap_idle => grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_idle,
        ap_ready => grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_ready,
        conv_i_i_i131_le3933 => reg_907,
        conv_i_i_i205_le3926 => reg_899,
        n_3taps_V_0_5 => n_3taps_V_2_fu_402,
        n_3taps_V_1_5 => n_3taps_V_2_2_fu_406,
        n_3taps_V_2_5 => n_3taps_V_2_1_fu_410,
        p_Result_17 => reg_893,
        x_real_3taps_V_1_2_reload => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out,
        x_real_3taps_V_2_2_reload => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out,
        p_Result_18 => p_Result_35_reg_2594,
        x_imag_3taps_V_1_2_reload => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out,
        x_imag_3taps_V_2_2_reload => grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out,
        lhs_V_14_out => grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out,
        lhs_V_14_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out_ap_vld,
        lhs_V_12_out => grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out,
        lhs_V_12_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out_ap_vld);

    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788 : component channel_gen_channel_gen_Pipeline_VITIS_LOOP_128_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start,
        ap_done => grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done,
        ap_idle => grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_idle,
        ap_ready => grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_ready,
        conv_i_i_i131_le3933 => reg_907,
        conv_i_i_i205_le3926 => reg_899,
        n_2taps_V_1_5 => n_2taps_V_1_3_load_1_reg_2685,
        n_2taps_V_0_5 => n_2taps_V_1_load_1_reg_2680,
        x_real_2taps_V_1_2_reload => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out,
        p_Result_15 => reg_893,
        x_imag_2taps_V_1_2_reload => grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out,
        p_Result_16 => p_Result_33_reg_2610,
        lhs_V_10_out => grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out,
        lhs_V_10_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out_ap_vld,
        lhs_V_8_out => grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out,
        lhs_V_8_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out_ap_vld);

    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802 : component channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start,
        ap_done => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done,
        ap_idle => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_idle,
        ap_ready => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_ready,
        conv_i_i_i131_le3933 => reg_907,
        conv_i_i_i205_le3926 => reg_899,
        TAPS_NUM_5_reload => empty_85_reg_2325,
        n_9taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_address0,
        n_9taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_ce0,
        n_9taps_V_q0 => n_9taps_V_q0,
        x_real_9taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_address0,
        x_real_9taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_ce0,
        x_real_9taps_V_q0 => x_real_9taps_V_q0,
        x_imag_9taps_V_address0 => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_address0,
        x_imag_9taps_V_ce0 => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_ce0,
        x_imag_9taps_V_q0 => x_imag_9taps_V_q0,
        lhs_V_6_out => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out,
        lhs_V_6_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out_ap_vld,
        lhs_V_out => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out,
        lhs_V_out_ap_vld => grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out_ap_vld);

    ddiv_64ns_64ns_64_11_no_dsp_1_U161 : component channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_816_p0,
        din1 => grp_fu_816_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_816_p2);

    sitodp_32ns_64_2_no_dsp_1_U162 : component channel_gen_sitodp_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out,
        ce => ap_const_logic_1,
        dout => grp_fu_822_p1);

    dsqrt_64ns_64ns_64_10_no_dsp_1_U163 : component channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv64_0,
        din1 => tmp_s_reg_2291,
        ce => ap_const_logic_1,
        dout => grp_fu_825_p2);

    sdiv_9ns_32ns_8_13_seq_1_U164 : component channel_gen_sdiv_9ns_32ns_8_13_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 32,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_918_ap_start,
        done => grp_fu_918_ap_done,
        din0 => grp_fu_918_p0,
        din1 => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out,
        ce => ap_const_logic_1,
        dout => grp_fu_918_p2);

    mul_32s_32s_32_1_1_U165 : component channel_gen_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out,
        din1 => grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out,
        dout => mul_fu_934_p2);

    sdiv_32ns_9s_32_36_seq_1_U166 : component channel_gen_sdiv_32ns_9s_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 9,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_958_ap_start,
        done => grp_fu_958_ap_done,
        din0 => mul_fu_934_p2,
        din1 => sub95_fu_948_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_958_p2);

    mul_32ns_32ns_63_1_1_U167 : component channel_gen_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => bound_fu_1294_p0,
        din1 => bound_fu_1294_p1,
        dout => bound_fu_1294_p2);

    mul_22s_22s_44_1_1_U168 : component channel_gen_mul_22s_22s_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        dout_WIDTH => 44)
    port map (
        din0 => tmp_V_reg_2525,
        din1 => r_V_24_fu_1382_p1,
        dout => r_V_24_fu_1382_p2);

    mul_59s_61ns_119_1_1_U169 : component channel_gen_mul_59s_61ns_119_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 59,
        din1_WIDTH => 61,
        dout_WIDTH => 119)
    port map (
        din0 => t_1_1_fu_1387_p3,
        din1 => mul_ln1201_fu_1399_p1,
        dout => mul_ln1201_fu_1399_p2);

    mul_22s_22s_44_1_1_U170 : component channel_gen_mul_22s_22s_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        dout_WIDTH => 44)
    port map (
        din0 => random_num_dout,
        din1 => r_V_26_fu_1489_p1,
        dout => r_V_26_fu_1489_p2);

    mul_59s_61ns_119_1_1_U171 : component channel_gen_mul_59s_61ns_119_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 59,
        din1_WIDTH => 61,
        dout_WIDTH => 119)
    port map (
        din0 => t_1_fu_1494_p3,
        din1 => mul_ln1201_1_fu_1506_p1,
        dout => mul_ln1201_1_fu_1506_p2);

    random_num_fifo_U : component channel_gen_fifo_w22_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_rand_fu_693_random_num3774_din,
        if_full_n => random_num_full_n,
        if_write => random_num_write,
        if_dout => random_num_dout,
        if_empty_n => random_num_empty_n,
        if_read => random_num_read);

    regslice_both_data_in_V_data_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDATA,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_data_V_U_ack_in,
        data_out => data_in_TDATA_int_regslice,
        vld_out => data_in_TVALID_int_regslice,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_data_V_U_apdone_blk);

    regslice_both_data_in_V_keep_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TKEEP,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_keep_V_U_ack_in,
        data_out => data_in_TKEEP_int_regslice,
        vld_out => regslice_both_data_in_V_keep_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_keep_V_U_apdone_blk);

    regslice_both_data_in_V_strb_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TSTRB,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_strb_V_U_ack_in,
        data_out => data_in_TSTRB_int_regslice,
        vld_out => regslice_both_data_in_V_strb_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_strb_V_U_apdone_blk);

    regslice_both_data_in_V_user_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TUSER,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_user_V_U_ack_in,
        data_out => data_in_TUSER_int_regslice,
        vld_out => regslice_both_data_in_V_user_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_user_V_U_apdone_blk);

    regslice_both_data_in_V_last_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TLAST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_last_V_U_ack_in,
        data_out => data_in_TLAST_int_regslice,
        vld_out => regslice_both_data_in_V_last_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_last_V_U_apdone_blk);

    regslice_both_data_in_V_id_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TID,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_id_V_U_ack_in,
        data_out => data_in_TID_int_regslice,
        vld_out => regslice_both_data_in_V_id_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_id_V_U_apdone_blk);

    regslice_both_data_in_V_dest_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDEST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_dest_V_U_ack_in,
        data_out => data_in_TDEST_int_regslice,
        vld_out => regslice_both_data_in_V_dest_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_dest_V_U_apdone_blk);

    regslice_both_data_out_V_data_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDATA_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => data_out_TREADY_int_regslice,
        data_out => data_out_TDATA,
        vld_out => regslice_both_data_out_V_data_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_data_V_U_apdone_blk);

    regslice_both_data_out_V_keep_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TKEEP_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_keep_V_U_ack_in_dummy,
        data_out => data_out_TKEEP,
        vld_out => regslice_both_data_out_V_keep_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_keep_V_U_apdone_blk);

    regslice_both_data_out_V_strb_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TSTRB_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_strb_V_U_ack_in_dummy,
        data_out => data_out_TSTRB,
        vld_out => regslice_both_data_out_V_strb_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_strb_V_U_apdone_blk);

    regslice_both_data_out_V_user_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TUSER_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_user_V_U_ack_in_dummy,
        data_out => data_out_TUSER,
        vld_out => regslice_both_data_out_V_user_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_user_V_U_apdone_blk);

    regslice_both_data_out_V_last_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TLAST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_last_V_U_ack_in_dummy,
        data_out => data_out_TLAST,
        vld_out => regslice_both_data_out_V_last_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_last_V_U_apdone_blk);

    regslice_both_data_out_V_id_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TID_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_id_V_U_ack_in_dummy,
        data_out => data_out_TID,
        vld_out => regslice_both_data_out_V_id_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_id_V_U_apdone_blk);

    regslice_both_data_out_V_dest_V_U : component channel_gen_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDEST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_dest_V_U_ack_in_dummy,
        data_out => data_out_TDEST,
        vld_out => regslice_both_data_out_V_dest_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321))) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_ready = ap_const_logic_1)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state71) and (((ap_const_lv1_0 = and_ln122_reg_2616) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_1_fu_1934_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1))))) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_ready = ap_const_logic_1)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321))) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_ready = ap_const_logic_1)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state66) and (((ap_const_lv1_0 = and_ln148_reg_2600) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_2_fu_1811_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1))))) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_ready = ap_const_logic_1)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_ready = ap_const_logic_1)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state60) and (((icmp_ln122_reg_2530 = ap_const_lv1_0) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_3_fu_1726_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1))))) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_ready = ap_const_logic_1)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and not((ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_ready = ap_const_logic_1)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state79) and ((icmp_ln1057_fu_2059_p2 = ap_const_lv1_0) or (icmp_ln122_reg_2530 = ap_const_lv1_0)))) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_ready = ap_const_logic_1)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_ready = ap_const_logic_1)) then 
                    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pow_generic_double_s_fu_682_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_pow_generic_double_s_fu_682_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state24) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                    grp_pow_generic_double_s_fu_682_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pow_generic_double_s_fu_682_ap_ready = ap_const_logic_1)) then 
                    grp_pow_generic_double_s_fu_682_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rand_fu_693_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_rand_fu_693_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state55) or ((icmp_ln1057_fu_2059_p2 = ap_const_lv1_1) and (icmp_ln122_reg_2530 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79)) or ((icmp_ln1057_2_fu_1811_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln148_reg_2600) and (ap_const_logic_1 = ap_CS_fsm_state66)) or ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (icmp_ln95_1_fu_1355_p2 = ap_const_lv1_0) and (icmp_ln95_reg_2349 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln1057_1_fu_1934_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln122_reg_2616) and (ap_const_logic_1 = ap_CS_fsm_state71)) or ((icmp_ln122_reg_2530 = ap_const_lv1_1) and (icmp_ln1057_3_fu_1726_p2 = ap_const_lv1_0) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state60)))) then 
                    grp_rand_fu_693_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rand_fu_693_ap_ready = ap_const_logic_1)) then 
                    grp_rand_fu_693_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    conv_i_i_i131_le3933_fu_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_1274_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                conv_i_i_i131_le3933_fu_418 <= ap_const_lv22_0;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
                conv_i_i_i131_le3933_fu_418 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                conv_i_i_i131_le3933_fu_418 <= grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                conv_i_i_i131_le3933_fu_418 <= grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83))) then 
                conv_i_i_i131_le3933_fu_418 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out;
            end if; 
        end if;
    end process;

    conv_i_i_i205_le3926_fu_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_1274_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                conv_i_i_i205_le3926_fu_414 <= ap_const_lv22_0;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
                conv_i_i_i205_le3926_fu_414 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                conv_i_i_i205_le3926_fu_414 <= grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                conv_i_i_i205_le3926_fu_414 <= grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83))) then 
                conv_i_i_i205_le3926_fu_414 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out;
            end if; 
        end if;
    end process;

    data_temp_i_V_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321))) then 
                data_temp_i_V_fu_378 <= p_Result_69_fu_1660_p5;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
                data_temp_i_V_fu_378 <= p_Result_78_fu_1766_p5;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                data_temp_i_V_fu_378 <= p_Result_75_fu_1878_p5;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                data_temp_i_V_fu_378 <= p_Result_72_fu_2002_p5;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83))) then 
                data_temp_i_V_fu_378 <= p_Result_81_fu_2103_p5;
            end if; 
        end if;
    end process;

    data_temp_r_V_fu_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321))) then 
                data_temp_r_V_fu_382 <= p_Result_68_fu_1648_p5;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
                data_temp_r_V_fu_382 <= p_Result_77_fu_1754_p5;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                data_temp_r_V_fu_382 <= p_Result_74_fu_1866_p5;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                data_temp_r_V_fu_382 <= p_Result_71_fu_1990_p5;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83))) then 
                data_temp_r_V_fu_382 <= p_Result_80_fu_2091_p5;
            end if; 
        end if;
    end process;

    i_V_11_reg_621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (grp_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321))) then 
                i_V_11_reg_621 <= ap_const_lv2_0;
            elsif (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                i_V_11_reg_621 <= add_ln870_reg_2669;
            end if; 
        end if;
    end process;

    i_V_14_reg_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (icmp_ln122_reg_2530 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
                i_V_14_reg_598 <= ap_const_lv3_0;
            elsif (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                i_V_14_reg_598 <= add_ln870_2_reg_2628;
            end if; 
        end if;
    end process;

    i_V_19_reg_609_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then 
                i_V_19_reg_609 <= add_ln870_1_reg_2641;
            elsif ((not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (grp_fu_852_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321))) then 
                i_V_19_reg_609 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    i_V_9_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_in_TVALID_int_regslice = ap_const_logic_1) and (icmp_ln122_reg_2530 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
                i_V_9_reg_632 <= ap_const_lv4_0;
            elsif (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                i_V_9_reg_632 <= i_V_18_reg_2698;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_1274_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                indvar_flatten_fu_390 <= ap_const_lv63_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state65_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op482_write_state65 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state65))) then 
                indvar_flatten_fu_390 <= add_ln95_reg_2514;
            end if; 
        end if;
    end process;

    j_fu_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_1274_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                j_fu_386 <= ap_const_lv31_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state65_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op482_write_state65 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state65))) then 
                j_fu_386 <= j_3_fu_1797_p2;
            end if; 
        end if;
    end process;

    p_Result_20_fu_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_1274_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                p_Result_20_fu_430 <= ap_const_lv22_0;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                p_Result_20_fu_430 <= p_Result_33_reg_2610;
            end if; 
        end if;
    end process;

    p_Result_21_fu_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_1274_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                p_Result_21_fu_438 <= ap_const_lv22_0;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                p_Result_21_fu_438 <= reg_893;
            end if; 
        end if;
    end process;

    p_Result_22_fu_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_1274_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                p_Result_22_fu_450 <= ap_const_lv22_0;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                p_Result_22_fu_450 <= p_Result_35_reg_2594;
            end if; 
        end if;
    end process;

    p_Result_s_fu_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_1274_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                p_Result_s_fu_422 <= ap_const_lv22_0;
            elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                p_Result_s_fu_422 <= reg_893;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                TAPS_NUM_5_loc_load_reg_2321 <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out;
                add_reg_2330 <= add_fu_1254_p2;
                conv7_i2194_reg_2335 <= conv7_i2194_fu_1260_p1;
                empty_85_reg_2325 <= empty_85_fu_967_p1;
                i_V_reg_2341 <= i_V_fu_1268_p2;
                icmp_ln95_reg_2349 <= icmp_ln95_fu_1274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln148_reg_2600) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                add_ln870_1_reg_2641 <= add_ln870_1_fu_1817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln122_reg_2530 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then
                add_ln870_2_reg_2628 <= add_ln870_2_fu_1732_p2;
                    zext_ln1057_1_reg_2620(2 downto 0) <= zext_ln1057_1_fu_1722_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln122_reg_2616) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                add_ln870_reg_2669 <= add_ln870_fu_1940_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_reg_2349 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                add_ln95_reg_2514 <= add_ln95_fu_1360_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321))) then
                and_ln122_reg_2616 <= grp_fu_852_p2;
                p_Result_33_reg_2610 <= p_Result_33_fu_1718_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321))) then
                and_ln148_reg_2600 <= grp_fu_852_p2;
                p_Result_35_reg_2594 <= p_Result_35_fu_1708_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_1274_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                bound_reg_2506 <= bound_fu_1294_p2;
                cmp_i_i3313814_reg_2501 <= cmp_i_i3313814_fu_1280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                conv_reg_2276 <= grp_fu_822_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln122_reg_2530 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                i_V_18_reg_2698 <= i_V_18_fu_2064_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                icmp_ln122_reg_2530 <= icmp_ln122_fu_1374_p2;
                random_num_value_imag_V_reg_2541 <= random_num_value_imag_V_fu_1584_p3;
                random_num_value_real_V_reg_2535 <= random_num_value_real_V_fu_1477_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                n_2taps_V_1_3_fu_398 <= n_2taps_V_1_5_fu_1950_p3;
                n_2taps_V_1_fu_394 <= n_2taps_V_1_6_fu_1957_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state71) and (((ap_const_lv1_0 = and_ln122_reg_2616) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_1_fu_1934_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1))))) then
                n_2taps_V_1_3_load_1_reg_2685 <= n_2taps_V_1_3_fu_398;
                n_2taps_V_1_load_1_reg_2680 <= n_2taps_V_1_fu_394;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((i_V_19_reg_609 = ap_const_lv2_1)) and not((i_V_19_reg_609 = ap_const_lv2_0)) and (random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                n_3taps_V_2_1_fu_410 <= random_num_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((i_V_19_reg_609 = ap_const_lv2_1) and (random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                n_3taps_V_2_2_fu_406 <= random_num_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((i_V_19_reg_609 = ap_const_lv2_0) and (random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                n_3taps_V_2_fu_402 <= random_num_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state23))) then
                reg_888 <= grp_fu_816_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) then
                reg_893 <= data_in_TDATA_int_regslice(53 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state79) and ((icmp_ln1057_fu_2059_p2 = ap_const_lv1_0) or (icmp_ln122_reg_2530 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_CS_fsm_state71) and (((ap_const_lv1_0 = and_ln122_reg_2616) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_1_fu_1934_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state66) and (((ap_const_lv1_0 = and_ln148_reg_2600) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_2_fu_1811_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state60) and (((icmp_ln122_reg_2530 = ap_const_lv1_0) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_3_fu_1726_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)))))) then
                reg_899 <= grp_load_fu_856_p1;
                reg_907 <= grp_load_fu_863_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_1_fu_1355_p2 = ap_const_lv1_0) and (icmp_ln95_reg_2349 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                select_ln736_reg_2519 <= select_ln736_fu_1366_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                tmp_7_reg_2296 <= grp_fu_825_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                tmp_V_reg_2525 <= random_num_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                tmp_s_reg_2291 <= grp_pow_generic_double_s_fu_682_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_1_fu_1934_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln122_reg_2616) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                trunc_ln125_reg_2674 <= trunc_ln125_fu_1946_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                x_imag_2taps_V_1_1_fu_434 <= grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out;
                x_real_2taps_V_1_1_fu_426 <= grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then
                x_imag_3taps_V_1_1_fu_454 <= grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out;
                x_imag_3taps_V_2_1_fu_458 <= grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out;
                x_real_3taps_V_1_1_fu_442 <= grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out;
                x_real_3taps_V_2_1_fu_446 <= grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out;
            end if;
        end if;
    end process;
    zext_ln1057_1_reg_2620(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state78, ap_CS_fsm_state76, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, ap_CS_fsm_state60, cmp_i_i3313814_reg_2501, icmp_ln1057_3_fu_1726_p2, icmp_ln122_reg_2530, ap_CS_fsm_state66, icmp_ln1057_2_fu_1811_p2, and_ln148_reg_2600, ap_CS_fsm_state71, icmp_ln1057_1_fu_1934_p2, and_ln122_reg_2616, ap_CS_fsm_state79, icmp_ln1057_fu_2059_p2, icmp_ln95_reg_2349, ap_CS_fsm_state52, icmp_ln95_1_fu_1355_p2, ap_CS_fsm_state54, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done, grp_rand_fu_693_ap_done, grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done, grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done, grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done, grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done, grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done, ap_CS_fsm_state62, random_num_empty_n, ap_CS_fsm_state68, ap_CS_fsm_state73, ap_CS_fsm_state81, ap_CS_fsm_state3, regslice_both_data_out_V_data_V_U_apdone_blk, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state61, ap_CS_fsm_state67, ap_CS_fsm_state72, ap_CS_fsm_state80, ap_block_state57_io, ap_CS_fsm_state58, ap_CS_fsm_state77, ap_CS_fsm_state63, ap_CS_fsm_state69, ap_CS_fsm_state74, ap_CS_fsm_state82, ap_predicate_op482_write_state65, ap_block_state65_io, ap_block_state58_on_subcall_done, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state52) and ((icmp_ln95_1_fu_1355_p2 = ap_const_lv1_1) or (icmp_ln95_reg_2349 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (icmp_ln95_1_fu_1355_p2 = ap_const_lv1_0) and (icmp_ln95_reg_2349 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                if (((grp_rand_fu_693_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state53))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state54 => 
                if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                if (((grp_rand_fu_693_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state57 => 
                if ((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and not((ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                elsif ((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                elsif ((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and ((ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321) or ((ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321) or (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321))))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                if (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58) and ((ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321) or ((ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321) or (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321))))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                if ((not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                elsif ((not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                elsif ((not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                if (((cmp_i_i3313814_reg_2501 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state60))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state60) and (((icmp_ln122_reg_2530 = ap_const_lv1_0) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_3_fu_1726_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state63;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state61 => 
                if (((grp_rand_fu_693_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state63 => 
                if (((grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state65 => 
                if ((not(((ap_const_boolean_1 = ap_block_state65_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op482_write_state65 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state65))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when ap_ST_fsm_state66 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state66) and (((ap_const_lv1_0 = and_ln148_reg_2600) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_0)) or ((icmp_ln1057_2_fu_1811_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state66) and (((ap_const_lv1_0 = and_ln148_reg_2600) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_2_fu_1811_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state67 => 
                if (((grp_rand_fu_693_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state68 => 
                if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when ap_ST_fsm_state69 => 
                if (((grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state69))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state70 => 
                if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state70;
                end if;
            when ap_ST_fsm_state71 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state71) and (((ap_const_lv1_0 = and_ln122_reg_2616) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_0)) or ((icmp_ln1057_1_fu_1934_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (((ap_const_lv1_0 = and_ln122_reg_2616) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_1_fu_1934_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state72 => 
                if (((grp_rand_fu_693_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state73 => 
                if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                else
                    ap_NS_fsm <= ap_ST_fsm_state73;
                end if;
            when ap_ST_fsm_state74 => 
                if (((grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state77 => 
                if (((grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                if (((data_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state79) and ((icmp_ln1057_fu_2059_p2 = ap_const_lv1_0) or (icmp_ln122_reg_2530 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state80 => 
                if (((grp_rand_fu_693_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when ap_ST_fsm_state82 => 
                if (((grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                    ap_NS_fsm <= ap_ST_fsm_state83;
                else
                    ap_NS_fsm <= ap_ST_fsm_state82;
                end if;
            when ap_ST_fsm_state83 => 
                if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state83;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    F2_fu_1040_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln494_fu_1000_p1));
    add_fu_1254_p2 <= std_logic_vector(unsigned(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out) + unsigned(ap_const_lv32_40));
    add_ln590_fu_1062_p2 <= std_logic_vector(unsigned(F2_fu_1040_p2) + unsigned(ap_const_lv12_FF1));
    add_ln870_1_fu_1817_p2 <= std_logic_vector(unsigned(i_V_19_reg_609) + unsigned(ap_const_lv2_1));
    add_ln870_2_fu_1732_p2 <= std_logic_vector(unsigned(i_V_14_reg_598) + unsigned(ap_const_lv3_1));
    add_ln870_fu_1940_p2 <= std_logic_vector(unsigned(i_V_11_reg_621) + unsigned(ap_const_lv2_1));
    add_ln95_fu_1360_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_390) + unsigned(ap_const_lv63_1));
    and_ln590_fu_1172_p2 <= (xor_ln591_fu_1166_p2 and icmp_ln590_fu_1056_p2);
    and_ln591_fu_1154_p2 <= (xor_ln580_fu_1148_p2 and icmp_ln591_fu_1086_p2);
    and_ln594_fu_1178_p2 <= (icmp_ln594_fu_1096_p2 and and_ln590_fu_1172_p2);
    and_ln612_fu_1196_p2 <= (xor_ln590_fu_1190_p2 and icmp_ln612_fu_1102_p2);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_NS_fsm_state24 <= ap_NS_fsm(23);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;
    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done)
    begin
        if ((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;

    ap_ST_fsm_state52_blk_assign_proc : process(regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state53_blk_assign_proc : process(grp_rand_fu_693_ap_done)
    begin
        if ((grp_rand_fu_693_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state54_blk_assign_proc : process(random_num_empty_n)
    begin
        if ((random_num_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state54_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state54_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state55_blk <= ap_const_logic_0;

    ap_ST_fsm_state56_blk_assign_proc : process(grp_rand_fu_693_ap_done)
    begin
        if ((grp_rand_fu_693_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state56_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state56_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state57_blk_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, random_num_empty_n, ap_block_state57_io, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if (((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state58_blk_assign_proc : process(ap_block_state58_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state58_on_subcall_done)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state59_blk_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, data_in_TVALID_int_regslice)
    begin
        if ((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) then 
            ap_ST_fsm_state59_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state59_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;

    ap_ST_fsm_state61_blk_assign_proc : process(grp_rand_fu_693_ap_done)
    begin
        if ((grp_rand_fu_693_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state62_blk_assign_proc : process(random_num_empty_n)
    begin
        if ((random_num_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state62_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state62_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state63_blk_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done)
    begin
        if ((grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state63_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state63_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state64_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state64_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state64_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state65_blk_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_predicate_op482_write_state65, ap_block_state65_io, data_out_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state65_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op482_write_state65 = ap_const_boolean_1)))) then 
            ap_ST_fsm_state65_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state65_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state66_blk <= ap_const_logic_0;

    ap_ST_fsm_state67_blk_assign_proc : process(grp_rand_fu_693_ap_done)
    begin
        if ((grp_rand_fu_693_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state67_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state67_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state68_blk_assign_proc : process(random_num_empty_n)
    begin
        if ((random_num_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state68_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state68_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state69_blk_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done)
    begin
        if ((grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state69_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state69_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state70_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state70_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state70_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state71_blk <= ap_const_logic_0;

    ap_ST_fsm_state72_blk_assign_proc : process(grp_rand_fu_693_ap_done)
    begin
        if ((grp_rand_fu_693_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state72_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state72_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state73_blk_assign_proc : process(random_num_empty_n)
    begin
        if ((random_num_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state73_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state73_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state74_blk_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done)
    begin
        if ((grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state75_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state76_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state76_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state76_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state77_blk_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done)
    begin
        if ((grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state78_blk_assign_proc : process(data_in_TVALID_int_regslice)
    begin
        if ((data_in_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state80_blk_assign_proc : process(grp_rand_fu_693_ap_done)
    begin
        if ((grp_rand_fu_693_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state80_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state80_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state81_blk_assign_proc : process(random_num_empty_n)
    begin
        if ((random_num_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state81_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state81_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state82_blk_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done)
    begin
        if ((grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state82_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state82_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state83_blk_assign_proc : process(data_out_TREADY_int_regslice)
    begin
        if ((data_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state83_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state83_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state57_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, random_num_empty_n, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
                ap_block_state57 <= ((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)));
    end process;


    ap_block_state57_ignore_call0_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, random_num_empty_n, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
                ap_block_state57_ignore_call0 <= ((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)));
    end process;


    ap_block_state57_ignore_call4_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, random_num_empty_n, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
                ap_block_state57_ignore_call4 <= ((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)));
    end process;


    ap_block_state57_ignore_call6_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, random_num_empty_n, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
                ap_block_state57_ignore_call6 <= ((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)));
    end process;


    ap_block_state57_io_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, data_out_TREADY_int_regslice)
    begin
                ap_block_state57_io <= ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321));
    end process;


    ap_block_state58_on_subcall_done_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_done, grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_done, grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_done)
    begin
                ap_block_state58_on_subcall_done <= (((grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_done = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) or ((grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_done = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_done = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)));
    end process;


    ap_block_state59_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, data_in_TVALID_int_regslice)
    begin
                ap_block_state59 <= (((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)));
    end process;


    ap_block_state65_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_predicate_op482_write_state65, data_out_TREADY_int_regslice)
    begin
                ap_block_state65 <= (((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op482_write_state65 = ap_const_boolean_1)));
    end process;


    ap_block_state65_io_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_predicate_op482_write_state65, data_out_TREADY_int_regslice)
    begin
                ap_block_state65_io <= (((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op482_write_state65 = ap_const_boolean_1)));
    end process;


    ap_predicate_op482_write_state65_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321)
    begin
                ap_predicate_op482_write_state65 <= (not((ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_allocacmp_conv_i_i_i131_le3933_load_2_assign_proc : process(ap_CS_fsm_state75, cmp_i_i3313814_reg_2501, grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out, conv_i_i_i131_le3933_fu_418)
    begin
        if (((cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            ap_sig_allocacmp_conv_i_i_i131_le3933_load_2 <= grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out;
        else 
            ap_sig_allocacmp_conv_i_i_i131_le3933_load_2 <= conv_i_i_i131_le3933_fu_418;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_i_i131_le3933_load_4_assign_proc : process(ap_CS_fsm_state70, cmp_i_i3313814_reg_2501, grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out, conv_i_i_i131_le3933_fu_418)
    begin
        if (((cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
            ap_sig_allocacmp_conv_i_i_i131_le3933_load_4 <= grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out;
        else 
            ap_sig_allocacmp_conv_i_i_i131_le3933_load_4 <= conv_i_i_i131_le3933_fu_418;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_i_i131_le3933_load_6_assign_proc : process(ap_CS_fsm_state64, cmp_i_i3313814_reg_2501, grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out, conv_i_i_i131_le3933_fu_418)
    begin
        if (((cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            ap_sig_allocacmp_conv_i_i_i131_le3933_load_6 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out;
        else 
            ap_sig_allocacmp_conv_i_i_i131_le3933_load_6 <= conv_i_i_i131_le3933_fu_418;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_i_i205_le3926_load_2_assign_proc : process(ap_CS_fsm_state75, cmp_i_i3313814_reg_2501, grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out, conv_i_i_i205_le3926_fu_414)
    begin
        if (((cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            ap_sig_allocacmp_conv_i_i_i205_le3926_load_2 <= grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out;
        else 
            ap_sig_allocacmp_conv_i_i_i205_le3926_load_2 <= conv_i_i_i205_le3926_fu_414;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_i_i205_le3926_load_4_assign_proc : process(ap_CS_fsm_state70, cmp_i_i3313814_reg_2501, grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out, conv_i_i_i205_le3926_fu_414)
    begin
        if (((cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
            ap_sig_allocacmp_conv_i_i_i205_le3926_load_4 <= grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out;
        else 
            ap_sig_allocacmp_conv_i_i_i205_le3926_load_4 <= conv_i_i_i205_le3926_fu_414;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_i_i205_le3926_load_6_assign_proc : process(ap_CS_fsm_state64, cmp_i_i3313814_reg_2501, grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out, conv_i_i_i205_le3926_fu_414)
    begin
        if (((cmp_i_i3313814_reg_2501 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            ap_sig_allocacmp_conv_i_i_i205_le3926_load_6 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out;
        else 
            ap_sig_allocacmp_conv_i_i_i205_le3926_load_6 <= conv_i_i_i205_le3926_fu_414;
        end if; 
    end process;

    ashr_ln595_fu_1112_p2 <= std_logic_vector(shift_right(signed(man_V_4_fu_1026_p3),to_integer(unsigned('0' & zext_ln595_fu_1108_p1(31-1 downto 0)))));
    bound_fu_1294_p0 <= bound_fu_1294_p00(32 - 1 downto 0);
    bound_fu_1294_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_958_p2),63));
    bound_fu_1294_p1 <= bound_fu_1294_p10(32 - 1 downto 0);
    bound_fu_1294_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_fu_1254_p2),63));
    cmp_i_i3313814_fu_1280_p2 <= "1" when (signed(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out) > signed(ap_const_lv32_0)) else "0";
        conv7_i2194_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sqrt_No_V_1_fu_1246_p3),44));


    data_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state78, data_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state78) or ((ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) or ((ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) then 
            data_in_TDATA_blk_n <= data_in_TVALID_int_regslice;
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_in_TREADY <= regslice_both_data_in_V_data_V_U_ack_in;

    data_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state78, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_in_TREADY, random_num_empty_n, ap_CS_fsm_state3, ap_block_state57_io, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if (((not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78)) or (not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or (not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or (not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) then 
            data_in_TREADY_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_in_TREADY_int_regslice <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_in_TREADY;
        else 
            data_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state76, ap_CS_fsm_state65, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, data_out_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state76) or (not((ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) and not((ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) and (ap_const_logic_1 = ap_CS_fsm_state65)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)) or ((ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) then 
            data_out_TDATA_blk_n <= data_out_TREADY_int_regslice;
        else 
            data_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_out_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, p_Result_70_fu_1672_p3, p_Result_79_fu_1778_p3, p_Result_76_fu_1890_p3, p_Result_73_fu_2014_p3, p_Result_82_fu_2115_p3, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDATA, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID, random_num_empty_n, ap_CS_fsm_state3, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83))) then 
            data_out_TDATA_int_regslice <= p_Result_82_fu_2115_p3;
        elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            data_out_TDATA_int_regslice <= p_Result_73_fu_2014_p3;
        elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
            data_out_TDATA_int_regslice <= p_Result_76_fu_1890_p3;
        elsif (((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            data_out_TDATA_int_regslice <= p_Result_79_fu_1778_p3;
        elsif ((not(((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321))) then 
            data_out_TDATA_int_regslice <= p_Result_70_fu_1672_p3;
        elsif (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TDATA_int_regslice <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDATA;
        else 
            data_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_out_TDEST_int_regslice_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDEST, random_num_empty_n, ap_CS_fsm_state3, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if (((not(((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75)))) then 
            data_out_TDEST_int_regslice <= ap_const_lv1_0;
        elsif (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TDEST_int_regslice <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDEST;
        else 
            data_out_TDEST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TID_int_regslice_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TID, random_num_empty_n, ap_CS_fsm_state3, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if (((not(((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75)))) then 
            data_out_TID_int_regslice <= ap_const_lv1_0;
        elsif (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TID_int_regslice <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TID;
        else 
            data_out_TID_int_regslice <= "X";
        end if; 
    end process;


    data_out_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TKEEP, random_num_empty_n, ap_CS_fsm_state3, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if (((not(((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75)))) then 
            data_out_TKEEP_int_regslice <= ap_const_lv8_0;
        elsif (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TKEEP_int_regslice <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TKEEP;
        else 
            data_out_TKEEP_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TLAST, random_num_empty_n, ap_CS_fsm_state3, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if (((not(((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75)))) then 
            data_out_TLAST_int_regslice <= ap_const_lv1_0;
        elsif (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TLAST_int_regslice <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TLAST;
        else 
            data_out_TLAST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TSTRB, random_num_empty_n, ap_CS_fsm_state3, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if (((not(((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75)))) then 
            data_out_TSTRB_int_regslice <= ap_const_lv8_0;
        elsif (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TSTRB_int_regslice <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TSTRB;
        else 
            data_out_TSTRB_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TUSER_int_regslice_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TUSER, random_num_empty_n, ap_CS_fsm_state3, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if (((not(((random_num_empty_n = ap_const_logic_0) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75)))) then 
            data_out_TUSER_int_regslice <= ap_const_lv1_0;
        elsif (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TUSER_int_regslice <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TUSER;
        else 
            data_out_TUSER_int_regslice <= "X";
        end if; 
    end process;

    data_out_TVALID <= regslice_both_data_out_V_data_V_U_vld_out;

    data_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state83, grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID, random_num_empty_n, ap_CS_fsm_state3, ap_block_state57_io, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if ((((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state83)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state70)) or ((data_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75)) or (not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) then 
            data_out_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_out_TVALID_int_regslice <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID;
        else 
            data_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

        div94_cast_cast_fu_944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_87_fu_940_p1),9));

    empty_85_fu_967_p1 <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out(31 - 1 downto 0);
    empty_87_fu_940_p1 <= grp_fu_918_p2(8 - 1 downto 0);
    empty_88_fu_1264_p1 <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out(4 - 1 downto 0);
    exp_tmp_fu_990_p4 <= ireg_fu_974_p1(62 downto 52);
    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start <= grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg;
    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start <= grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg;
    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start <= grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg;
    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start <= grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg;
    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg;
    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg;
    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg;
    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg;
    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg;
    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state3);

    grp_fu_816_p0_assign_proc : process(conv_reg_2276, ap_CS_fsm_state13, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_816_p0 <= ap_const_lv64_3FF0000000000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_816_p0 <= conv_reg_2276;
        else 
            grp_fu_816_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_816_p1_assign_proc : process(tmp_7_reg_2296, ap_CS_fsm_state13, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_816_p1 <= tmp_7_reg_2296;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_816_p1 <= ap_const_lv64_4024000000000000;
        else 
            grp_fu_816_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_840_p4 <= data_in_TDATA_int_regslice(53 downto 32);
    grp_fu_852_p2 <= (icmp_ln122_reg_2530 and cmp_i_i3313814_reg_2501);
    grp_fu_870_p2 <= std_logic_vector(unsigned(grp_load_fu_856_p1) + unsigned(random_num_value_real_V_reg_2535));
    grp_fu_875_p2 <= std_logic_vector(unsigned(grp_load_fu_863_p1) + unsigned(random_num_value_imag_V_reg_2541));

    grp_fu_918_ap_start_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_918_ap_start <= ap_const_logic_1;
        else 
            grp_fu_918_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_918_p0 <= ap_const_lv32_40(9 - 1 downto 0);

    grp_fu_958_ap_start_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_958_ap_start <= ap_const_logic_1;
        else 
            grp_fu_958_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_load_fu_856_p1_assign_proc : process(ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state60, cmp_i_i3313814_reg_2501, icmp_ln1057_3_fu_1726_p2, icmp_ln122_reg_2530, ap_CS_fsm_state66, icmp_ln1057_2_fu_1811_p2, and_ln148_reg_2600, ap_CS_fsm_state71, icmp_ln1057_1_fu_1934_p2, and_ln122_reg_2616, ap_CS_fsm_state79, icmp_ln1057_fu_2059_p2, conv_i_i_i205_le3926_fu_414, ap_sig_allocacmp_conv_i_i_i205_le3926_load_2, ap_sig_allocacmp_conv_i_i_i205_le3926_load_4, ap_sig_allocacmp_conv_i_i_i205_le3926_load_6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            grp_load_fu_856_p1 <= ap_sig_allocacmp_conv_i_i_i205_le3926_load_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_load_fu_856_p1 <= ap_sig_allocacmp_conv_i_i_i205_le3926_load_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            grp_load_fu_856_p1 <= ap_sig_allocacmp_conv_i_i_i205_le3926_load_6;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state79) and ((icmp_ln1057_fu_2059_p2 = ap_const_lv1_0) or (icmp_ln122_reg_2530 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_CS_fsm_state71) and (((ap_const_lv1_0 = and_ln122_reg_2616) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_1_fu_1934_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state66) and (((ap_const_lv1_0 = and_ln148_reg_2600) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_2_fu_1811_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state60) and (((icmp_ln122_reg_2530 = ap_const_lv1_0) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_3_fu_1726_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)))))) then 
            grp_load_fu_856_p1 <= conv_i_i_i205_le3926_fu_414;
        else 
            grp_load_fu_856_p1 <= "XXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_fu_863_p1_assign_proc : process(ap_CS_fsm_state75, ap_CS_fsm_state70, ap_CS_fsm_state64, ap_CS_fsm_state60, cmp_i_i3313814_reg_2501, icmp_ln1057_3_fu_1726_p2, icmp_ln122_reg_2530, ap_CS_fsm_state66, icmp_ln1057_2_fu_1811_p2, and_ln148_reg_2600, ap_CS_fsm_state71, icmp_ln1057_1_fu_1934_p2, and_ln122_reg_2616, ap_CS_fsm_state79, icmp_ln1057_fu_2059_p2, conv_i_i_i131_le3933_fu_418, ap_sig_allocacmp_conv_i_i_i131_le3933_load_2, ap_sig_allocacmp_conv_i_i_i131_le3933_load_4, ap_sig_allocacmp_conv_i_i_i131_le3933_load_6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            grp_load_fu_863_p1 <= ap_sig_allocacmp_conv_i_i_i131_le3933_load_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            grp_load_fu_863_p1 <= ap_sig_allocacmp_conv_i_i_i131_le3933_load_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            grp_load_fu_863_p1 <= ap_sig_allocacmp_conv_i_i_i131_le3933_load_6;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state79) and ((icmp_ln1057_fu_2059_p2 = ap_const_lv1_0) or (icmp_ln122_reg_2530 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_CS_fsm_state71) and (((ap_const_lv1_0 = and_ln122_reg_2616) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_1_fu_1934_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state66) and (((ap_const_lv1_0 = and_ln148_reg_2600) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_2_fu_1811_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state60) and (((icmp_ln122_reg_2530 = ap_const_lv1_0) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)) or ((icmp_ln1057_3_fu_1726_p2 = ap_const_lv1_1) and (cmp_i_i3313814_reg_2501 = ap_const_lv1_1)))))) then 
            grp_load_fu_863_p1 <= conv_i_i_i131_le3933_fu_418;
        else 
            grp_load_fu_863_p1 <= "XXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_pow_generic_double_s_fu_682_ap_start <= grp_pow_generic_double_s_fu_682_ap_start_reg;
    grp_rand_fu_693_ap_start <= grp_rand_fu_693_ap_start_reg;
    i_V_18_fu_2064_p2 <= std_logic_vector(unsigned(i_V_9_reg_632) + unsigned(ap_const_lv4_1));
    i_V_fu_1268_p2 <= std_logic_vector(unsigned(empty_88_fu_1264_p1) + unsigned(ap_const_lv4_F));
    icmp_ln1057_1_fu_1934_p2 <= "1" when (i_V_11_reg_621 = ap_const_lv2_2) else "0";
    icmp_ln1057_2_fu_1811_p2 <= "1" when (i_V_19_reg_609 = ap_const_lv2_3) else "0";
    icmp_ln1057_3_fu_1726_p2 <= "1" when (i_V_14_reg_598 = ap_const_lv3_6) else "0";
    icmp_ln1057_fu_2059_p2 <= "1" when (signed(zext_ln1057_fu_2055_p1) < signed(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out)) else "0";
    icmp_ln122_fu_1374_p2 <= "1" when (select_ln736_reg_2519 = ap_const_lv31_0) else "0";
    icmp_ln580_fu_1034_p2 <= "1" when (trunc_ln564_fu_978_p1 = ap_const_lv63_0) else "0";
    icmp_ln590_fu_1056_p2 <= "1" when (signed(tmp_fu_1046_p4) > signed(ap_const_lv8_0)) else "0";
    icmp_ln591_fu_1086_p2 <= "1" when (F2_fu_1040_p2 = ap_const_lv12_F) else "0";
    icmp_ln594_fu_1096_p2 <= "1" when (unsigned(sh_amt_fu_1074_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln612_fu_1102_p2 <= "1" when (unsigned(sh_amt_fu_1074_p3) < unsigned(ap_const_lv12_16)) else "0";
    icmp_ln95_1_fu_1355_p2 <= "1" when (indvar_flatten_fu_390 = bound_reg_2506) else "0";
    icmp_ln95_fu_1274_p2 <= "1" when (signed(grp_fu_958_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln96_fu_1350_p2 <= "1" when (signed(zext_ln96_fu_1346_p1) < signed(add_reg_2330)) else "0";
    ireg_fu_974_p1 <= reg_888;
    j_3_fu_1797_p2 <= std_logic_vector(unsigned(select_ln736_reg_2519) + unsigned(ap_const_lv31_1));
    man_V_3_fu_1020_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln578_fu_1016_p1));
    man_V_4_fu_1026_p3 <= 
        man_V_3_fu_1020_p2 when (p_Result_64_fu_982_p3(0) = '1') else 
        zext_ln578_fu_1016_p1;
    mul_ln1201_1_fu_1506_p1 <= ap_const_lv119_B505E6693A7E001(61 - 1 downto 0);
    mul_ln1201_fu_1399_p1 <= ap_const_lv119_B505E6693A7E001(61 - 1 downto 0);
    n_2taps_V_1_5_fu_1950_p3 <= 
        random_num_dout when (trunc_ln125_reg_2674(0) = '1') else 
        n_2taps_V_1_3_fu_398;
    n_2taps_V_1_6_fu_1957_p3 <= 
        n_2taps_V_1_fu_394 when (trunc_ln125_reg_2674(0) = '1') else 
        random_num_dout;

    n_6taps_V_address0_assign_proc : process(zext_ln1057_1_reg_2620, grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_address0, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            n_6taps_V_address0 <= zext_ln1057_1_reg_2620(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            n_6taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_address0;
        else 
            n_6taps_V_address0 <= "XXX";
        end if; 
    end process;


    n_6taps_V_ce0_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_ce0, ap_CS_fsm_state62, random_num_empty_n, ap_CS_fsm_state63)
    begin
        if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            n_6taps_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            n_6taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_ce0;
        else 
            n_6taps_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    n_6taps_V_we0_assign_proc : process(ap_CS_fsm_state62, random_num_empty_n)
    begin
        if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            n_6taps_V_we0 <= ap_const_logic_1;
        else 
            n_6taps_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    n_9taps_V_address0_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_address0, ap_CS_fsm_state81, ap_CS_fsm_state82, zext_ln573_fu_2070_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            n_9taps_V_address0 <= zext_ln573_fu_2070_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            n_9taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_address0;
        else 
            n_9taps_V_address0 <= "XXXX";
        end if; 
    end process;


    n_9taps_V_ce0_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_ce0, random_num_empty_n, ap_CS_fsm_state81, ap_CS_fsm_state82)
    begin
        if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            n_9taps_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            n_9taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_ce0;
        else 
            n_9taps_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    n_9taps_V_we0_assign_proc : process(random_num_empty_n, ap_CS_fsm_state81)
    begin
        if (((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            n_9taps_V_we0 <= ap_const_logic_1;
        else 
            n_9taps_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln580_1_fu_1240_p2 <= (or_ln580_fu_1210_p2 or and_ln590_fu_1172_p2);
    or_ln580_fu_1210_p2 <= (icmp_ln580_fu_1034_p2 or and_ln612_fu_1196_p2);
    or_ln590_fu_1184_p2 <= (or_ln591_fu_1160_p2 or icmp_ln590_fu_1056_p2);
    or_ln591_fu_1160_p2 <= (icmp_ln591_fu_1086_p2 or icmp_ln580_fu_1034_p2);
    p_Result_24_fu_2050_p1 <= data_in_TDATA_int_regslice(22 - 1 downto 0);
    p_Result_33_fu_1718_p1 <= data_in_TDATA_int_regslice(22 - 1 downto 0);
    p_Result_35_fu_1708_p1 <= data_in_TDATA_int_regslice(22 - 1 downto 0);
    p_Result_37_fu_1691_p1 <= data_in_TDATA_int_regslice(22 - 1 downto 0);
    p_Result_64_fu_982_p3 <= ireg_fu_974_p1(63 downto 63);
    p_Result_65_fu_1008_p3 <= (ap_const_lv1_1 & trunc_ln574_fu_1004_p1);
    p_Result_67_fu_1632_p1 <= data_in_TDATA_int_regslice(22 - 1 downto 0);
    p_Result_68_fu_1648_p5 <= (data_temp_r_V_fu_382(31 downto 22) & random_temp_r_V_fu_1636_p2);
    p_Result_69_fu_1660_p5 <= (data_temp_i_V_fu_378(31 downto 22) & random_temp_i_V_fu_1642_p2);
    p_Result_70_fu_1672_p3 <= (p_Result_68_fu_1648_p5 & p_Result_69_fu_1660_p5);
    p_Result_71_fu_1990_p5 <= (data_temp_r_V_fu_382(31 downto 22) & grp_fu_870_p2);
    p_Result_72_fu_2002_p5 <= (data_temp_i_V_fu_378(31 downto 22) & grp_fu_875_p2);
    p_Result_73_fu_2014_p3 <= (p_Result_71_fu_1990_p5 & p_Result_72_fu_2002_p5);
    p_Result_74_fu_1866_p5 <= (data_temp_r_V_fu_382(31 downto 22) & grp_fu_870_p2);
    p_Result_75_fu_1878_p5 <= (data_temp_i_V_fu_378(31 downto 22) & grp_fu_875_p2);
    p_Result_76_fu_1890_p3 <= (p_Result_74_fu_1866_p5 & p_Result_75_fu_1878_p5);
    p_Result_77_fu_1754_p5 <= (data_temp_r_V_fu_382(31 downto 22) & grp_fu_870_p2);
    p_Result_78_fu_1766_p5 <= (data_temp_i_V_fu_378(31 downto 22) & grp_fu_875_p2);
    p_Result_79_fu_1778_p3 <= (p_Result_77_fu_1754_p5 & p_Result_78_fu_1766_p5);
    p_Result_80_fu_2091_p5 <= (data_temp_r_V_fu_382(31 downto 22) & random_temp_r_V_4_fu_2081_p2);
    p_Result_81_fu_2103_p5 <= (data_temp_i_V_fu_378(31 downto 22) & random_temp_i_V_4_fu_2086_p2);
    p_Result_82_fu_2115_p3 <= (p_Result_80_fu_2091_p5 & p_Result_81_fu_2103_p5);
    r_V_24_fu_1382_p1 <= conv7_i2194_reg_2335(22 - 1 downto 0);
    r_V_26_fu_1489_p1 <= conv7_i2194_reg_2335(22 - 1 downto 0);

    random_num_read_assign_proc : process(ap_CS_fsm_state57, TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state54, ap_CS_fsm_state62, random_num_empty_n, ap_CS_fsm_state68, ap_CS_fsm_state73, ap_CS_fsm_state81, ap_block_state57_io, data_in_TVALID_int_regslice, data_out_TREADY_int_regslice)
    begin
        if ((((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state81)) or ((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state73)) or ((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68)) or ((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state62)) or ((random_num_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54)) or (not(((random_num_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state57_io) or ((data_out_TREADY_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_1 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state57)))) then 
            random_num_read <= ap_const_logic_1;
        else 
            random_num_read <= ap_const_logic_0;
        end if; 
    end process;

    random_num_value_imag_V_fu_1584_p3 <= 
        tmp_23_fu_1564_p4 when (tmp_44_fu_1518_p3(0) = '1') else 
        tmp_24_fu_1574_p4;
    random_num_value_real_V_fu_1477_p3 <= 
        tmp_21_fu_1457_p4 when (tmp_41_fu_1411_p3(0) = '1') else 
        tmp_22_fu_1467_p4;

    random_num_write_assign_proc : process(grp_rand_fu_693_random_num3774_write, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state61, ap_CS_fsm_state67, ap_CS_fsm_state72, ap_CS_fsm_state80)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            random_num_write <= grp_rand_fu_693_random_num3774_write;
        else 
            random_num_write <= ap_const_logic_0;
        end if; 
    end process;

    random_temp_i_V_4_fu_2086_p2 <= std_logic_vector(unsigned(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out) + unsigned(random_num_value_imag_V_reg_2541));
    random_temp_i_V_fu_1642_p2 <= std_logic_vector(unsigned(p_Result_67_fu_1632_p1) + unsigned(random_num_value_imag_V_fu_1584_p3));
    random_temp_r_V_4_fu_2081_p2 <= std_logic_vector(unsigned(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out) + unsigned(random_num_value_real_V_reg_2535));
    random_temp_r_V_fu_1636_p2 <= std_logic_vector(unsigned(grp_fu_840_p4) + unsigned(random_num_value_real_V_fu_1477_p3));
    select_ln1201_2_fu_1546_p3 <= 
        tmp_45_fu_1526_p4 when (tmp_44_fu_1518_p3(0) = '1') else 
        tmp_46_fu_1536_p4;
    select_ln1201_fu_1439_p3 <= 
        tmp_42_fu_1419_p4 when (tmp_41_fu_1411_p3(0) = '1') else 
        tmp_43_fu_1429_p4;
    select_ln580_1_fu_1216_p3 <= 
        trunc_ln595_fu_1118_p1 when (and_ln594_fu_1178_p2(0) = '1') else 
        select_ln597_fu_1130_p3;
    select_ln580_2_fu_1224_p3 <= 
        sqrt_No_V_fu_1092_p1 when (and_ln591_fu_1154_p2(0) = '1') else 
        ap_const_lv22_0;
    select_ln580_3_fu_1232_p3 <= 
        select_ln580_fu_1202_p3 when (or_ln580_fu_1210_p2(0) = '1') else 
        select_ln580_1_fu_1216_p3;
    select_ln580_fu_1202_p3 <= 
        ap_const_lv22_0 when (icmp_ln580_fu_1034_p2(0) = '1') else 
        shl_ln613_fu_1142_p2;
    select_ln597_fu_1130_p3 <= 
        ap_const_lv22_3FFFFF when (tmp_40_fu_1122_p3(0) = '1') else 
        ap_const_lv22_0;
    select_ln736_fu_1366_p3 <= 
        j_fu_386 when (icmp_ln96_fu_1350_p2(0) = '1') else 
        ap_const_lv31_0;
        sext_ln590_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_1074_p3),32));

    sext_ln590cast_fu_1138_p1 <= sext_ln590_fu_1082_p1(22 - 1 downto 0);
    sh_amt_fu_1074_p3 <= 
        add_ln590_fu_1062_p2 when (icmp_ln590_fu_1056_p2(0) = '1') else 
        sub_ln590_fu_1068_p2;
    shl_ln613_fu_1142_p2 <= std_logic_vector(shift_left(unsigned(sqrt_No_V_fu_1092_p1),to_integer(unsigned('0' & sext_ln590cast_fu_1138_p1(22-1 downto 0)))));
    sqrt_No_V_1_fu_1246_p3 <= 
        select_ln580_3_fu_1232_p3 when (or_ln580_1_fu_1240_p2(0) = '1') else 
        select_ln580_2_fu_1224_p3;
    sqrt_No_V_fu_1092_p1 <= man_V_4_fu_1026_p3(22 - 1 downto 0);
    sub95_fu_948_p2 <= std_logic_vector(unsigned(ap_const_lv9_40) - unsigned(div94_cast_cast_fu_944_p1));
    sub_ln1201_1_fu_1451_p2 <= std_logic_vector(unsigned(ap_const_lv37_0) - unsigned(trunc_ln1201_fu_1447_p1));
    sub_ln1201_2_fu_1512_p2 <= std_logic_vector(unsigned(ap_const_lv119_0) - unsigned(mul_ln1201_1_fu_1506_p2));
    sub_ln1201_3_fu_1558_p2 <= std_logic_vector(unsigned(ap_const_lv37_0) - unsigned(trunc_ln1201_1_fu_1554_p1));
    sub_ln1201_fu_1405_p2 <= std_logic_vector(unsigned(ap_const_lv119_0) - unsigned(mul_ln1201_fu_1399_p2));
    sub_ln590_fu_1068_p2 <= std_logic_vector(unsigned(ap_const_lv12_F) - unsigned(F2_fu_1040_p2));
    t_1_1_fu_1387_p3 <= (r_V_24_fu_1382_p2 & ap_const_lv15_0);
    t_1_fu_1494_p3 <= (r_V_26_fu_1489_p2 & ap_const_lv15_0);
    tmp_21_fu_1457_p4 <= sub_ln1201_1_fu_1451_p2(36 downto 15);
    tmp_22_fu_1467_p4 <= select_ln1201_fu_1439_p3(36 downto 15);
    tmp_23_fu_1564_p4 <= sub_ln1201_3_fu_1558_p2(36 downto 15);
    tmp_24_fu_1574_p4 <= select_ln1201_2_fu_1546_p3(36 downto 15);
    tmp_40_fu_1122_p3 <= ireg_fu_974_p1(63 downto 63);
    tmp_41_fu_1411_p3 <= r_V_24_fu_1382_p2(43 downto 43);
    tmp_42_fu_1419_p4 <= sub_ln1201_fu_1405_p2(118 downto 75);
    tmp_43_fu_1429_p4 <= mul_ln1201_fu_1399_p2(118 downto 75);
    tmp_44_fu_1518_p3 <= r_V_26_fu_1489_p2(43 downto 43);
    tmp_45_fu_1526_p4 <= sub_ln1201_2_fu_1512_p2(118 downto 75);
    tmp_46_fu_1536_p4 <= mul_ln1201_1_fu_1506_p2(118 downto 75);
    tmp_fu_1046_p4 <= F2_fu_1040_p2(11 downto 4);
    trunc_ln1201_1_fu_1554_p1 <= select_ln1201_2_fu_1546_p3(37 - 1 downto 0);
    trunc_ln1201_fu_1447_p1 <= select_ln1201_fu_1439_p3(37 - 1 downto 0);
    trunc_ln125_fu_1946_p1 <= i_V_11_reg_621(1 - 1 downto 0);
    trunc_ln564_fu_978_p1 <= ireg_fu_974_p1(63 - 1 downto 0);
    trunc_ln574_fu_1004_p1 <= ireg_fu_974_p1(52 - 1 downto 0);
    trunc_ln595_fu_1118_p1 <= ashr_ln595_fu_1112_p2(22 - 1 downto 0);
    x_imag_6taps_V_addr_reg_2306 <= ap_const_lv64_0(3 - 1 downto 0);

    x_imag_6taps_V_address0_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state51, x_imag_6taps_V_addr_reg_2306, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address0, grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_address0, ap_CS_fsm_state58, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            x_imag_6taps_V_address0 <= x_imag_6taps_V_addr_reg_2306;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            x_imag_6taps_V_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            x_imag_6taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_imag_6taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address0;
        else 
            x_imag_6taps_V_address0 <= "XXX";
        end if; 
    end process;


    x_imag_6taps_V_ce0_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce0, grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_ce0, ap_CS_fsm_state58, ap_CS_fsm_state63, data_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59)))) then 
            x_imag_6taps_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            x_imag_6taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_imag_6taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce0;
        else 
            x_imag_6taps_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_imag_6taps_V_ce1_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce1, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_imag_6taps_V_ce1 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce1;
        else 
            x_imag_6taps_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_imag_6taps_V_d0_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_d0, ap_CS_fsm_state58, p_Result_37_fu_1691_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            x_imag_6taps_V_d0 <= p_Result_37_fu_1691_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            x_imag_6taps_V_d0 <= ap_const_lv22_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_imag_6taps_V_d0 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_d0;
        else 
            x_imag_6taps_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_imag_6taps_V_we0_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_we0, ap_CS_fsm_state58, data_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)))) then 
            x_imag_6taps_V_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_imag_6taps_V_we0 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_we0;
        else 
            x_imag_6taps_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_imag_9taps_V_addr_reg_2316 <= ap_const_lv64_0(4 - 1 downto 0);

    x_imag_9taps_V_address0_assign_proc : process(ap_CS_fsm_state78, ap_CS_fsm_state51, x_imag_9taps_V_addr_reg_2316, grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address0, grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_address0, ap_CS_fsm_state77, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            x_imag_9taps_V_address0 <= x_imag_9taps_V_addr_reg_2316;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            x_imag_9taps_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            x_imag_9taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_imag_9taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address0;
        else 
            x_imag_9taps_V_address0 <= "XXXX";
        end if; 
    end process;


    x_imag_9taps_V_ce0_assign_proc : process(ap_CS_fsm_state78, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce0, grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_ce0, ap_CS_fsm_state77, ap_CS_fsm_state82, data_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or ((data_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            x_imag_9taps_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            x_imag_9taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_imag_9taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce0;
        else 
            x_imag_9taps_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_imag_9taps_V_ce1_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce1, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_imag_9taps_V_ce1 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce1;
        else 
            x_imag_9taps_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_imag_9taps_V_d0_assign_proc : process(ap_CS_fsm_state78, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_d0, ap_CS_fsm_state77, p_Result_24_fu_2050_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            x_imag_9taps_V_d0 <= p_Result_24_fu_2050_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            x_imag_9taps_V_d0 <= ap_const_lv22_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_imag_9taps_V_d0 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_d0;
        else 
            x_imag_9taps_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_imag_9taps_V_we0_assign_proc : process(ap_CS_fsm_state78, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_we0, ap_CS_fsm_state77, data_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or ((data_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            x_imag_9taps_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_imag_9taps_V_we0 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_we0;
        else 
            x_imag_9taps_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_real_6taps_V_addr_reg_2301 <= ap_const_lv64_0(3 - 1 downto 0);

    x_real_6taps_V_address0_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, x_real_6taps_V_addr_reg_2301, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address0, grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_address0, ap_CS_fsm_state58, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            x_real_6taps_V_address0 <= x_real_6taps_V_addr_reg_2301;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            x_real_6taps_V_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            x_real_6taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_real_6taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address0;
        else 
            x_real_6taps_V_address0 <= "XXX";
        end if; 
    end process;


    x_real_6taps_V_ce0_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce0, grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_ce0, ap_CS_fsm_state58, ap_CS_fsm_state63, data_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59)))) then 
            x_real_6taps_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            x_real_6taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_real_6taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce0;
        else 
            x_real_6taps_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_real_6taps_V_ce1_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce1, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_real_6taps_V_ce1 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce1;
        else 
            x_real_6taps_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_real_6taps_V_d0_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_d0, ap_CS_fsm_state58, data_in_TDATA_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            x_real_6taps_V_d0 <= data_in_TDATA_int_regslice(53 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            x_real_6taps_V_d0 <= ap_const_lv22_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_real_6taps_V_d0 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_d0;
        else 
            x_real_6taps_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_real_6taps_V_we0_assign_proc : process(TAPS_NUM_5_loc_load_reg_2321, ap_CS_fsm_state59, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_we0, ap_CS_fsm_state58, data_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (not((((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_3 = TAPS_NUM_5_loc_load_reg_2321)) or ((data_in_TVALID_int_regslice = ap_const_logic_0) and (ap_const_lv32_2 = TAPS_NUM_5_loc_load_reg_2321)))) and (ap_const_logic_1 = ap_CS_fsm_state59) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321)))) then 
            x_real_6taps_V_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) and (ap_const_lv32_6 = TAPS_NUM_5_loc_load_reg_2321))) then 
            x_real_6taps_V_we0 <= grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_we0;
        else 
            x_real_6taps_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_real_9taps_V_addr_reg_2311 <= ap_const_lv64_0(4 - 1 downto 0);

    x_real_9taps_V_address0_assign_proc : process(ap_CS_fsm_state78, ap_CS_fsm_state51, x_real_9taps_V_addr_reg_2311, grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address0, grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_address0, ap_CS_fsm_state77, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            x_real_9taps_V_address0 <= x_real_9taps_V_addr_reg_2311;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            x_real_9taps_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            x_real_9taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_real_9taps_V_address0 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address0;
        else 
            x_real_9taps_V_address0 <= "XXXX";
        end if; 
    end process;


    x_real_9taps_V_ce0_assign_proc : process(ap_CS_fsm_state78, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce0, grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_ce0, ap_CS_fsm_state77, ap_CS_fsm_state82, data_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or ((data_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            x_real_9taps_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            x_real_9taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_real_9taps_V_ce0 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce0;
        else 
            x_real_9taps_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_real_9taps_V_ce1_assign_proc : process(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce1, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_real_9taps_V_ce1 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce1;
        else 
            x_real_9taps_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_real_9taps_V_d0_assign_proc : process(ap_CS_fsm_state78, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_d0, ap_CS_fsm_state77, data_in_TDATA_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            x_real_9taps_V_d0 <= data_in_TDATA_int_regslice(53 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            x_real_9taps_V_d0 <= ap_const_lv22_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_real_9taps_V_d0 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_d0;
        else 
            x_real_9taps_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_real_9taps_V_we0_assign_proc : process(ap_CS_fsm_state78, ap_CS_fsm_state51, grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_we0, ap_CS_fsm_state77, data_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or ((data_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78)))) then 
            x_real_9taps_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            x_real_9taps_V_we0 <= grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_we0;
        else 
            x_real_9taps_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln580_fu_1148_p2 <= (icmp_ln580_fu_1034_p2 xor ap_const_lv1_1);
    xor_ln590_fu_1190_p2 <= (or_ln590_fu_1184_p2 xor ap_const_lv1_1);
    xor_ln591_fu_1166_p2 <= (or_ln591_fu_1160_p2 xor ap_const_lv1_1);
    zext_ln1057_1_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_V_14_reg_598),64));
    zext_ln1057_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_V_9_reg_632),32));
    zext_ln494_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_fu_990_p4),12));
    zext_ln573_fu_2070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_V_9_reg_632),64));
    zext_ln578_fu_1016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_65_fu_1008_p3),54));
    zext_ln595_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln590_fu_1082_p1),54));
    zext_ln96_fu_1346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_386),32));
end behav;
