{
  "module_name": "cache.json",
  "hash_id": "2fbc02b9829f6205bcfa1b91625800a7c29d97bc21385113a8b732f0839e9f34",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/sierraforest/cache.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.MISS\",\n        \"PublicDescription\": \"Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.REFERENCE\",\n        \"PublicDescription\": \"Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load ops retired.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of store ops retired.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_STORES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x82\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x400\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x800\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of  stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.STORE_LATENCY\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}