Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/christoph/Documents/github/reconos/lib/pcores/reconos_res_mbox_v1_00_a/testbench/testbench_isim_beh.exe" -prj "/home/christoph/Documents/github/reconos/lib/pcores/reconos_res_mbox_v1_00_a/testbench/testbench_beh.prj" "work.testbench" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/christoph/Documents/github/reconos/lib/pcores/reconos_res_mbox_v1_00_a/testbench/FIFO_top_queue_put_V_V.vhd" into library work
Parsing VHDL file "/home/christoph/Documents/github/reconos/lib/pcores/reconos_res_mbox_v1_00_a/testbench/FIFO_top_queue_get_V_V.vhd" into library work
Parsing VHDL file "/home/christoph/Documents/github/reconos/lib/pcores/reconos_res_mbox_v1_00_a/testbench/FIFO_top_mbox_V_V.vhd" into library work
Parsing VHDL file "/home/christoph/Documents/github/reconos/lib/pcores/reconos_res_mbox_v1_00_a/testbench/top.vhd" into library work
Parsing VHDL file "/home/christoph/Documents/github/reconos/lib/pcores/reconos_res_mbox_v1_00_a/testbench/reconos_fifo_sync.vhd" into library work
Parsing VHDL file "/home/christoph/Documents/github/reconos/lib/pcores/reconos_res_mbox_v1_00_a/testbench/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98524 KB
Fuse CPU Usage: 1360 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity FIFO_top_mbox_V_V_shiftReg [\FIFO_top_mbox_V_V_shiftReg(32,5...]
Compiling architecture rtl of entity FIFO_top_mbox_V_V [\FIFO_top_mbox_V_V("shiftreg",32...]
Compiling architecture arch of entity FIFO_top_queue_put_V_V [\FIFO_top_queue_put_V_V("block",...]
Compiling architecture rtl of entity FIFO_top_queue_get_V_V_shiftReg [\FIFO_top_queue_get_V_V_shiftReg...]
Compiling architecture rtl of entity FIFO_top_queue_get_V_V [\FIFO_top_queue_get_V_V("shiftre...]
Compiling architecture behav of entity top [top_default]
Compiling architecture imp of entity reconos_fifo_sync [\reconos_fifo_sync(32,4,false,fa...]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable /home/christoph/Documents/github/reconos/lib/pcores/reconos_res_mbox_v1_00_a/testbench/testbench_isim_beh.exe
Fuse Memory Usage: 674980 KB
Fuse CPU Usage: 1520 ms
GCC CPU Usage: 170 ms
