Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 27 00:31:36 2026
| Host         : 9THGRIMM_LEGION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.333        0.000                      0                   62        0.261        0.000                      0                   62        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.333        0.000                      0                   62        0.261        0.000                      0                   62        3.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.983%)  route 2.498ns (78.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.636 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.870     9.343    cnt[0]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.848    13.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[24]/C
                         clock pessimism              0.504    14.141    
                         clock uncertainty           -0.035    14.105    
    SLICE_X113Y128       FDRE (Setup_fdre_C_R)       -0.429    13.676    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.983%)  route 2.498ns (78.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.636 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.870     9.343    cnt[0]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.848    13.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
                         clock pessimism              0.504    14.141    
                         clock uncertainty           -0.035    14.105    
    SLICE_X113Y128       FDRE (Setup_fdre_C_R)       -0.429    13.676    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.983%)  route 2.498ns (78.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.636 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.870     9.343    cnt[0]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.848    13.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[26]/C
                         clock pessimism              0.504    14.141    
                         clock uncertainty           -0.035    14.105    
    SLICE_X113Y128       FDRE (Setup_fdre_C_R)       -0.429    13.676    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.822     9.295    cnt[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.481    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.429    13.648    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.822     9.295    cnt[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.481    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.429    13.648    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.822     9.295    cnt[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.481    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.429    13.648    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 13.631 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.822     9.295    cnt[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843    13.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.481    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.429    13.648    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.976%)  route 2.360ns (77.024%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 13.634 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.732     9.205    cnt[0]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846    13.634    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.481    14.116    
                         clock uncertainty           -0.035    14.080    
    SLICE_X113Y127       FDRE (Setup_fdre_C_R)       -0.429    13.651    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.651    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.976%)  route 2.360ns (77.024%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 13.634 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.732     9.205    cnt[0]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846    13.634    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.481    14.116    
                         clock uncertainty           -0.035    14.080    
    SLICE_X113Y127       FDRE (Setup_fdre_C_R)       -0.429    13.651    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.651    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.704ns (22.976%)  route 2.360ns (77.024%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 13.634 - 8.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.043     6.141    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     6.597 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.813     7.410    cnt_reg[25]
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.124     7.534 r  led[3]_i_6/O
                         net (fo=2, routed)           0.815     8.349    led[3]_i_6_n_0
    SLICE_X112Y125       LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.732     9.205    cnt[0]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846    13.634    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.481    14.116    
                         clock uncertainty           -0.035    14.080    
    SLICE_X113Y127       FDRE (Setup_fdre_C_R)       -0.429    13.651    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.651    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  4.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.706     1.816    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     2.075    cnt_reg[19]
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.183 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.183    cnt_reg[16]_i_1_n_4
    SLICE_X113Y126       FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y126       FDRE (Hold_fdre_C_D)         0.105     1.921    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.706     1.816    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     2.075    cnt_reg[7]
    SLICE_X113Y123       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.183 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.183    cnt_reg[4]_i_1_n_4
    SLICE_X113Y123       FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.105     1.921    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.708     1.818    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     1.959 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     2.079    cnt_reg[23]
    SLICE_X113Y127       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.187 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.187    cnt_reg[20]_i_1_n_4
    SLICE_X113Y127       FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.981     2.348    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.529     1.818    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.105     1.923    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.956 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     2.077    cnt_reg[11]
    SLICE_X113Y124       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.185 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.185    cnt_reg[8]_i_1_n_4
    SLICE_X113Y124       FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y124       FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y124       FDRE (Hold_fdre_C_D)         0.105     1.920    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     1.956 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.120     2.077    cnt_reg[15]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.185 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.185    cnt_reg[12]_i_1_n_4
    SLICE_X113Y125       FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.105     1.920    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.708     1.818    clk_IBUF_BUFG
    SLICE_X113Y122       FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     1.959 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     2.080    cnt_reg[3]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.188 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.188    cnt_reg[0]_i_2_n_4
    SLICE_X113Y122       FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.981     2.348    clk_IBUF_BUFG
    SLICE_X113Y122       FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.529     1.818    
    SLICE_X113Y122       FDRE (Hold_fdre_C_D)         0.105     1.923    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     1.956 r  cnt_reg[12]/Q
                         net (fo=2, routed)           0.114     2.071    cnt_reg[12]
    SLICE_X113Y125       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.186 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.186    cnt_reg[12]_i_1_n_7
    SLICE_X113Y125       FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.529     1.815    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.105     1.920    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.706     1.816    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  cnt_reg[16]/Q
                         net (fo=2, routed)           0.116     2.074    cnt_reg[16]
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.189 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.189    cnt_reg[16]_i_1_n_7
    SLICE_X113Y126       FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y126       FDRE (Hold_fdre_C_D)         0.105     1.921    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.706     1.816    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     2.074    cnt_reg[4]
    SLICE_X113Y123       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.189 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.189    cnt_reg[4]_i_1_n_7
    SLICE_X113Y123       FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.105     1.921    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.706     1.816    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     1.957 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.120     2.078    cnt_reg[18]
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.189 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.189    cnt_reg[16]_i_1_n_5
    SLICE_X113Y126       FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.529     1.816    
    SLICE_X113Y126       FDRE (Hold_fdre_C_D)         0.105     1.921    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y122  cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y124  cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y124  cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y126  cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y126  cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y122  cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y122  cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y122  cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y122  cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.101ns (61.835%)  route 2.531ns (38.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.518     6.653 r  led_reg[1]/Q
                         net (fo=2, routed)           2.531     9.184    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583    12.767 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.767    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.629ns  (logic 4.099ns (61.838%)  route 2.530ns (38.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X112Y125       FDSE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.518     6.653 r  led_reg[0]/Q
                         net (fo=2, routed)           2.530     9.182    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.763 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.763    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.525ns  (logic 4.018ns (61.584%)  route 2.507ns (38.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.518     6.653 r  led_reg[2]/Q
                         net (fo=2, routed)           2.507     9.159    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.660 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.660    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 4.008ns (63.804%)  route 2.274ns (36.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          2.037     6.135    clk_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.518     6.653 r  led_reg[3]/Q
                         net (fo=2, routed)           2.274     8.927    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.490    12.417 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.417    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.355ns (69.572%)  route 0.593ns (30.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     1.979 r  led_reg[3]/Q
                         net (fo=2, routed)           0.593     2.572    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.764 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.764    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.365ns (66.444%)  route 0.690ns (33.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     1.979 r  led_reg[2]/Q
                         net (fo=2, routed)           0.690     2.669    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.871 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.871    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.445ns (66.916%)  route 0.715ns (33.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X112Y125       FDSE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.164     1.979 r  led_reg[0]/Q
                         net (fo=2, routed)           0.715     2.694    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.975 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.975    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.447ns (66.992%)  route 0.713ns (33.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.705     1.815    clk_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     1.979 r  led_reg[1]/Q
                         net (fo=2, routed)           0.713     2.693    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.976 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.976    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.613ns (33.779%)  route 3.162ns (66.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.870     4.775    cnt[0]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.848     5.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.613ns (33.779%)  route 3.162ns (66.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.870     4.775    cnt[0]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.848     5.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.613ns (33.779%)  route 3.162ns (66.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.870     4.775    cnt[0]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.848     5.636    clk_IBUF_BUFG
    SLICE_X113Y128       FDRE                                         r  cnt_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.613ns (34.125%)  route 3.114ns (65.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.822     4.726    cnt[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843     5.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.613ns (34.125%)  route 3.114ns (65.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.822     4.726    cnt[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843     5.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.613ns (34.125%)  route 3.114ns (65.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.822     4.726    cnt[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843     5.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.613ns (34.125%)  route 3.114ns (65.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.822     4.726    cnt[0]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.843     5.631    clk_IBUF_BUFG
    SLICE_X113Y125       FDRE                                         r  cnt_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.613ns (34.787%)  route 3.024ns (65.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.732     4.636    cnt[0]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  cnt_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.613ns (34.787%)  route 3.024ns (65.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.732     4.636    cnt[0]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  cnt_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.613ns (34.787%)  route 3.024ns (65.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           2.291     3.780    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.124     3.904 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.732     4.636    cnt[0]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.846     5.634    clk_IBUF_BUFG
    SLICE_X113Y127       FDRE                                         r  cnt_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.257ns (34.918%)  route 0.478ns (65.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.735    rst_n_IBUF
    SLICE_X112Y125       FDSE                                         r  led_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X112Y125       FDSE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.257ns (34.918%)  route 0.478ns (65.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.735    rst_n_IBUF
    SLICE_X112Y125       FDRE                                         r  led_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.257ns (34.918%)  route 0.478ns (65.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.735    rst_n_IBUF
    SLICE_X112Y125       FDRE                                         r  led_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.257ns (34.918%)  route 0.478ns (65.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.478     0.735    rst_n_IBUF
    SLICE_X112Y125       FDRE                                         r  led_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.978     2.345    clk_IBUF_BUFG
    SLICE_X112Y125       FDRE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.302ns (20.291%)  route 1.185ns (79.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.961     1.218    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.045     1.263 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.223     1.487    cnt[0]_i_1_n_0
    SLICE_X113Y123       FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  cnt_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.302ns (20.291%)  route 1.185ns (79.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.961     1.218    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.045     1.263 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.223     1.487    cnt[0]_i_1_n_0
    SLICE_X113Y123       FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  cnt_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.302ns (20.291%)  route 1.185ns (79.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.961     1.218    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.045     1.263 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.223     1.487    cnt[0]_i_1_n_0
    SLICE_X113Y123       FDRE                                         r  cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  cnt_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.302ns (20.291%)  route 1.185ns (79.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.961     1.218    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.045     1.263 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.223     1.487    cnt[0]_i_1_n_0
    SLICE_X113Y123       FDRE                                         r  cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y123       FDRE                                         r  cnt_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.302ns (20.273%)  route 1.186ns (79.727%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.961     1.218    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.045     1.263 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.225     1.488    cnt[0]_i_1_n_0
    SLICE_X113Y126       FDRE                                         r  cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  cnt_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.302ns (20.273%)  route 1.186ns (79.727%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.961     1.218    rst_n_IBUF
    SLICE_X112Y125       LUT6 (Prop_lut6_I5_O)        0.045     1.263 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.225     1.488    cnt[0]_i_1_n_0
    SLICE_X113Y126       FDRE                                         r  cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.979     2.346    clk_IBUF_BUFG
    SLICE_X113Y126       FDRE                                         r  cnt_reg[17]/C





