// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4Buffer_2(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [28:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [28:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_r_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [28:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [28:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_r_bits_echo_real_last	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire        auto_in_aw_valid_0 = auto_in_aw_valid;
  wire [3:0]  auto_in_aw_bits_id_0 = auto_in_aw_bits_id;
  wire [28:0] auto_in_aw_bits_addr_0 = auto_in_aw_bits_addr;
  wire [2:0]  auto_in_aw_bits_size_0 = auto_in_aw_bits_size;
  wire [1:0]  auto_in_aw_bits_burst_0 = auto_in_aw_bits_burst;
  wire        auto_in_aw_bits_lock_0 = auto_in_aw_bits_lock;
  wire [3:0]  auto_in_aw_bits_cache_0 = auto_in_aw_bits_cache;
  wire [2:0]  auto_in_aw_bits_prot_0 = auto_in_aw_bits_prot;
  wire [3:0]  auto_in_aw_bits_qos_0 = auto_in_aw_bits_qos;
  wire        auto_in_aw_bits_echo_real_last_0 = auto_in_aw_bits_echo_real_last;
  wire        auto_in_w_valid_0 = auto_in_w_valid;
  wire [63:0] auto_in_w_bits_data_0 = auto_in_w_bits_data;
  wire [7:0]  auto_in_w_bits_strb_0 = auto_in_w_bits_strb;
  wire        auto_in_w_bits_last_0 = auto_in_w_bits_last;
  wire        auto_in_b_ready_0 = auto_in_b_ready;
  wire        auto_in_ar_valid_0 = auto_in_ar_valid;
  wire [3:0]  auto_in_ar_bits_id_0 = auto_in_ar_bits_id;
  wire [28:0] auto_in_ar_bits_addr_0 = auto_in_ar_bits_addr;
  wire [2:0]  auto_in_ar_bits_size_0 = auto_in_ar_bits_size;
  wire [1:0]  auto_in_ar_bits_burst_0 = auto_in_ar_bits_burst;
  wire        auto_in_ar_bits_lock_0 = auto_in_ar_bits_lock;
  wire [3:0]  auto_in_ar_bits_cache_0 = auto_in_ar_bits_cache;
  wire [2:0]  auto_in_ar_bits_prot_0 = auto_in_ar_bits_prot;
  wire [3:0]  auto_in_ar_bits_qos_0 = auto_in_ar_bits_qos;
  wire        auto_in_ar_bits_echo_real_last_0 = auto_in_ar_bits_echo_real_last;
  wire        auto_in_r_ready_0 = auto_in_r_ready;
  wire        auto_out_aw_ready_0 = auto_out_aw_ready;
  wire        auto_out_w_ready_0 = auto_out_w_ready;
  wire        auto_out_b_valid_0 = auto_out_b_valid;
  wire [3:0]  auto_out_b_bits_id_0 = auto_out_b_bits_id;
  wire [1:0]  auto_out_b_bits_resp_0 = auto_out_b_bits_resp;
  wire        auto_out_b_bits_echo_real_last_0 = auto_out_b_bits_echo_real_last;
  wire        auto_out_ar_ready_0 = auto_out_ar_ready;
  wire        auto_out_r_valid_0 = auto_out_r_valid;
  wire [3:0]  auto_out_r_bits_id_0 = auto_out_r_bits_id;
  wire [63:0] auto_out_r_bits_data_0 = auto_out_r_bits_data;
  wire [1:0]  auto_out_r_bits_resp_0 = auto_out_r_bits_resp;
  wire        auto_out_r_bits_echo_real_last_0 = auto_out_r_bits_echo_real_last;
  wire        auto_out_r_bits_last = 1'h1;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_bits_last = 1'h1;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_in_aw_bits_len = 8'h0;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  auto_in_ar_bits_len = 8'h0;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_aw_bits_len = 8'h0;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_ar_bits_len = 8'h0;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_valid = auto_in_aw_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_id = auto_in_aw_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [28:0] nodeIn_aw_bits_addr = auto_in_aw_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_size = auto_in_aw_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_aw_bits_burst = auto_in_aw_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_bits_lock = auto_in_aw_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_cache = auto_in_aw_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_prot = auto_in_aw_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_qos = auto_in_aw_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_bits_echo_real_last = auto_in_aw_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_valid = auto_in_w_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_w_bits_data = auto_in_w_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_w_bits_strb = auto_in_w_bits_strb_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_bits_last = auto_in_w_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_valid = auto_in_ar_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_id = auto_in_ar_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [28:0] nodeIn_ar_bits_addr = auto_in_ar_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_size = auto_in_ar_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_ar_bits_burst = auto_in_ar_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_bits_lock = auto_in_ar_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_cache = auto_in_ar_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_prot = auto_in_ar_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_qos = auto_in_ar_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_bits_echo_real_last = auto_in_ar_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_ready = auto_in_r_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_aw_ready = auto_out_aw_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [28:0] nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_ready = auto_out_w_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_b_valid = auto_out_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_b_bits_id = auto_out_b_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_b_bits_resp = auto_out_b_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_b_bits_echo_real_last = auto_out_b_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_ready = auto_out_ar_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [28:0] nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_valid = auto_out_r_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_r_bits_id = auto_out_r_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_r_bits_data = auto_out_r_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_r_bits_resp = auto_out_r_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_r_bits_echo_real_last = auto_out_r_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_in_aw_ready_0 = nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_w_ready_0 = nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_irr_ready = nodeIn_b_ready;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_b_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  auto_in_b_bits_id_0 = nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_irr_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [1:0]  auto_in_b_bits_resp_0 = nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_irr_bits_echo_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_b_bits_echo_real_last_0 = nodeIn_b_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_ar_ready_0 = nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_irr_ready = nodeIn_r_ready;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_r_valid_0 = nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_r_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  auto_in_r_bits_id_0 = nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_r_irr_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [63:0] auto_in_r_bits_data_0 = nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_r_irr_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [1:0]  auto_in_r_bits_resp_0 = nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_irr_bits_echo_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_r_bits_echo_real_last_0 = nodeIn_r_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_irr_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_r_bits_last_0 = nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_aw_irr_ready = nodeOut_aw_ready;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_out_aw_valid_0 = nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  auto_out_aw_bits_id_0 = nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [28:0] nodeOut_aw_irr_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [28:0] auto_out_aw_bits_addr_0 = nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_aw_irr_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [7:0]  auto_out_aw_bits_len_0 = nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_aw_irr_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  auto_out_aw_bits_size_0 = nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_aw_irr_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [1:0]  auto_out_aw_bits_burst_0 = nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_irr_bits_lock;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_out_aw_bits_lock_0 = nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_irr_bits_cache;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  auto_out_aw_bits_cache_0 = nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_aw_irr_bits_prot;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  auto_out_aw_bits_prot_0 = nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_aw_irr_bits_qos;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  auto_out_aw_bits_qos_0 = nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_aw_irr_bits_echo_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_out_aw_bits_echo_real_last_0 = nodeOut_aw_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_irr_ready = nodeOut_w_ready;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_out_w_valid_0 = nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_w_irr_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [63:0] auto_out_w_bits_data_0 = nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_w_irr_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [7:0]  auto_out_w_bits_strb_0 = nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_w_irr_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_out_w_bits_last_0 = nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_b_ready_0 = nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_irr_ready = nodeOut_ar_ready;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_out_ar_valid_0 = nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  auto_out_ar_bits_id_0 = nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [28:0] nodeOut_ar_irr_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [28:0] auto_out_ar_bits_addr_0 = nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_ar_irr_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [7:0]  auto_out_ar_bits_len_0 = nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_ar_irr_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  auto_out_ar_bits_size_0 = nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_ar_irr_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [1:0]  auto_out_ar_bits_burst_0 = nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_irr_bits_lock;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_out_ar_bits_lock_0 = nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_irr_bits_cache;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  auto_out_ar_bits_cache_0 = nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_ar_irr_bits_prot;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]  auto_out_ar_bits_prot_0 = nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_ar_irr_bits_qos;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]  auto_out_ar_bits_qos_0 = nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_ar_irr_bits_echo_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_out_ar_bits_echo_real_last_0 = nodeOut_ar_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_r_ready_0 = nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_valid = nodeOut_aw_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_id = nodeOut_aw_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_addr = nodeOut_aw_irr_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_len = nodeOut_aw_irr_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_size = nodeOut_aw_irr_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_burst = nodeOut_aw_irr_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_lock = nodeOut_aw_irr_bits_lock;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_cache = nodeOut_aw_irr_bits_cache;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_prot = nodeOut_aw_irr_bits_prot;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_qos = nodeOut_aw_irr_bits_qos;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_echo_real_last = nodeOut_aw_irr_bits_echo_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_valid = nodeOut_w_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_data = nodeOut_w_irr_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_strb = nodeOut_w_irr_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_last = nodeOut_w_irr_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_b_valid = nodeIn_b_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_b_bits_id = nodeIn_b_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_b_bits_resp = nodeIn_b_irr_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_b_bits_echo_real_last = nodeIn_b_irr_bits_echo_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_ar_valid = nodeOut_ar_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_id = nodeOut_ar_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_addr = nodeOut_ar_irr_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_len = nodeOut_ar_irr_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_size = nodeOut_ar_irr_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_burst = nodeOut_ar_irr_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_lock = nodeOut_ar_irr_bits_lock;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_cache = nodeOut_ar_irr_bits_cache;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_prot = nodeOut_ar_irr_bits_prot;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_qos = nodeOut_ar_irr_bits_qos;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_echo_real_last = nodeOut_ar_irr_bits_echo_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_r_valid = nodeIn_r_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_id = nodeIn_r_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_data = nodeIn_r_irr_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_resp = nodeIn_r_irr_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_echo_real_last = nodeIn_r_irr_bits_echo_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_last = nodeIn_r_irr_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  Queue_110 nodeOut_aw_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (nodeIn_aw_ready),
    .io_enq_valid               (nodeIn_aw_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_id             (nodeIn_aw_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_addr           (nodeIn_aw_bits_addr),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_size           (nodeIn_aw_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_burst          (nodeIn_aw_bits_burst),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_lock           (nodeIn_aw_bits_lock),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_cache          (nodeIn_aw_bits_cache),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_prot           (nodeIn_aw_bits_prot),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_qos            (nodeIn_aw_bits_qos),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_echo_real_last (nodeIn_aw_bits_echo_real_last),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready               (nodeOut_aw_irr_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid               (nodeOut_aw_irr_valid),
    .io_deq_bits_id             (nodeOut_aw_irr_bits_id),
    .io_deq_bits_addr           (nodeOut_aw_irr_bits_addr),
    .io_deq_bits_len            (nodeOut_aw_irr_bits_len),
    .io_deq_bits_size           (nodeOut_aw_irr_bits_size),
    .io_deq_bits_burst          (nodeOut_aw_irr_bits_burst),
    .io_deq_bits_lock           (nodeOut_aw_irr_bits_lock),
    .io_deq_bits_cache          (nodeOut_aw_irr_bits_cache),
    .io_deq_bits_prot           (nodeOut_aw_irr_bits_prot),
    .io_deq_bits_qos            (nodeOut_aw_irr_bits_qos),
    .io_deq_bits_echo_real_last (nodeOut_aw_irr_bits_echo_real_last)
  );
  Queue_1 nodeOut_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (nodeIn_w_ready),
    .io_enq_valid     (nodeIn_w_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_data (nodeIn_w_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_strb (nodeIn_w_bits_strb),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_last (nodeIn_w_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready     (nodeOut_w_irr_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid     (nodeOut_w_irr_valid),
    .io_deq_bits_data (nodeOut_w_irr_bits_data),
    .io_deq_bits_strb (nodeOut_w_irr_bits_strb),
    .io_deq_bits_last (nodeOut_w_irr_bits_last)
  );
  Queue_102 nodeIn_b_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (nodeOut_b_ready),
    .io_enq_valid               (nodeOut_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_id             (nodeOut_b_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_resp           (nodeOut_b_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_real_last (nodeOut_b_bits_echo_real_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready               (nodeIn_b_irr_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid               (nodeIn_b_irr_valid),
    .io_deq_bits_id             (nodeIn_b_irr_bits_id),
    .io_deq_bits_resp           (nodeIn_b_irr_bits_resp),
    .io_deq_bits_echo_real_last (nodeIn_b_irr_bits_echo_real_last)
  );
  Queue_110 nodeOut_ar_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (nodeIn_ar_ready),
    .io_enq_valid               (nodeIn_ar_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_id             (nodeIn_ar_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_addr           (nodeIn_ar_bits_addr),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_size           (nodeIn_ar_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_burst          (nodeIn_ar_bits_burst),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_lock           (nodeIn_ar_bits_lock),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_cache          (nodeIn_ar_bits_cache),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_prot           (nodeIn_ar_bits_prot),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_qos            (nodeIn_ar_bits_qos),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_enq_bits_echo_real_last (nodeIn_ar_bits_echo_real_last),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_deq_ready               (nodeOut_ar_irr_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid               (nodeOut_ar_irr_valid),
    .io_deq_bits_id             (nodeOut_ar_irr_bits_id),
    .io_deq_bits_addr           (nodeOut_ar_irr_bits_addr),
    .io_deq_bits_len            (nodeOut_ar_irr_bits_len),
    .io_deq_bits_size           (nodeOut_ar_irr_bits_size),
    .io_deq_bits_burst          (nodeOut_ar_irr_bits_burst),
    .io_deq_bits_lock           (nodeOut_ar_irr_bits_lock),
    .io_deq_bits_cache          (nodeOut_ar_irr_bits_cache),
    .io_deq_bits_prot           (nodeOut_ar_irr_bits_prot),
    .io_deq_bits_qos            (nodeOut_ar_irr_bits_qos),
    .io_deq_bits_echo_real_last (nodeOut_ar_irr_bits_echo_real_last)
  );
  Queue_104 nodeIn_r_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (nodeOut_r_ready),
    .io_enq_valid               (nodeOut_r_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_id             (nodeOut_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_data           (nodeOut_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_resp           (nodeOut_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_real_last (nodeOut_r_bits_echo_real_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready               (nodeIn_r_irr_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid               (nodeIn_r_irr_valid),
    .io_deq_bits_id             (nodeIn_r_irr_bits_id),
    .io_deq_bits_data           (nodeIn_r_irr_bits_data),
    .io_deq_bits_resp           (nodeIn_r_irr_bits_resp),
    .io_deq_bits_echo_real_last (nodeIn_r_irr_bits_echo_real_last),
    .io_deq_bits_last           (nodeIn_r_irr_bits_last)
  );
  assign auto_in_aw_ready = auto_in_aw_ready_0;
  assign auto_in_w_ready = auto_in_w_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_id = auto_in_b_bits_id_0;
  assign auto_in_b_bits_resp = auto_in_b_bits_resp_0;
  assign auto_in_b_bits_echo_real_last = auto_in_b_bits_echo_real_last_0;
  assign auto_in_ar_ready = auto_in_ar_ready_0;
  assign auto_in_r_valid = auto_in_r_valid_0;
  assign auto_in_r_bits_id = auto_in_r_bits_id_0;
  assign auto_in_r_bits_data = auto_in_r_bits_data_0;
  assign auto_in_r_bits_resp = auto_in_r_bits_resp_0;
  assign auto_in_r_bits_echo_real_last = auto_in_r_bits_echo_real_last_0;
  assign auto_in_r_bits_last = auto_in_r_bits_last_0;
  assign auto_out_aw_valid = auto_out_aw_valid_0;
  assign auto_out_aw_bits_id = auto_out_aw_bits_id_0;
  assign auto_out_aw_bits_addr = auto_out_aw_bits_addr_0;
  assign auto_out_aw_bits_len = auto_out_aw_bits_len_0;
  assign auto_out_aw_bits_size = auto_out_aw_bits_size_0;
  assign auto_out_aw_bits_burst = auto_out_aw_bits_burst_0;
  assign auto_out_aw_bits_lock = auto_out_aw_bits_lock_0;
  assign auto_out_aw_bits_cache = auto_out_aw_bits_cache_0;
  assign auto_out_aw_bits_prot = auto_out_aw_bits_prot_0;
  assign auto_out_aw_bits_qos = auto_out_aw_bits_qos_0;
  assign auto_out_aw_bits_echo_real_last = auto_out_aw_bits_echo_real_last_0;
  assign auto_out_w_valid = auto_out_w_valid_0;
  assign auto_out_w_bits_data = auto_out_w_bits_data_0;
  assign auto_out_w_bits_strb = auto_out_w_bits_strb_0;
  assign auto_out_w_bits_last = auto_out_w_bits_last_0;
  assign auto_out_b_ready = auto_out_b_ready_0;
  assign auto_out_ar_valid = auto_out_ar_valid_0;
  assign auto_out_ar_bits_id = auto_out_ar_bits_id_0;
  assign auto_out_ar_bits_addr = auto_out_ar_bits_addr_0;
  assign auto_out_ar_bits_len = auto_out_ar_bits_len_0;
  assign auto_out_ar_bits_size = auto_out_ar_bits_size_0;
  assign auto_out_ar_bits_burst = auto_out_ar_bits_burst_0;
  assign auto_out_ar_bits_lock = auto_out_ar_bits_lock_0;
  assign auto_out_ar_bits_cache = auto_out_ar_bits_cache_0;
  assign auto_out_ar_bits_prot = auto_out_ar_bits_prot_0;
  assign auto_out_ar_bits_qos = auto_out_ar_bits_qos_0;
  assign auto_out_ar_bits_echo_real_last = auto_out_ar_bits_echo_real_last_0;
  assign auto_out_r_ready = auto_out_r_ready_0;
endmodule

