0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sim_1/new/uart_tb.v,1630135376,verilog,,,,uart_tb,,,,,,,,
C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sources_1/new/RX_Demodulator.v,1630135064,verilog,,C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sources_1/new/UART_TX.v,,RX_Demodulator,,,,,,,,
C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sources_1/new/UART_TX.v,1629969078,verilog,,C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sources_1/new/main.v,,UART_TX,,,,,,,,
C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sources_1/new/main.v,1630134940,verilog,,C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sim_1/new/uart_tb.v,,main,,,,,,,,
