// Seed: 4018037393
module module_0 (
    output tri1  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output tri1  id_5,
    input  wire  id_6,
    output tri   id_7
    , id_9
);
  assign id_7 = id_9;
  assign id_1 = id_4 - id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wand id_2,
    input wor id_3,
    output uwire id_4,
    output wire id_5,
    input tri1 id_6
    , id_23,
    input tri0 id_7,
    output logic id_8,
    input wand id_9,
    output tri1 id_10,
    input wand id_11,
    input wor id_12,
    input tri1 id_13,
    input wand id_14,
    input tri id_15,
    output tri1 id_16,
    input supply1 id_17,
    output tri1 id_18,
    input supply0 id_19,
    input wor id_20,
    input wor id_21
);
  initial begin
    id_8 <= 1;
  end
  pulldown (1, id_5);
  tri id_24 = id_3;
  assign id_2 = id_21;
  module_0(
      id_2, id_18, id_13, id_13, id_12, id_16, id_14, id_24
  );
  assign id_10 = id_14;
  wire id_25;
endmodule
