<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2146" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2146{left:577px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2_2146{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2146{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2146{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2146{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t6_2146{left:359px;bottom:788px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2146{left:69px;bottom:704px;letter-spacing:-0.13px;}
#t8_2146{left:69px;bottom:681px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t9_2146{left:69px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#ta_2146{left:69px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_2146{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_2146{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_2146{left:69px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_2146{left:69px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tf_2146{left:69px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_2146{left:69px;bottom:541px;letter-spacing:-0.17px;word-spacing:-0.58px;}
#th_2146{left:69px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ti_2146{left:69px;bottom:501px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_2146{left:69px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tk_2146{left:69px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_2146{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#tm_2146{left:69px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_2146{left:69px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_2146{left:69px;bottom:394px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tp_2146{left:69px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_2146{left:69px;bottom:360px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tr_2146{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#ts_2146{left:69px;bottom:321px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tt_2146{left:69px;bottom:298px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tu_2146{left:69px;bottom:275px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_2146{left:69px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_2146{left:69px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_2146{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#ty_2146{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#tz_2146{left:318px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-1.84px;}
#t10_2146{left:318px;bottom:1050px;letter-spacing:-0.18px;}
#t11_2146{left:361px;bottom:1065px;letter-spacing:-0.14px;}
#t12_2146{left:361px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t13_2146{left:361px;bottom:1034px;letter-spacing:-0.14px;}
#t14_2146{left:436px;bottom:1065px;letter-spacing:-0.12px;}
#t15_2146{left:436px;bottom:1050px;letter-spacing:-0.11px;}
#t16_2146{left:436px;bottom:1034px;letter-spacing:-0.12px;}
#t17_2146{left:521px;bottom:1065px;letter-spacing:-0.12px;}
#t18_2146{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t19_2146{left:78px;bottom:995px;letter-spacing:-0.13px;}
#t1a_2146{left:78px;bottom:978px;letter-spacing:-0.14px;}
#t1b_2146{left:318px;bottom:1011px;}
#t1c_2146{left:361px;bottom:1011px;letter-spacing:-0.15px;}
#t1d_2146{left:436px;bottom:1011px;letter-spacing:-0.15px;}
#t1e_2146{left:436px;bottom:995px;letter-spacing:-0.15px;}
#t1f_2146{left:521px;bottom:1011px;letter-spacing:-0.11px;word-spacing:-0.67px;}
#t1g_2146{left:521px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_2146{left:521px;bottom:978px;letter-spacing:-0.12px;}
#t1i_2146{left:78px;bottom:955px;letter-spacing:-0.13px;}
#t1j_2146{left:78px;bottom:938px;letter-spacing:-0.13px;}
#t1k_2146{left:78px;bottom:921px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1l_2146{left:318px;bottom:955px;}
#t1m_2146{left:361px;bottom:955px;letter-spacing:-0.15px;}
#t1n_2146{left:436px;bottom:955px;letter-spacing:-0.16px;}
#t1o_2146{left:436px;bottom:938px;letter-spacing:-0.15px;}
#t1p_2146{left:521px;bottom:955px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1q_2146{left:521px;bottom:938px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_2146{left:521px;bottom:921px;letter-spacing:-0.11px;}
#t1s_2146{left:78px;bottom:898px;letter-spacing:-0.12px;}
#t1t_2146{left:78px;bottom:881px;letter-spacing:-0.13px;}
#t1u_2146{left:78px;bottom:865px;letter-spacing:-0.14px;}
#t1v_2146{left:318px;bottom:898px;}
#t1w_2146{left:361px;bottom:898px;letter-spacing:-0.16px;}
#t1x_2146{left:436px;bottom:898px;letter-spacing:-0.16px;}
#t1y_2146{left:521px;bottom:898px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1z_2146{left:521px;bottom:881px;letter-spacing:-0.12px;}
#t20_2146{left:521px;bottom:865px;letter-spacing:-0.12px;word-spacing:-0.55px;}
#t21_2146{left:521px;bottom:848px;letter-spacing:-0.16px;}
#t22_2146{left:83px;bottom:767px;letter-spacing:-0.13px;}
#t23_2146{left:159px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t24_2146{left:290px;bottom:767px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t25_2146{left:436px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t26_2146{left:591px;bottom:767px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t27_2146{left:745px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t28_2146{left:98px;bottom:742px;}
#t29_2146{left:183px;bottom:742px;letter-spacing:-0.11px;}
#t2a_2146{left:273px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_2146{left:429px;bottom:742px;letter-spacing:-0.11px;}
#t2c_2146{left:582px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_2146{left:761px;bottom:742px;letter-spacing:-0.16px;}

.s1_2146{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2146{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2146{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2146{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2146{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2146{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2146{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2146{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2146" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2146Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2146" style="-webkit-user-select: none;"><object width="935" height="1210" data="2146/2146.svg" type="image/svg+xml" id="pdf2146" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2146" class="t s1_2146">VFIXUPIMMPS—Fix Up Special Packed Float32 Values </span>
<span id="t2_2146" class="t s2_2146">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2146" class="t s1_2146">5-184 </span><span id="t4_2146" class="t s1_2146">Vol. 2C </span>
<span id="t5_2146" class="t s3_2146">VFIXUPIMMPS—Fix Up Special Packed Float32 Values </span>
<span id="t6_2146" class="t s4_2146">Instruction Operand Encoding </span>
<span id="t7_2146" class="t s5_2146">Description </span>
<span id="t8_2146" class="t s6_2146">Perform fix-up of doubleword elements encoded in single precision floating-point format in the first source operand </span>
<span id="t9_2146" class="t s6_2146">(the second operand) using a 32-bit, two-level look-up table specified in the corresponding doubleword element of </span>
<span id="ta_2146" class="t s6_2146">the second source operand (the third operand) with exception reporting specifier imm8. The elements that are </span>
<span id="tb_2146" class="t s6_2146">fixed-up are selected by mask bits of 1 specified in the opmask k1. Mask bits of 0 in the opmask k1 or table </span>
<span id="tc_2146" class="t s6_2146">response action of 0000b preserves the corresponding element of the first operand. The fixed-up elements from </span>
<span id="td_2146" class="t s6_2146">the first source operand and the preserved element in the first operand are combined as the final results in the </span>
<span id="te_2146" class="t s6_2146">destination operand (the first operand). </span>
<span id="tf_2146" class="t s6_2146">The destination and the first source operands are ZMM/YMM/XMM registers. The second source operand can be a </span>
<span id="tg_2146" class="t s6_2146">ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64- </span>
<span id="th_2146" class="t s6_2146">bit memory location. </span>
<span id="ti_2146" class="t s6_2146">The two-level look-up table perform a fix-up of each single precision floating-point input data in the first source </span>
<span id="tj_2146" class="t s6_2146">operand by decoding the input data encoding into 8 token types. A response table is defined for each token type </span>
<span id="tk_2146" class="t s6_2146">that converts the input encoding in the first source operand with one of 16 response actions. </span>
<span id="tl_2146" class="t s6_2146">This instruction is specifically intended for use in fixing up the results of arithmetic calculations involving one source </span>
<span id="tm_2146" class="t s6_2146">so that they match the spec, although it is generally useful for fixing up the results of multiple-instruction </span>
<span id="tn_2146" class="t s6_2146">sequences to reflect special-number inputs. For example, consider rcp(0). Input 0 to rcp, and you should get INF </span>
<span id="to_2146" class="t s6_2146">according to the DX10 spec. However, evaluating rcp via Newton-Raphson, where x=approx(1/0), yields an incor- </span>
<span id="tp_2146" class="t s6_2146">rect result. To deal with this, VFIXUPIMMPS can be used after the N-R reciprocal sequence to set the result to the </span>
<span id="tq_2146" class="t s6_2146">correct value (i.e., INF when the input is 0). </span>
<span id="tr_2146" class="t s6_2146">If MXCSR.DAZ is not set, denormal input elements in the first source operand are considered as normal inputs and </span>
<span id="ts_2146" class="t s6_2146">do not trigger any fixup nor fault reporting. </span>
<span id="tt_2146" class="t s6_2146">Imm8 is used to set the required flags reporting. It supports #ZE and #IE fault reporting (see details below). </span>
<span id="tu_2146" class="t s6_2146">MXCSR.DAZ is used and refer to zmm2 only (i.e., zmm1 is not considered as zero in case MXCSR.DAZ is set). </span>
<span id="tv_2146" class="t s6_2146">MXCSR mask bits are ignored and are treated as if all mask bits are set to masked response). If any of the imm8 </span>
<span id="tw_2146" class="t s6_2146">bits is set and the condition met for fault reporting, MXCSR.IE or MXCSR.ZE might be updated. </span>
<span id="tx_2146" class="t s7_2146">Opcode/ </span>
<span id="ty_2146" class="t s7_2146">Instruction </span>
<span id="tz_2146" class="t s7_2146">Op / </span>
<span id="t10_2146" class="t s7_2146">En </span>
<span id="t11_2146" class="t s7_2146">64/32 </span>
<span id="t12_2146" class="t s7_2146">bit Mode </span>
<span id="t13_2146" class="t s7_2146">Support </span>
<span id="t14_2146" class="t s7_2146">CPUID </span>
<span id="t15_2146" class="t s7_2146">Feature </span>
<span id="t16_2146" class="t s7_2146">Flag </span>
<span id="t17_2146" class="t s7_2146">Description </span>
<span id="t18_2146" class="t s8_2146">EVEX.128.66.0F3A.W0 54 /r </span>
<span id="t19_2146" class="t s8_2146">VFIXUPIMMPS xmm1 {k1}{z}, xmm2, </span>
<span id="t1a_2146" class="t s8_2146">xmm3/m128/m32bcst, imm8 </span>
<span id="t1b_2146" class="t s8_2146">A </span><span id="t1c_2146" class="t s8_2146">V/V </span><span id="t1d_2146" class="t s8_2146">AVX512VL </span>
<span id="t1e_2146" class="t s8_2146">AVX512F </span>
<span id="t1f_2146" class="t s8_2146">Fix up special numbers in float32 vector xmm1, float32 </span>
<span id="t1g_2146" class="t s8_2146">vector xmm2 and int32 vector xmm3/m128/m32bcst </span>
<span id="t1h_2146" class="t s8_2146">and store the result in xmm1, under writemask. </span>
<span id="t1i_2146" class="t s8_2146">EVEX.256.66.0F3A.W0 54 /r </span>
<span id="t1j_2146" class="t s8_2146">VFIXUPIMMPS ymm1 {k1}{z}, ymm2, </span>
<span id="t1k_2146" class="t s8_2146">ymm3/m256/m32bcst, imm8 </span>
<span id="t1l_2146" class="t s8_2146">A </span><span id="t1m_2146" class="t s8_2146">V/V </span><span id="t1n_2146" class="t s8_2146">AVX512VL </span>
<span id="t1o_2146" class="t s8_2146">AVX512F </span>
<span id="t1p_2146" class="t s8_2146">Fix up special numbers in float32 vector ymm1, float32 </span>
<span id="t1q_2146" class="t s8_2146">vector ymm2 and int32 vector ymm3/m256/m32bcst </span>
<span id="t1r_2146" class="t s8_2146">and store the result in ymm1, under writemask. </span>
<span id="t1s_2146" class="t s8_2146">EVEX.512.66.0F3A.W0 54 /r ib </span>
<span id="t1t_2146" class="t s8_2146">VFIXUPIMMPS zmm1 {k1}{z}, zmm2, </span>
<span id="t1u_2146" class="t s8_2146">zmm3/m512/m32bcst{sae}, imm8 </span>
<span id="t1v_2146" class="t s8_2146">A </span><span id="t1w_2146" class="t s8_2146">V/V </span><span id="t1x_2146" class="t s8_2146">AVX512F </span><span id="t1y_2146" class="t s8_2146">Fix up elements of float32 vector in zmm2 using int32 </span>
<span id="t1z_2146" class="t s8_2146">vector table in zmm3/m512/m32bcst, combine with </span>
<span id="t20_2146" class="t s8_2146">preserved elements from zmm1, and store the result in </span>
<span id="t21_2146" class="t s8_2146">zmm1. </span>
<span id="t22_2146" class="t s7_2146">Op/En </span><span id="t23_2146" class="t s7_2146">Tuple Type </span><span id="t24_2146" class="t s7_2146">Operand 1 </span><span id="t25_2146" class="t s7_2146">Operand 2 </span><span id="t26_2146" class="t s7_2146">Operand 3 </span><span id="t27_2146" class="t s7_2146">Operand 4 </span>
<span id="t28_2146" class="t s8_2146">A </span><span id="t29_2146" class="t s8_2146">Full </span><span id="t2a_2146" class="t s8_2146">ModRM:reg (r, w) </span><span id="t2b_2146" class="t s8_2146">EVEX.vvvv (r) </span><span id="t2c_2146" class="t s8_2146">ModRM:r/m (r) </span><span id="t2d_2146" class="t s8_2146">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
