#
# A13
#
DEF A13 U 0 40 Y Y 4 L N
F0 "U" -1000 1600 50 H V C CNN
F1 "A13" 1200 1600 50 H V C CNN
F2 "" -300 1700 50 H I C CNN
F3 "" 300 1400 50 H I C CNN
DRAW
T 0 0 1300 50 0 1 1 A Normal 0 C C
T 0 0 1100 50 0 2 1 B Normal 0 C C
T 0 400 1000 50 0 3 1 C Normal 0 C C
T 0 0 600 50 0 4 1 D Normal 0 C C
S -500 1500 600 -2100 1 1 0 f
S -600 1500 800 -1800 2 1 0 f
S -300 1100 500 -1200 3 1 0 f
S -1100 1500 1400 -1500 4 1 0 f
X VCC2 100 -700 1300 200 R 50 50 1 1 P
X VDD4_INT 109 -700 -300 200 R 50 50 1 1 P
X VDD3_CPU 11 -700 700 200 R 50 50 1 1 P
X VCC3 142 -700 1200 200 R 50 50 1 1 P
X VDD5_INT 149 -700 -400 200 R 50 50 1 1 P
X VDD5_CPU 156 -700 500 200 R 50 50 1 1 P
X UBOOT 157 800 1200 200 L 50 50 1 1 P
X NMI_N 158 800 1300 200 L 50 50 1 1 P
X RESET_N 159 800 1400 200 L 50 50 1 1 P
X VDD4_CPU 16 -700 600 200 R 50 50 1 1 P
X VCC4 163 -700 1100 200 R 50 50 1 1 P
X VDD6_CPU 164 -700 400 200 R 50 50 1 1 P
X VDD7_CPU 169 -700 300 200 R 50 50 1 1 P
X VDD8_CPU 173 -700 200 200 R 50 50 1 1 P
X GND 177 -700 -1600 200 R 50 50 1 1 P
X VCC1_DRAM 23 -700 -600 200 R 50 50 1 1 P
X VCC2_DRAM 30 -700 -700 200 R 50 50 1 1 P
X VDD1_INT 35 -700 0 200 R 50 50 1 1 P
X VDD1_CPU 4 -700 900 200 R 50 50 1 1 P
X VCC3_DRAM 43 -700 -800 200 R 50 50 1 1 P
X VCC1 5 -700 1400 200 R 50 50 1 1 P
X VCC4_DRAM 53 -700 -900 200 R 50 50 1 1 P
X VCC5_DRAM 62 -700 -1000 200 R 50 50 1 1 P
X VDD2_INT 73 -700 -100 200 R 50 50 1 1 P
X HPOUTL 74 800 -700 200 L 50 50 1 1 P
X HPBP 75 800 -1000 200 L 50 50 1 1 P
X V33_HP 76 800 -600 200 L 50 50 1 1 P
X HPCOM 77 800 -800 200 L 50 50 1 1 P
X HPOUTR 78 800 -900 200 L 50 50 1 1 P
X AGND 79 -700 -1400 200 R 50 50 1 1 P
X VRP 80 800 1000 200 L 50 50 1 1 P
X AVCC 81 -700 -1200 200 R 50 50 1 1 P
X VRA2 82 800 700 200 L 50 50 1 1 P
X VRA1 83 800 800 200 L 50 50 1 1 P
X MICIN1 84 800 -400 200 L 50 50 1 1 P
X VMIC 85 800 -300 200 L 50 50 1 1 P
X LRADC 86 800 -1300 200 L 50 50 1 1 P
X TPX2 87 800 -1700 200 L 50 50 1 1 P
X TPY2 88 800 -1800 200 L 50 50 1 1 P
X TPX1 89 800 -1500 200 L 50 50 1 1 P
X VDD2_CPU 9 -700 800 200 R 50 50 1 1 P
X TPY1 90 800 -1600 200 L 50 50 1 1 P
X X24MOUT 91 -700 -2000 200 R 50 50 1 1 P
X X24MIN 92 -700 -1800 200 R 50 50 1 1 P
X UDM0 93 800 -100 200 L 50 50 1 1 P
X UDP0 94 800 0 200 L 50 50 1 1 P
X UDM1 95 800 100 200 L 50 50 1 1 P
X UDP1 96 800 200 200 L 50 50 1 1 P
X V33_USB 97 800 400 200 L 50 50 1 1 P
X VDD3-INT 98 -700 -200 200 R 50 50 1 1 P
X NC 99 800 -2000 200 L 50 50 1 1 P
X DZQ 17 1000 -500 200 L 50 50 2 1 P
X SVREF 18 1000 -400 200 L 50 50 2 1 P
X DDR3_D4 19 -800 1000 200 R 50 50 2 1 P
X DDR3_D6 20 -800 800 200 R 50 50 2 1 P
X DDR3_D2 21 -800 1200 200 R 50 50 2 1 P
X DDR3_D0 22 -800 1400 200 R 50 50 2 1 P
X DDR3_D11 24 -800 300 200 R 50 50 2 1 P
X DDR3_D9 25 -800 500 200 R 50 50 2 1 P
X DDR3_D13 26 -800 100 200 R 50 50 2 1 P
X DDR3_D15 27 -800 -100 200 R 50 50 2 1 P
X DDR3_DM1 28 1000 300 200 L 50 50 2 1 P
X DDR3_DM0 29 1000 400 200 L 50 50 2 1 P
X DDR3_DQS0 31 1000 200 200 L 50 50 2 1 P
X DDR3_DQS0_N 32 1000 100 200 L 50 50 2 1 P
X DDR3_DQS1 33 1000 0 200 L 50 50 2 1 P
X DDR3_DQS1_N 34 1000 -100 200 L 50 50 2 1 P
X DDR3_D12 36 -800 200 200 R 50 50 2 1 P
X DDR3_D8 37 -800 600 200 R 50 50 2 1 P
X DDR3_D14 38 -800 0 200 R 50 50 2 1 P
X DDR3_D10 39 -800 400 200 R 50 50 2 1 P
X DDR3_D1 40 -800 1300 200 R 50 50 2 1 P
X DDR3_D3 41 -800 1100 200 R 50 50 2 1 P
X DDR3_D7 42 -800 700 200 R 50 50 2 1 P
X DDR3_D5 44 -800 900 200 R 50 50 2 1 P
X DDR3_CK 45 1000 1100 200 L 50 50 2 1 P
X DDR3_CK_N 46 1000 1000 200 L 50 50 2 1 P
X DDR3_CKE 47 1000 900 200 L 50 50 2 1 P
X DDR3_A10 48 -800 -1300 200 R 50 50 2 1 P
X DDR3_BA1 49 1000 1300 200 L 50 50 2 1 P
X DDR3_A12 50 -800 -1500 200 R 50 50 2 1 P
X DDR3_A4 51 -800 -700 200 R 50 50 2 1 P
X DDR3_A1 52 -800 -400 200 R 50 50 2 1 P
X DDR3_A6 54 -800 -900 200 R 50 50 2 1 P
X DDR3_A8 55 -800 -1100 200 R 50 50 2 1 P
X DDR3_A11 56 -800 -1400 200 R 50 50 2 1 P
X DDR3_A14 57 -800 -1700 200 R 50 50 2 1 P
X DDR3_RAS 58 1000 600 200 L 50 50 2 1 P
X DDR3_CAS 59 1000 700 200 L 50 50 2 1 P
X DDR3_WE 60 1000 500 200 L 50 50 2 1 P
X DDR3_BA2 61 1000 1200 200 L 50 50 2 1 P
X DDR3_BA0 63 1000 1400 200 L 50 50 2 1 P
X DDR3_A0 64 -800 -300 200 R 50 50 2 1 P
X DDR3_A3 65 -800 -600 200 R 50 50 2 1 P
X DDR3_A2 66 -800 -500 200 R 50 50 2 1 P
X DDR3_A5 67 -800 -800 200 R 50 50 2 1 P
X DDR3_A13 68 -800 -1600 200 R 50 50 2 1 P
X DDR3_A9 69 -800 -1200 200 R 50 50 2 1 P
X DDR3_RST 70 1000 800 200 L 50 50 2 1 P
X DDR3_A7 71 -800 -1000 200 R 50 50 2 1 P
X DDR3_ODT 72 1000 -200 200 L 50 50 2 1 P
X PD27/LCD_VSYNC 126 -500 -1100 200 R 50 50 3 1 P
X PD26/LCD_HSYNC 127 -500 -1000 200 R 50 50 3 1 P
X PD25/LCD_DE 128 -500 -900 200 R 50 50 3 1 P
X PD24/LCD_CLK 129 -500 -800 200 R 50 50 3 1 P
X PD23/LCD_D23 130 -500 -700 200 R 50 50 3 1 P
X PD22/LCD_D22 131 -500 -600 200 R 50 50 3 1 P
X PD21/LCD_D21 132 -500 -500 200 R 50 50 3 1 P
X PD20/LCD_D20 133 -500 -400 200 R 50 50 3 1 P
X PD19/LCD_D19 134 -500 -300 200 R 50 50 3 1 P
X PD18/LCD_D18 135 -500 -200 200 R 50 50 3 1 P
X PD15/LCD_D15 136 -500 -100 200 R 50 50 3 1 P
X PD14/LCD_D14 137 -500 0 200 R 50 50 3 1 P
X PD13/LCD_D13 138 -500 100 200 R 50 50 3 1 P
X PD12/LCD_D12 139 -500 200 200 R 50 50 3 1 P
X PD11/LCD_D11 140 -500 300 200 R 50 50 3 1 P
X PD10/LCD_D10 141 -500 400 200 R 50 50 3 1 P
X PD7/LCD_D7 143 -500 500 200 R 50 50 3 1 P
X PD6/LCD_D6 144 -500 600 200 R 50 50 3 1 P
X PD5/LCD_D5 145 -500 700 200 R 50 50 3 1 P
X PD4/LCD_D4 146 -500 800 200 R 50 50 3 1 P
X PD3/LCD_D3 147 -500 900 200 R 50 50 3 1 P
X PD2/LCD_D2 148 -500 1000 200 R 50 50 3 1 P
X PC5/NRE 1 -1300 -300 200 R 50 50 4 1 P
X PB10/SPI2_CS1/EINT24 10 -1300 800 200 R 50 50 4 1 P
X PB0/TWI0-SCK 101 -1300 1300 200 R 50 50 4 1 P
X PB1/TWI0-SDA 102 -1300 1200 200 R 50 50 4 1 P
X PB2/PWM/SPI2_MOSI/EINT16 103 -1300 1100 200 R 50 50 4 1 P
X PB4/IR_RX/EINT18 104 -1300 900 200 R 50 50 4 1 P
X PB15/TWI1_SCK 105 -1300 700 200 R 50 50 4 1 P
X PB16/TWI1_SDA 106 -1300 600 200 R 50 50 4 1 P
X PF0/SDC0_D1/JTAG_TMS 107 1600 100 200 L 50 50 4 1 P
X PF1/SDC0_D0/JTAG_TDI 108 1600 0 200 L 50 50 4 1 P
X PF2/SDC0_CLK/UART0_TX 110 1600 -100 200 L 50 50 4 1 P
X PF3/SDC0_CMD/JTAG_TDO 111 1600 -200 200 L 50 50 4 1 P
X PF4/SDC0_D3/UART0_RX 112 1600 -300 200 L 50 50 4 1 P
X PF5/SDC0_D2/JTAG_TCK 113 1600 -400 200 L 50 50 4 1 P
X PE0/CSI_PCLK/SPI2_CS0/EINT14 114 1600 1400 200 L 50 50 4 1 P
X PE1/CSI_MCLK/SPI2_CLK/EINT15 115 1600 1300 200 L 50 50 4 1 P
X PE2/CSI_HSYNC/SPI2_MOSI 116 1600 1200 200 L 50 50 4 1 P
X PE3/CSI_VSYNC/SPI2_MISO 117 1600 1100 200 L 50 50 4 1 P
X PE4/CSI_D0/SDC2_D0 118 1600 1000 200 L 50 50 4 1 P
X PE5/CSI_D1/SDC2_D1 119 1600 900 200 L 50 50 4 1 P
X PG9/SPI1_CS0/UART3_TX/EINT9 12 1600 -1100 200 L 50 50 4 1 P
X PE6/CSI_D2/SDC2_D2 120 1600 800 200 L 50 50 4 1 P
X PE7/CSI_D3/SDC2_D3 121 1600 700 200 L 50 50 4 1 P
X PE8/CSI_D4/SDC2_CMD 122 1600 600 200 L 50 50 4 1 P
X PE9/CSI_D5/SDC2_CLK 123 1600 500 200 L 50 50 4 1 P
X PE10/CSI_D6/UART1_TX 124 1600 400 200 L 50 50 4 1 P
X PE11/CSI_D7/UART1_RX 125 1600 300 200 L 50 50 4 1 P
X PG10/SPI1_CLK/UART3_RX/EINT10 13 1600 -1200 200 L 50 50 4 1 P
X PG11/SPI1_MOSI/UART3_CTS/EINT11 14 1600 -1300 200 L 50 50 4 1 P
X PG12/SPI1_MISO/UART3_RTS/EINT12 15 1600 -1400 200 L 50 50 4 1 P
X PB3/IR_TX/SPI2_MISO/EINT17 150 -1300 1000 200 R 50 50 4 1 P
X PG4/UART1_RX/EINT4 151 1600 -1000 200 L 50 50 4 1 P
X PG3/UART1_TX/EINT3 152 1600 -900 200 L 50 50 4 1 P
X PG2/EINT2 153 1600 -800 200 L 50 50 4 1 P
X PG1/EINT1 154 1600 -700 200 L 50 50 4 1 P
X PG0/EINT0 155 1600 -600 200 L 50 50 4 1 P
X PB18/TWI2_SDA 160 -1300 400 200 R 50 50 4 1 P
X PB17/TWI2_SCK 161 -1300 500 200 R 50 50 4 1 P
X PC19/NDQS 162 -1300 -1400 200 R 50 50 4 1 P
X PC15/NDQ7/SDC2_D7 165 -1300 -1300 200 R 50 50 4 1 P
X PC14/NDQ6/SDC2_D6 166 -1300 -1200 200 R 50 50 4 1 P
X PC13/NDQ5/SDC2_D5 167 -1300 -1100 200 R 50 50 4 1 P
X PC12/NDQ4/SDC2_D4 168 -1300 -1000 200 R 50 50 4 1 P
X PC11/NDQ3/SDC2_D3 170 -1300 -900 200 R 50 50 4 1 P
X PC10/NDQ2/SDC2_D2 171 -1300 -800 200 R 50 50 4 1 P
X PC9/NDQ1/SDC2_D1 172 -1300 -700 200 R 50 50 4 1 P
X PC8/NDQ0/SDC2_D0 174 -1300 -600 200 R 50 50 4 1 P
X PC7/NRB1/SDC2_CLK 175 -1300 -500 200 R 50 50 4 1 P
X PC6/NRB0/SDC2_CMD 176 -1300 -400 200 R 50 50 4 1 P
X PC4/NCE0 2 -1300 -200 200 R 50 50 4 1 P
X PC3/NCE1/SPI0_CS0 3 -1300 -100 200 R 50 50 4 1 P
X PC2/NCLE/SPI0_CLK 6 -1300 0 200 R 50 50 4 1 P
X PC1/NALE/SPI0_MISO 7 -1300 100 200 R 50 50 4 1 P
X PC0/NWE/SPI0_MOSI 8 -1300 200 200 R 50 50 4 1 P
ENDDRAW
ENDDEF
