{
  "design": {
    "design_info": {
      "boundary_crc": "0xEABA3470FD0F04F6",
      "device": "xc7a100tcsg324-1",
      "name": "ldis_task1_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "ila_0": "",
      "CTRLWrapper_0": "",
      "SamplingWrapper_0": "",
      "DspWrapper_0": "",
      "OutputWrapper_0": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ldis_task1_bd_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "MOSI": {
        "direction": "O"
      },
      "MISO": {
        "direction": "I"
      },
      "SCLK": {
        "direction": "O"
      },
      "Reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "CS": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "LED_BAR": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ldis_task1_bd_clk_wiz_0_0",
        "parameters": {
          "CLKIN2_JITTER_PS": {
            "value": "112.49000000000001"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "203.457"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "155.540"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "17"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "17"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "ldis_task1_bd_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "11"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE10_MU_CNT": {
            "value": "2"
          },
          "C_PROBE10_WIDTH": {
            "value": "16"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_WIDTH": {
            "value": "32"
          },
          "C_PROBE3_MU_CNT": {
            "value": "2"
          },
          "C_PROBE3_WIDTH": {
            "value": "32"
          },
          "C_PROBE4_MU_CNT": {
            "value": "2"
          },
          "C_PROBE5_MU_CNT": {
            "value": "2"
          },
          "C_PROBE6_MU_CNT": {
            "value": "2"
          },
          "C_PROBE6_WIDTH": {
            "value": "3"
          },
          "C_PROBE7_MU_CNT": {
            "value": "2"
          },
          "C_PROBE8_MU_CNT": {
            "value": "2"
          },
          "C_PROBE8_WIDTH": {
            "value": "4"
          },
          "C_PROBE9_MU_CNT": {
            "value": "2"
          },
          "C_PROBE9_WIDTH": {
            "value": "14"
          }
        }
      },
      "CTRLWrapper_0": {
        "vlnv": "xilinx.com:module_ref:CTRLWrapper:1.0",
        "xci_name": "ldis_task1_bd_CTRLWrapper_0_0",
        "parameters": {
          "slaveCount": {
            "value": "4"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CTRLWrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "PWDATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PADDR": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PWRITE": {
            "direction": "O"
          },
          "PSEL": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "PENABLE": {
            "direction": "O"
          },
          "PRDATA_S1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PRDATA_S2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PRDATA_S3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PRDATA_S4": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PREADY_S1": {
            "direction": "I"
          },
          "PREADY_S2": {
            "direction": "I"
          },
          "PREADY_S3": {
            "direction": "I"
          },
          "PREADY_S4": {
            "direction": "I"
          },
          "DEBUG_ACC_VAL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DEBUG_DSP_VAL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "SamplingWrapper_0": {
        "vlnv": "xilinx.com:module_ref:SamplingWrapper:1.0",
        "xci_name": "ldis_task1_bd_SamplingWrapper_0_0",
        "parameters": {
          "slaveCount": {
            "value": "4"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SamplingWrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "PWDATA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PADDR": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PWRITE": {
            "direction": "I"
          },
          "PSEL": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "PENABLE": {
            "direction": "I"
          },
          "PRDATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PREADY": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          },
          "MOSI": {
            "direction": "O"
          },
          "MISO": {
            "direction": "I"
          },
          "SS": {
            "direction": "O"
          },
          "DBG_REG_IN": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_REG_OUT": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_REG_RW": {
            "direction": "O"
          },
          "DBG_REG_WREN": {
            "direction": "O"
          },
          "DBG_REG_ADDR": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DBG_REG_RDY": {
            "direction": "O"
          }
        }
      },
      "DspWrapper_0": {
        "vlnv": "xilinx.com:module_ref:DspWrapper:1.0",
        "xci_name": "ldis_task1_bd_DspWrapper_0_0",
        "parameters": {
          "pindex": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DspWrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "PWDATA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PADDR": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PWRITE": {
            "direction": "I"
          },
          "PSEL": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "PENABLE": {
            "direction": "I"
          },
          "PRDATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PREADY": {
            "direction": "O"
          },
          "x_in_dbg": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "y_trunc_out_dbg": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "DBG_REG_IN": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_REG_OUT": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_REG_RW": {
            "direction": "O"
          },
          "DBG_REG_WREN": {
            "direction": "O"
          },
          "DBG_REG_ADDR": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DBG_REG_RDY": {
            "direction": "O"
          }
        }
      },
      "OutputWrapper_0": {
        "vlnv": "xilinx.com:module_ref:OutputWrapper:1.0",
        "xci_name": "ldis_task1_bd_OutputWrapper_0_0",
        "parameters": {
          "pindex": {
            "value": "2"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OutputWrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "PWDATA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PADDR": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PWRITE": {
            "direction": "I"
          },
          "PSEL": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "PENABLE": {
            "direction": "I"
          },
          "PRDATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PREADY": {
            "direction": "O"
          },
          "LED_BAR": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "angle_o": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "DBG_REG_IN": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_REG_OUT": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_REG_RW": {
            "direction": "O"
          },
          "DBG_REG_WREN": {
            "direction": "O"
          },
          "DBG_REG_ADDR": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_REG_RDY": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "CLK_1": {
        "ports": [
          "CLK",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ila_0/clk",
          "CTRLWrapper_0/CLK",
          "SamplingWrapper_0/CLK",
          "DspWrapper_0/CLK",
          "OutputWrapper_0/CLK"
        ]
      },
      "SamplingWrapper_0_SCLK": {
        "ports": [
          "SamplingWrapper_0/SCLK",
          "SCLK"
        ]
      },
      "SamplingWrapper_0_MOSI": {
        "ports": [
          "SamplingWrapper_0/MOSI",
          "MOSI"
        ]
      },
      "SamplingWrapper_0_SS": {
        "ports": [
          "SamplingWrapper_0/SS",
          "CS"
        ]
      },
      "MISO_1": {
        "ports": [
          "MISO",
          "SamplingWrapper_0/MISO"
        ]
      },
      "CTRLWrapper_0_PWDATA": {
        "ports": [
          "CTRLWrapper_0/PWDATA",
          "SamplingWrapper_0/PWDATA",
          "DspWrapper_0/PWDATA",
          "OutputWrapper_0/PWDATA"
        ]
      },
      "CTRLWrapper_0_PADDR": {
        "ports": [
          "CTRLWrapper_0/PADDR",
          "SamplingWrapper_0/PADDR",
          "DspWrapper_0/PADDR",
          "OutputWrapper_0/PADDR"
        ]
      },
      "CTRLWrapper_0_PWRITE": {
        "ports": [
          "CTRLWrapper_0/PWRITE",
          "SamplingWrapper_0/PWRITE",
          "DspWrapper_0/PWRITE",
          "OutputWrapper_0/PWRITE"
        ]
      },
      "CTRLWrapper_0_PSEL": {
        "ports": [
          "CTRLWrapper_0/PSEL",
          "ila_0/probe8",
          "SamplingWrapper_0/PSEL",
          "DspWrapper_0/PSEL",
          "OutputWrapper_0/PSEL"
        ]
      },
      "CTRLWrapper_0_PENABLE": {
        "ports": [
          "CTRLWrapper_0/PENABLE",
          "SamplingWrapper_0/PENABLE",
          "DspWrapper_0/PENABLE",
          "OutputWrapper_0/PENABLE"
        ]
      },
      "SamplingWrapper_0_PRDATA": {
        "ports": [
          "SamplingWrapper_0/PRDATA",
          "CTRLWrapper_0/PRDATA_S1"
        ]
      },
      "DspWrapper_0_PRDATA": {
        "ports": [
          "DspWrapper_0/PRDATA",
          "CTRLWrapper_0/PRDATA_S2"
        ]
      },
      "CTRLWrapper_0_DEBUG_ACC_VAL": {
        "ports": [
          "CTRLWrapper_0/DEBUG_ACC_VAL",
          "ila_0/probe0"
        ]
      },
      "CTRLWrapper_0_DEBUG_DSP_VAL": {
        "ports": [
          "CTRLWrapper_0/DEBUG_DSP_VAL",
          "ila_0/probe1"
        ]
      },
      "DspWrapper_0_PREADY": {
        "ports": [
          "DspWrapper_0/PREADY",
          "CTRLWrapper_0/PREADY_S2"
        ]
      },
      "SamplingWrapper_0_PREADY": {
        "ports": [
          "SamplingWrapper_0/PREADY",
          "CTRLWrapper_0/PREADY_S1"
        ]
      },
      "OutputWrapper_0_LED_BAR": {
        "ports": [
          "OutputWrapper_0/LED_BAR",
          "LED_BAR",
          "ila_0/probe10"
        ]
      },
      "OutputWrapper_0_PRDATA": {
        "ports": [
          "OutputWrapper_0/PRDATA",
          "CTRLWrapper_0/PRDATA_S3"
        ]
      },
      "OutputWrapper_0_PREADY": {
        "ports": [
          "OutputWrapper_0/PREADY",
          "CTRLWrapper_0/PREADY_S3"
        ]
      },
      "OutputWrapper_0_angle_o": {
        "ports": [
          "OutputWrapper_0/angle_o",
          "ila_0/probe9"
        ]
      },
      "OutputWrapper_0_DBG_REG_IN": {
        "ports": [
          "OutputWrapper_0/DBG_REG_IN",
          "ila_0/probe2"
        ]
      },
      "OutputWrapper_0_DBG_REG_OUT": {
        "ports": [
          "OutputWrapper_0/DBG_REG_OUT",
          "ila_0/probe3"
        ]
      },
      "OutputWrapper_0_DBG_REG_RW": {
        "ports": [
          "OutputWrapper_0/DBG_REG_RW",
          "ila_0/probe4"
        ]
      },
      "OutputWrapper_0_DBG_REG_WREN": {
        "ports": [
          "OutputWrapper_0/DBG_REG_WREN",
          "ila_0/probe5"
        ]
      },
      "OutputWrapper_0_DBG_REG_ADDR": {
        "ports": [
          "OutputWrapper_0/DBG_REG_ADDR",
          "ila_0/probe6"
        ]
      },
      "OutputWrapper_0_DBG_REG_RDY": {
        "ports": [
          "OutputWrapper_0/DBG_REG_RDY",
          "ila_0/probe7"
        ]
      }
    }
  }
}