INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coope/Documents/MSU-ECE-DSD/lab6/project_2/project_2.sim/sim_1/impl/timing/xsim/tb_lab6dpath_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-311] analyzing module mult_gen_0
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_19
INFO: [VRFC 10-311] analyzing module mult_gen_0_dsp
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module glbl
