// Seed: 3978017091
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    output tri0 id_4,
    input tri id_5,
    input uwire id_6,
    input wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    output wor id_10,
    output supply0 id_11,
    output wire id_12,
    input supply0 id_13,
    input wand id_14,
    output supply0 id_15,
    output tri id_16
);
  assign id_4 = (-1);
endmodule
module module_1 #(
    parameter id_6 = 32'd27
) (
    input supply0 id_0,
    output supply0 id_1,
    input wand id_2,
    output logic id_3[-1 : -1],
    input wand id_4[id_6  ^  1 : -1],
    input tri0 id_5,
    output tri _id_6
);
  always id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_5,
      id_1,
      id_2,
      id_4,
      id_4,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
