module wideexpr_00174(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +({6'b001111,($unsigned(s3))^~(1'sb1)});
  assign y1 = +(u7);
  assign y2 = ~^(-(+(($signed({1{$signed({1{s0}})}}))!=(s2))));
  assign y3 = (+((!((((1'sb1)^(u4))<<<((s7)<=(s6)))>>>((ctrl[4]?s4:(ctrl[2]?s1:6'sb011101)))))<({(+((s1)<<(u1)))!=((ctrl[5]?(s0)&(u3):{s1,3'sb010,s0,5'sb00100}))})))>>(5'b11101);
  assign y4 = s6;
  assign y5 = (ctrl[3]?$signed((ctrl[6]?s0:(4'sb0011)>>({1{(u6)^~(((ctrl[1]?s4:3'sb101))<=((s0)^(5'sb10000)))}}))):1'sb0);
  assign y6 = +({(ctrl[6]?6'sb000111:5'sb00100),u3,(ctrl[1]?6'sb001000:1'sb1)});
  assign y7 = s3;
endmodule
