Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 18 12:24:13 2022
| Host         : DESKTOP-KU2CM82 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controller_control_sets_placed.rpt
| Design       : controller
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |   166 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              37 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             208 |           66 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+---------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | DM/slots[2][3]_i_1_n_0    | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | RF/memory[5][3]_i_1_n_0   | RF/SR[0]                       |                2 |              4 |
|  clk_IBUF_BUFG | dm_address[3]_i_2_n_0     | dm_address[3]_i_1_n_0          |                1 |              4 |
|  clk_IBUF_BUFG | RF/memory[3][3]_i_1_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | im_loading                |                                |                3 |              4 |
|  clk_IBUF_BUFG | DM/slots[3][3]_i_1_n_0    | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[12][3]_i_1_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | RF/memory[6][3]_i_1_n_0   | RF/SR[0]                       |                3 |              4 |
|  clk_IBUF_BUFG | rf_write_data[3]_i_1_n_0  |                                |                4 |              4 |
|  clk_IBUF_BUFG | state                     |                                |                2 |              4 |
|  clk_IBUF_BUFG | DM/slots[8][3]_i_1_n_0    | RF/SR[0]                       |                4 |              4 |
|  clk_IBUF_BUFG | DM/slots[7][3]_i_1_n_0    | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[9][3]_i_1_n_0    | RF/SR[0]                       |                4 |              4 |
|  clk_IBUF_BUFG | DM/slots[11][3]_i_1_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[1][3]_i_1_n_0    | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[10][3]_i_1_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[14][3]_i_1_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[5][3]_i_1_n_0    | RF/SR[0]                       |                2 |              4 |
|  clk_IBUF_BUFG | DM/slots[0][3]_i_1_n_0    | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[6][3]_i_1_n_0    | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[13][3]_i_1_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[4][3]_i_1_n_0    | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | DM/slots[15][3]_i_2_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | RF/memory[0][3]_i_1_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | RF/memory[2][3]_i_1_n_0   | RF/SR[0]                       |                2 |              4 |
|  clk_IBUF_BUFG | RF/memory[4][3]_i_1_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | RF/memory                 | RF/SR[0]                       |                2 |              4 |
|  clk_IBUF_BUFG | RF/memory[1][3]_i_1_n_0   | RF/SR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | dm_write_data[3]_i_1_n_0  |                                |                2 |              5 |
|  clk_IBUF_BUFG | display_out[3][2]_i_1_n_0 | display_out[3][3]_i_1_n_0      |                1 |              5 |
|  clk_IBUF_BUFG | RF/memory_reg[4][11]      | reset_IBUF                     |                1 |              5 |
|  clk_IBUF_BUFG | RF/memory_reg[5][10]      | reset_IBUF                     |                1 |              5 |
|  clk_IBUF_BUFG | RF/memory_reg[7][9]       | reset_IBUF                     |                1 |              5 |
|  clk_IBUF_BUFG | RF/memory_reg[3][11]      | reset_IBUF                     |                2 |              5 |
|  clk_IBUF_BUFG | RF/memory_reg[6][10]      | RF/memory_reg[5][10]_0         |                2 |              6 |
|  clk_IBUF_BUFG | RF/memory_reg[6][10]      | reset_IBUF                     |                2 |              6 |
|  clk_IBUF_BUFG | RF/memory_reg[3][11]      | RF/memory_reg[5][10]_0         |                1 |              7 |
|  clk_IBUF_BUFG | RF/memory_reg[4][11]      | RF/memory_reg[5][10]_0         |                1 |              7 |
|  clk_IBUF_BUFG | RF/memory_reg[7][9]       | RF/memory_reg[5][10]_0         |                2 |              7 |
|  clk_IBUF_BUFG | RF/memory_reg[5][10]      | RF/memory_reg[5][10]_0         |                1 |              7 |
|  clk_IBUF_BUFG | display_out[3][2]_i_1_n_0 |                                |                6 |              8 |
|  clk_IBUF_BUFG | RF/memory_reg[1][11]      | RF/memory_reg[5][10]_0         |                3 |              9 |
|  clk_IBUF_BUFG | RF/memory_reg[2][11]      | RF/memory_reg[5][10]_0         |                4 |             11 |
|  clk_IBUF_BUFG | RF/memory_reg[0][11]      | RF/memory_reg[5][10]_0         |                2 |             11 |
|  clk_IBUF_BUFG | IR[11]_i_1_n_0            |                                |                6 |             12 |
|  clk_IBUF_BUFG | im_loading                | im_new_instruction[11]_i_1_n_0 |                5 |             12 |
|  clk_IBUF_BUFG |                           |                                |               49 |             61 |
+----------------+---------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                    28 |
| 5      |                     6 |
| 6      |                     2 |
| 7      |                     4 |
| 8      |                     1 |
| 9      |                     1 |
| 11     |                     2 |
| 12     |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


