Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 19:47:15 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_22/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.076        0.000                      0                 1138        0.016        0.000                      0                 1138        2.072        0.000                       0                  1119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.347}        4.694           213.038         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.076        0.000                      0                 1138        0.016        0.000                      0                 1138        2.072        0.000                       0                  1119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 genblk1[30].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.347ns period=4.694ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.347ns period=4.694ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.694ns  (vclock rise@4.694ns - vclock rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.816ns (41.998%)  route 2.508ns (58.002%))
  Logic Levels:           18  (CARRY8=10 LUT1=1 LUT2=7)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 6.319 - 4.694 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.170ns (routing 0.171ns, distribution 0.999ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.155ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, routed)        1.170     2.116    genblk1[30].reg_in/clk_IBUF_BUFG
    SLICE_X129Y542       FDRE                                         r  genblk1[30].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y542       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.194 f  genblk1[30].reg_in/reg_out_reg[1]/Q
                         net (fo=3, routed)           0.109     2.303    conv/mul17/O31[1]
    SLICE_X129Y542       LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.391 r  conv/mul17/z_carry_i_7/O
                         net (fo=1, routed)           0.021     2.412    conv/mul17/z_carry_i_7_n_0
    SLICE_X129Y542       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.058     2.470 r  conv/mul17/z_carry/O[2]
                         net (fo=3, routed)           0.278     2.748    conv/add000066/reg_out_reg[21]_i_114_0[1]
    SLICE_X128Y542       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     2.783 r  conv/add000066/reg_out[0]_i_204/O
                         net (fo=1, routed)           0.009     2.792    conv/add000066/reg_out[0]_i_204_n_0
    SLICE_X128Y542       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     2.886 r  conv/add000066/reg_out_reg[0]_i_122/O[1]
                         net (fo=2, routed)           0.276     3.162    conv/add000066/reg_out_reg[0]_i_122_n_14
    SLICE_X128Y540       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.213 r  conv/add000066/reg_out[0]_i_129/O
                         net (fo=1, routed)           0.009     3.222    conv/add000066/reg_out[0]_i_129_n_0
    SLICE_X128Y540       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     3.275 r  conv/add000066/reg_out_reg[0]_i_43/O[1]
                         net (fo=2, routed)           0.394     3.669    conv/add000066/reg_out_reg[0]_i_43_n_14
    SLICE_X128Y537       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     3.849 r  conv/add000066/reg_out_reg[0]_i_20/O[5]
                         net (fo=2, routed)           0.299     4.148    conv/add000066/reg_out_reg[0]_i_20_n_10
    SLICE_X131Y535       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     4.185 r  conv/add000066/reg_out[0]_i_23/O
                         net (fo=1, routed)           0.016     4.201    conv/add000066/reg_out[0]_i_23_n_0
    SLICE_X131Y535       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.318 r  conv/add000066/reg_out_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.026     4.344    conv/add000066/reg_out_reg[0]_i_10_n_0
    SLICE_X131Y536       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.420 r  conv/add000066/reg_out_reg[17]_i_38/O[1]
                         net (fo=1, routed)           0.192     4.612    conv/add000066/reg_out_reg[17]_i_38_n_14
    SLICE_X131Y533       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.761 r  conv/add000066/reg_out[17]_i_27/O
                         net (fo=1, routed)           0.016     4.777    conv/add000066/reg_out[17]_i_27_n_0
    SLICE_X131Y533       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     5.001 r  conv/add000066/reg_out_reg[17]_i_11/O[6]
                         net (fo=2, routed)           0.312     5.313    conv/add000066/reg_out_reg[17]_i_11_n_9
    SLICE_X132Y528       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.362 r  conv/add000066/reg_out[17]_i_14/O
                         net (fo=1, routed)           0.011     5.373    conv/add000066/reg_out[17]_i_14_n_0
    SLICE_X132Y528       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.528 r  conv/add000066/reg_out_reg[17]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.554    conv/add000066/reg_out_reg[17]_i_2_n_0
    SLICE_X132Y529       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.630 r  conv/add000066/reg_out_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.190     5.820    conv/add000050/reg_out_reg[21][0]
    SLICE_X131Y529       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.873 r  conv/add000050/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.013     5.886    conv/add000066/reg_out_reg[21]_0[0]
    SLICE_X131Y529       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.092 r  conv/add000066/reg_out_reg[21]_i_2/O[4]
                         net (fo=3, routed)           0.122     6.214    reg_out/a[20]
    SLICE_X131Y530       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     6.251 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.189     6.440    reg_out/reg_out[21]_i_1_n_0
    SLICE_X132Y530       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.694     4.694 r  
    AP13                                              0.000     4.694 r  clk (IN)
                         net (fo=0)                   0.000     4.694    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.039 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.039    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.039 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.326    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.350 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, routed)        0.969     6.319    reg_out/clk_IBUF_BUFG
    SLICE_X132Y530       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.307     6.625    
                         clock uncertainty           -0.035     6.590    
    SLICE_X132Y530       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.516    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  0.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 demux/genblk1[10].z_reg[10][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.347ns period=4.694ns})
  Destination:            genblk1[10].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.347ns period=4.694ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      0.972ns (routing 0.155ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.171ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, routed)        0.972     1.628    demux/clk_IBUF_BUFG
    SLICE_X133Y528       FDRE                                         r  demux/genblk1[10].z_reg[10][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y528       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.686 r  demux/genblk1[10].z_reg[10][5]/Q
                         net (fo=1, routed)           0.122     1.808    genblk1[10].reg_in/D[5]
    SLICE_X131Y530       FDRE                                         r  genblk1[10].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, routed)        1.131     2.077    genblk1[10].reg_in/clk_IBUF_BUFG
    SLICE_X131Y530       FDRE                                         r  genblk1[10].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.347     1.730    
    SLICE_X131Y530       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.792    genblk1[10].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.347 }
Period(ns):         4.694
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.694       3.404      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.347       2.072      SLICE_X125Y530  demux/genblk1[0].z_reg[0][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.347       2.072      SLICE_X124Y522  genblk1[119].reg_in/reg_out_reg[1]/C



