HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Delta_Sigma_Design
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Delta_Sigma_Design.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/79||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.delta_sigma_design.rtl.||Delta_Sigma_Design.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/80||Delta_Sigma_Design.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Delta_Sigma_Design\Delta_Sigma_Design.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.inbuf_diff.syn_black_box.||Delta_Sigma_Design.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/81||smartfusion2.vhd(492);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/492
Implementation;Synthesis||CD630||@N: Synthesizing work.uram_c0.rtl.||Delta_Sigma_Design.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/84||URAM_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\URAM_C0\URAM_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.uram_c0_uram_c0_0_uram.def_arch.||Delta_Sigma_Design.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/85||URAM_C0_URAM_C0_0_URAM.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\URAM_C0\URAM_C0_0\URAM_C0_URAM_C0_0_URAM.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.cfg2.syn_black_box.||Delta_Sigma_Design.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/86||smartfusion2.vhd(155);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/155
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ram64x18.syn_black_box.||Delta_Sigma_Design.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/89||smartfusion2.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/629
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||Delta_Sigma_Design.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/92||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||Delta_Sigma_Design.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/95||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.or4.syn_black_box.||Delta_Sigma_Design.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/98||smartfusion2.vhd(305);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/305
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.inv.syn_black_box.||Delta_Sigma_Design.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/101||smartfusion2.vhd(342);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/342
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||Delta_Sigma_Design.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/108||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||Delta_Sigma_Design.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/111||OSC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||Delta_Sigma_Design.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/112||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||Delta_Sigma_Design.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/113||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||Delta_Sigma_Design.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/118||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||Delta_Sigma_Design.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/119||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||Delta_Sigma_Design.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/120||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||Delta_Sigma_Design.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/121||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||Delta_Sigma_Design.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/122||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.nokia5110_driver.architecture_nokia5110_driver.||Delta_Sigma_Design.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/125||Nokia5110_Driver.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type lcd_state_machine.||Delta_Sigma_Design.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/126||Nokia5110_Driver.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/76
Implementation;Synthesis||CD638||@W:Signal mem_addr_updated is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/127||Nokia5110_Driver.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/137
Implementation;Synthesis||CD630||@N: Synthesizing work.timer.architecture_timer.||Delta_Sigma_Design.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/128||timer.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.timer.architecture_timer.||Delta_Sigma_Design.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/132||timer.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/6
Implementation;Synthesis||CL177||@W:Sharing sequential element uSRAM_C_ADDR_sig. Add a syn_preserve attribute to the element to prevent sharing.||Delta_Sigma_Design.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/139||Nokia5110_Driver.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/141
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_X(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/142||Nokia5110_Driver.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/390
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/143||Nokia5110_Driver.vhd(406);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/406
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/144||Nokia5110_Driver.vhd(406);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/406
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/145||Nokia5110_Driver.vhd(406);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/406
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/146||Nokia5110_Driver.vhd(406);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/406
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/147||Nokia5110_Driver.vhd(406);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/406
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of LCD_reg_mem_X(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Delta_Sigma_Design.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/148||Nokia5110_Driver.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/390
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of LCD_reg_mem_Y(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Delta_Sigma_Design.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/149||Nokia5110_Driver.vhd(406);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/406
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||Delta_Sigma_Design.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/150||FCCC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||Delta_Sigma_Design.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/151||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||Delta_Sigma_Design.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/152||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||Delta_Sigma_Design.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/155||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.delta_sigma_converter.architecture_delta_sigma_converter.||Delta_Sigma_Design.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/162||Delta_Sigma_Converter.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal internal_data is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/163||Delta_Sigma_Converter.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/65
Implementation;Synthesis||CD638||@W:Signal avg_out_sig is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/164||Delta_Sigma_Converter.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/66
Implementation;Synthesis||CD638||@W:Signal data_out_sig is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/165||Delta_Sigma_Converter.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/67
Implementation;Synthesis||CL169||@W:Pruning unused register CLK_OSample_last_2. Make sure that there are no unused intermediate registers.||Delta_Sigma_Design.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/168||Delta_Sigma_Converter.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/158
Implementation;Synthesis||CD630||@N: Synthesizing work.coreapb3_c0.rtl.||Delta_Sigma_Design.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/170||CoreAPB3_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||Delta_Sigma_Design.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/171||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Delta_Sigma_Design.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/172||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/173||coreapb3.vhd(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1438
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/174||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||Delta_Sigma_Design.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/175||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.coreabc_c0.rtl.||Delta_Sigma_Design.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/182||COREABC_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl.||Delta_Sigma_Design.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/183||coreabc.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/58
Implementation;Synthesis||CD233||@N: Using sequential encoding for type ticycle.||Delta_Sigma_Design.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/184||coreabc.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/223
Implementation;Synthesis||CD434||@W:Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/185||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis||CD434||@W:Signal accum_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/186||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Delta_Sigma_Design.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/187||coreabc.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal product in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/188||coreabc.vhd(631);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/631
Implementation;Synthesis||CD434||@W:Signal use_acm in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/189||coreabc.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/776
Implementation;Synthesis||CD434||@W:Signal acmdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/190||coreabc.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/776
Implementation;Synthesis||CD434||@W:Signal mux1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/191||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/192||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal instr_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/193||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal dataout_zreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/194||coreabc.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/822
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Delta_Sigma_Design.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/195||coreabc.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1001
Implementation;Synthesis||CD434||@W:Signal instr_scmd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/196||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis||CD434||@W:Signal zregister in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Delta_Sigma_Design.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/197||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis||CD638||@W:Signal dataout_zreg_zr is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/198||coreabc.vhd(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/173
Implementation;Synthesis||CD638||@W:Signal debug1 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/199||coreabc.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/215
Implementation;Synthesis||CD638||@W:Signal debug2 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/200||coreabc.vhd(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/216
Implementation;Synthesis||CD638||@W:Signal debugblk_resetn is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/201||coreabc.vhd(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/217
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl.||Delta_Sigma_Design.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/202||instructions.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl.||Delta_Sigma_Design.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/205||ramblocks.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/33
Implementation;Synthesis||CD638||@W:Signal wdx is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/206||ramblocks.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/52
Implementation;Synthesis||CD638||@W:Signal rdx is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/207||ramblocks.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/53
Implementation;Synthesis||CD638||@W:Signal wdy is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/208||ramblocks.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/54
Implementation;Synthesis||CD638||@W:Signal rdy is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/209||ramblocks.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal wen_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/210||ramblocks.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/63
Implementation;Synthesis||CD638||@W:Signal wen_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/211||ramblocks.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/64
Implementation;Synthesis||CD638||@W:Signal wen_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/212||ramblocks.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/65
Implementation;Synthesis||CD638||@W:Signal wen_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/213||ramblocks.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/67
Implementation;Synthesis||CD638||@W:Signal wen_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/214||ramblocks.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/68
Implementation;Synthesis||CD638||@W:Signal wen_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/215||ramblocks.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/69
Implementation;Synthesis||CD638||@W:Signal rd_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/216||ramblocks.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/72
Implementation;Synthesis||CD638||@W:Signal rd_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/217||ramblocks.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/73
Implementation;Synthesis||CD638||@W:Signal rd_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/218||ramblocks.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/74
Implementation;Synthesis||CD638||@W:Signal rd_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/219||ramblocks.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/76
Implementation;Synthesis||CD638||@W:Signal rd_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/220||ramblocks.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/77
Implementation;Synthesis||CD638||@W:Signal rd_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.||Delta_Sigma_Design.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/221||ramblocks.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/78
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl.||Delta_Sigma_Design.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/222||ram128x8_smartfusion2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd'/linenumber/23
Implementation;Synthesis||CL252||@W:Bit 0 of signal PRODUCT is floating -- simulation mismatch possible.||Delta_Sigma_Design.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/229||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 1 of signal PRODUCT is floating -- simulation mismatch possible.||Delta_Sigma_Design.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/230||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 2 of signal PRODUCT is floating -- simulation mismatch possible.||Delta_Sigma_Design.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/231||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 3 of signal PRODUCT is floating -- simulation mismatch possible.||Delta_Sigma_Design.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/232||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 4 of signal PRODUCT is floating -- simulation mismatch possible.||Delta_Sigma_Design.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/233||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 5 of signal PRODUCT is floating -- simulation mismatch possible.||Delta_Sigma_Design.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/234||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 6 of signal PRODUCT is floating -- simulation mismatch possible.||Delta_Sigma_Design.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/235||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 7 of signal PRODUCT is floating -- simulation mismatch possible.||Delta_Sigma_Design.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/236||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL169||@W:Pruning unused register GETINST_6. Make sure that there are no unused intermediate registers.||Delta_Sigma_Design.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/237||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL169||@W:Pruning unused register ZREGISTER_3(0). Make sure that there are no unused intermediate registers.||Delta_Sigma_Design.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/238||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Delta_Sigma_Design.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/239||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Delta_Sigma_Design.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/240||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(6) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Delta_Sigma_Design.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/241||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Delta_Sigma_Design.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/242||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of INSTR_SLOT(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Delta_Sigma_Design.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/243||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and2.syn_black_box.||Delta_Sigma_Design.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/246||smartfusion2.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/191
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ICYCLE.||Delta_Sigma_Design.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/256||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL159||@N: Input PSLVERR_M is unused.||Delta_Sigma_Design.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/263||coreabc.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/109
Implementation;Synthesis||CL159||@N: Input INITDATVAL is unused.||Delta_Sigma_Design.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/264||coreabc.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input INITDONE is unused.||Delta_Sigma_Design.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/265||coreabc.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input INITADDR is unused.||Delta_Sigma_Design.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/266||coreabc.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input INITDATA is unused.||Delta_Sigma_Design.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/267||coreabc.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PSEL_S is unused.||Delta_Sigma_Design.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/268||coreabc.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PENABLE_S is unused.||Delta_Sigma_Design.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/269||coreabc.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PWRITE_S is unused.||Delta_Sigma_Design.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/270||coreabc.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PADDR_S is unused.||Delta_Sigma_Design.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/271||coreabc.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PWDATA_S is unused.||Delta_Sigma_Design.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/272||coreabc.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/130
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Delta_Sigma_Design.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/276||coreapb3.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||Delta_Sigma_Design.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/277||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||Delta_Sigma_Design.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/278||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||Delta_Sigma_Design.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/279||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||Delta_Sigma_Design.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/280||coreapb3.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||Delta_Sigma_Design.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/281||coreapb3.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||Delta_Sigma_Design.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/282||coreapb3.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||Delta_Sigma_Design.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/283||coreapb3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||Delta_Sigma_Design.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/284||coreapb3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||Delta_Sigma_Design.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/285||coreapb3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||Delta_Sigma_Design.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/286||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||Delta_Sigma_Design.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/287||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||Delta_Sigma_Design.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/288||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||Delta_Sigma_Design.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/289||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||Delta_Sigma_Design.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/290||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||Delta_Sigma_Design.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/291||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||Delta_Sigma_Design.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/292||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||Delta_Sigma_Design.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/293||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||Delta_Sigma_Design.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/294||coreapb3.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||Delta_Sigma_Design.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/295||coreapb3.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||Delta_Sigma_Design.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/296||coreapb3.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||Delta_Sigma_Design.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/297||coreapb3.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||Delta_Sigma_Design.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/298||coreapb3.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||Delta_Sigma_Design.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/299||coreapb3.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||Delta_Sigma_Design.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/300||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||Delta_Sigma_Design.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/301||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||Delta_Sigma_Design.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/302||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||Delta_Sigma_Design.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/303||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||Delta_Sigma_Design.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/304||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||Delta_Sigma_Design.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/305||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||Delta_Sigma_Design.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/306||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||Delta_Sigma_Design.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/307||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||Delta_Sigma_Design.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/308||coreapb3.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||Delta_Sigma_Design.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/309||coreapb3.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||Delta_Sigma_Design.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/310||coreapb3.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||Delta_Sigma_Design.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/311||coreapb3.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||Delta_Sigma_Design.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/312||coreapb3.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||Delta_Sigma_Design.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/313||coreapb3.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||Delta_Sigma_Design.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/314||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||Delta_Sigma_Design.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/315||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||Delta_Sigma_Design.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/316||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||Delta_Sigma_Design.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/317||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||Delta_Sigma_Design.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/318||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||Delta_Sigma_Design.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/319||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||Delta_Sigma_Design.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/320||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||Delta_Sigma_Design.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/321||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL190||@W:Optimizing register bit init_step(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/331||Nokia5110_Driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of init_step(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Delta_Sigma_Design.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/332||Nokia5110_Driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register LCD_State.||Delta_Sigma_Design.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/333||Nokia5110_Driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Delta_Sigma_Design.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/340||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Delta_Sigma_Design.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/455||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Delta_Sigma_Design.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/473||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance COREABC_C0_0.COREABC_C0_0.INSTR_SLOT[0] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.INSTR_MUXC. To keep the instance, apply constraint syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/474||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||BN362||@N: Removing sequential instance timer_indic_sig (in view: work.timerZ1(architecture_timer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Delta_Sigma_Design.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/477||timer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/26
Implementation;Synthesis||BN362||@N: Removing sequential instance IO_OUT[0] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Delta_Sigma_Design.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/478||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 219 sequential elements including COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r0c0.U_RAM64x18. This clock has no specified timing constraint which may adversely impact design performance. ||Delta_Sigma_Design.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/517||ram128x8_smartfusion2.vhd(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd'/linenumber/103
Implementation;Synthesis||MT530||@W:Found inferred clock timerZ1|timer_clock_out_sig_inferred_clock which controls 34 sequential elements including Nokia5110_Driver_0.LCD_timer.counter[20:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Delta_Sigma_Design.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/518||timer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/26
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 100 sequential elements including Delta_Sigma_Converter_0.pwm_quantized_value[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Delta_Sigma_Design.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/519||delta_sigma_converter.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/78
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Delta_Sigma_Design.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/521||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.||Delta_Sigma_Design.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/533||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)); safe FSM implementation is not required.||Delta_Sigma_Design.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/538||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Delta_Sigma_Design.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/578||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Delta_Sigma_Design.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/594||null;null
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Delta_Sigma_Design(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Delta_Sigma_Design.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/603||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Delta_Sigma_Design(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Delta_Sigma_Design.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/604||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Delta_Sigma_Design(rtl)) with 2 words by 2 bits.||Delta_Sigma_Design.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/605||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||BN362||@N: Removing sequential instance timer_clock_out_sig (in view: work.timerZ0(architecture_timer)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Delta_Sigma_Design.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/606||timer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/26
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_quantized_value[11:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/608||delta_sigma_converter.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/78
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_quantized_counter[11:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/609||delta_sigma_converter.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/78
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.prdata_sig[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/610||delta_sigma_converter.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/106
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.pixels_ready is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/611||delta_sigma_converter.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/243
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_counter[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/612||delta_sigma_converter.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/176
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.pixel_sig[31:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/613||delta_sigma_converter.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/226
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_ctrl_reg[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/614||delta_sigma_converter.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/142
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_interrupt is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/615||delta_sigma_converter.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/176
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_data3_pixels_reg[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/616||delta_sigma_converter.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/243
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_data2_pixels_reg[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/617||delta_sigma_converter.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/243
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_data1_pixels_reg[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/618||delta_sigma_converter.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/243
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.DSC_data0_pixels_reg[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/619||delta_sigma_converter.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/243
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.pwm_interrupt_last is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/620||delta_sigma_converter.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/176
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Delta_Sigma_Converter_0.analog_FF is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/621||delta_sigma_converter.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/166
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPI_timer.counter[5:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/622||timer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/26
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/623||timer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/26
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_timer.counter[20:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/624||timer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/26
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_timer.timer_indic_sig is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/625||timer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/26
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_A_ADDR_sig[8:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/626||nokia5110_driver.vhd(424);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/424
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.prdata_sig[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/627||nokia5110_driver.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/209
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[8:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/628||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.init_step[2:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/629||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.frame_get_bit is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/630||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPIDO_sig is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/631||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.frame_count[2:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/632||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPIout_byte[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/633||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.screen_finished is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/634||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_data[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/635||nokia5110_driver.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/371
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.refresh_indicator is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/636||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.data_command_sig is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/637||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.frame_start is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/638||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.data_command_queue_sig is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/639||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.screen_send is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/640||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_Y[2:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/641||nokia5110_driver.vhd(406);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/406
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_X[6:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/642||nokia5110_driver.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/390
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/643||nokia5110_driver.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/371
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_C_BLK_sig is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/644||nokia5110_driver.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/371
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_Vop_set[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/645||nokia5110_driver.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/355
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_bias_sys[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/646||nokia5110_driver.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/339
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_temp_ctrl[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/647||nokia5110_driver.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/323
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_disp_ctrl[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/648||nokia5110_driver.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_func_set[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/649||nokia5110_driver.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/287
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.Driver_reg_ctrl[7:0] is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/650||nokia5110_driver.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/253
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.chip_enable_sig is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/651||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPICLK_last_sig is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/652||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.timer_indicator_last_sig is being ignored due to limitations in architecture. ||Delta_Sigma_Design.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/653||nokia5110_driver.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/117
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.||Delta_Sigma_Design.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/663||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO231||@N: Found counter in view:coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl) instance SMADDR[5:0] ||Delta_Sigma_Design.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/664||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO231||@N: Found counter in view:work.Delta_Sigma_Converter(architecture_delta_sigma_converter) instance pwm_counter[7:0] ||Delta_Sigma_Design.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/665||delta_sigma_converter.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance pwm_quantized_value[0] (in view: work.Delta_Sigma_Converter(architecture_delta_sigma_converter)) because it does not drive other instances.||Delta_Sigma_Design.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/666||delta_sigma_converter.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Delta_Sigma_Converter.vhd'/linenumber/78
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)); safe FSM implementation is not required.||Delta_Sigma_Design.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/671||nokia5110_driver.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/460
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_Vop_set[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/672||nokia5110_driver.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/355
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_bias_sys[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/673||nokia5110_driver.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/339
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_bias_sys[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/674||nokia5110_driver.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/339
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_bias_sys[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/675||nokia5110_driver.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/339
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_bias_sys[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/676||nokia5110_driver.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/339
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_bias_sys[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/677||nokia5110_driver.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/339
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/678||nokia5110_driver.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/323
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/679||nokia5110_driver.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/323
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/680||nokia5110_driver.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/323
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/681||nokia5110_driver.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/323
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/682||nokia5110_driver.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/323
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_temp_ctrl[2] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/683||nokia5110_driver.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/323
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/684||nokia5110_driver.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/304
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/685||nokia5110_driver.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/304
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/686||nokia5110_driver.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/304
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/687||nokia5110_driver.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/304
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_disp_ctrl[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/688||nokia5110_driver.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/304
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[1] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/689||nokia5110_driver.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/304
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_func_set[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/690||nokia5110_driver.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/287
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_func_set[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/691||nokia5110_driver.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/287
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_func_set[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/692||nokia5110_driver.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/287
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_func_set[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/693||nokia5110_driver.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/287
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_func_set[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/694||nokia5110_driver.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/287
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.INSTR_DATA[6] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.INSTR_DATA[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Delta_Sigma_Design.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/698||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||MO106||@N: Found ROM COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0[15:0] (in view: work.Delta_Sigma_Design(rtl)) with 45 words by 16 bits.||Delta_Sigma_Design.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/720||instructions.vhd(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/103
Implementation;Synthesis||FP130||@N: Promoting Net Board_J7_c[3] on CLKINT  I_501 ||Delta_Sigma_Design.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/730||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Nokia5110_Driver_0.rstn_i_i on CLKINT  I_502 ||Delta_Sigma_Design.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/731||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Nokia5110_Driver_0.CLK_SPI_sig on CLKINT  I_503 ||Delta_Sigma_Design.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/732||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||Delta_Sigma_Design.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/784||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock timerZ1|timer_clock_out_sig_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig.||Delta_Sigma_Design.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/785||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||Delta_Sigma_Design.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Delta_Sigma_Design.srr'/linenumber/786||null;null
Implementation;Compile;RootName:Delta_Sigma_Design
Implementation;Place and Route;RootName:Delta_Sigma_Design
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||Delta_Sigma_Design_layout_log.log;liberoaction://open_report/file/Delta_Sigma_Design_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Delta_Sigma_Design
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||Delta_Sigma_Design_generateBitstream.log;liberoaction://open_report/file/Delta_Sigma_Design_generateBitstream.log||(null);(null)
