<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_F68C2E94-723B-44FD-8AB1-C906FDEAC74C"><title>PCIe Gen 4 Device Down Topology</title><body><section id="SECTION_D01403AB-C9E5-406C-BA83-868F811A52DB"><fig id="FIG_pcie_gen_4_device_down_topology_diagram_1"><title>PCIe Gen 4 Device Down Topology Diagram</title><image href="FIG_pcie gen 4 device down topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen_4_device_down_topology_diagram_1_png" /></fig><table id="TABLE_D01403AB-C9E5-406C-BA83-868F811A52DB_1"><title>PCIe Gen 4 Device Down Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Maximum via stub length for mainstream stackup</p></entry><entry><p>250 um per via.</p></entry></row><row><entry><p>Reference plane for microstrip route</p></entry><entry><p>Must be continuous ground.</p></entry></row><row><entry><p>Reference plane for stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</p></entry></row><row><entry><p>Reference plane for dual stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>Nominal 220 nF recommended for Gen3 &amp; Gen4 (spec range 75 nF to 265 nF including tolerance).</p></entry></row><row><entry><p>Routing type for mainstream stackup</p></entry><entry><p>Prefer non-interleaved routes in different layers.</p><p /></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row><row><entry><p>Device / End Point package insertion loss</p></entry><entry><p>Device / End Point needs to be within the 3 dB specification as per the PCIe Base Spec Rev 4.0 Version 1.0. </p></entry></row></tbody></tgroup></table><table id="TABLE_D01403AB-C9E5-406C-BA83-868F811A52DB_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_4DFAD04A-31AB-4FD7-9CEE-A7F5692C153B"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx</title><table id="TABLE_4DFAD04A-31AB-4FD7-9CEE-A7F5692C153B_1"><title>PCIe Gen 4 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1+M2+M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p /></entry><entry><p>Max length is BO+M1+M2+M3+M4 &lt; 292 mm</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 292</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 292 mm</p></section></body></topic>