verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_processing_system7_0_2/sim/zynq_design_1_processing_system7_0_2.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_axi_bram_ctrl_0_bram_0/sim/zynq_design_1_axi_bram_ctrl_0_bram_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_xbar_0/sim/zynq_design_1_xbar_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_c3fe_ila_lib_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/bd_0/ip/ip_1/bd_c3fe_g_inst_0_gigantic_mux.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_c3fe_g_inst_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_c3fe_slot_0_aw_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_c3fe_slot_0_w_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_c3fe_slot_0_b_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_c3fe_slot_0_ar_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_c3fe_slot_0_r_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/bd_0/hdl/bd_c3fe.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_0/sim/zynq_design_1_system_ila_0_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_0/sim/zynq_design_1_auto_pc_0.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_1/sim/zynq_design_1_auto_pc_1.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "../../../bd/zynq_design_1/hdl/zynq_design_1.v" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/2ad9/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/39ca/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/6eb1/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/1d61/hdl" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/d618/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/f9cc/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ecd6/hdl/verilog" --include "../../../../embedded_lab_1.srcs/sources_1/bd/zynq_design_1/ipshared/ce23/hdl/verilog"
verilog xil_defaultlib "glbl.v"
nosort
