--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |   11.967(R)|    0.053(R)|clk_BUFGP         |   0.000|
            |   21.809(F)|   -0.227(F)|clk_BUFGP         |   0.000|
step        |    3.630(R)|   -0.031(R)|clk_BUFGP         |   0.000|
switches<0> |    1.062(R)|    0.451(R)|clk_BUFGP         |   0.000|
switches<1> |    1.902(R)|    0.443(R)|clk_BUFGP         |   0.000|
switches<2> |    1.404(R)|    0.551(R)|clk_BUFGP         |   0.000|
switches<3> |    1.407(R)|    0.345(R)|clk_BUFGP         |   0.000|
switches<4> |    2.467(R)|   -0.235(R)|clk_BUFGP         |   0.000|
switches<5> |    1.833(R)|    0.051(R)|clk_BUFGP         |   0.000|
switches<6> |    2.225(R)|   -0.272(R)|clk_BUFGP         |   0.000|
switches<7> |    3.333(R)|   -1.354(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LEDOUT<0>   |    8.296(R)|clk_BUFGP         |   0.000|
LEDOUT<1>   |    8.517(R)|clk_BUFGP         |   0.000|
LEDOUT<2>   |    8.705(R)|clk_BUFGP         |   0.000|
LEDOUT<3>   |    8.740(R)|clk_BUFGP         |   0.000|
LEDOUT<4>   |    8.171(R)|clk_BUFGP         |   0.000|
LEDOUT<5>   |   12.803(R)|clk_BUFGP         |   0.000|
LEDOUT<6>   |   10.717(R)|clk_BUFGP         |   0.000|
LEDOUT<7>   |   15.114(R)|clk_BUFGP         |   0.000|
an<0>       |    8.380(R)|clk_BUFGP         |   0.000|
an<1>       |    8.993(R)|clk_BUFGP         |   0.000|
an<2>       |   10.202(R)|clk_BUFGP         |   0.000|
an<3>       |    9.356(R)|clk_BUFGP         |   0.000|
sseg<0>     |   13.843(R)|clk_BUFGP         |   0.000|
            |   13.580(F)|clk_BUFGP         |   0.000|
sseg<1>     |   12.895(R)|clk_BUFGP         |   0.000|
            |   12.632(F)|clk_BUFGP         |   0.000|
sseg<2>     |   12.284(R)|clk_BUFGP         |   0.000|
            |   12.021(F)|clk_BUFGP         |   0.000|
sseg<3>     |   13.148(R)|clk_BUFGP         |   0.000|
            |   12.917(F)|clk_BUFGP         |   0.000|
sseg<4>     |   12.915(R)|clk_BUFGP         |   0.000|
            |   12.773(F)|clk_BUFGP         |   0.000|
sseg<5>     |   12.907(R)|clk_BUFGP         |   0.000|
            |   12.676(F)|clk_BUFGP         |   0.000|
sseg<6>     |   12.893(R)|clk_BUFGP         |   0.000|
            |   12.751(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.411|   14.618|   19.944|   29.502|
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 29 15:54:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



