Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Aug  7 14:43:30 2024
| Host         : WD850X2TB running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file ./results/timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert              2           
TIMING-9  Warning   Unknown CDC Logic                         1           
XDCH-2    Warning   Same min and max delay values on IO port  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.395        0.000                      0                 6180        0.078        0.000                      0                 6180        3.000        0.000                       0                  2304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                            ------------       ----------      --------------
clk100                                                                                           {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_1_0                                                                    {0.000 5.000}      10.000          100.000         
  clkfbout_system_clk_wiz_1_0                                                                    {0.000 5.000}      10.000          100.000         
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                           {0.000 16.666}     33.333          30.000          
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                            {0.000 16.666}     33.333          30.000          
  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {0.000 33.333}     66.666          15.000          
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                         {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                 8.739        0.000                      0                    1        0.357        0.000                      0                    1        3.000        0.000                       0                     4  
  clk_out1_system_clk_wiz_1_0                                                                          2.805        0.000                      0                 5661        0.078        0.000                      0                 5661        3.870        0.000                       0                  1917  
  clkfbout_system_clk_wiz_1_0                                                                                                                                                                                                                      8.408        0.000                       0                     3  
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                                  9.442        0.000                      0                  427        0.086        0.000                      0                  427       15.812        0.000                       0                   281  
  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O       60.941        0.000                      0                   88        0.221        0.000                      0                   88       32.833        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_1_0  clk100                             0.395        0.000                      0                    3        2.993        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 reset_vec_reg[1]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 1.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 14.171 - 10.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         1.264     1.264 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.981    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.062 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.371     4.433    clkin100_IBUF_BUFG
    SLICE_X10Y106        SRL16E                                       r  reset_vec_reg[1]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     5.765 r  reset_vec_reg[1]_srl15/Q
                         net (fo=1, routed)           0.000     5.765    reset_vec_reg[1]_srl15_n_0
    SLICE_X10Y106        FDRE                                         r  reset_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    F4                                                0.000    10.000 r  clkin100 (IN)
                         net (fo=0)                   0.000    10.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         1.204    11.204 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.832    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.909 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.262    14.171    clkin100_IBUF_BUFG
    SLICE_X10Y106        FDRE                                         r  reset_vec_reg[0]/C
                         clock pessimism              0.262    14.433    
                         clock uncertainty           -0.035    14.398    
    SLICE_X10Y106        FDRE (Setup_fdre_C_D)        0.106    14.504    reset_vec_reg[0]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  8.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_vec_reg[1]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.053    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.079 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.569     1.648    clkin100_IBUF_BUFG
    SLICE_X10Y106        SRL16E                                       r  reset_vec_reg[1]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     2.136 r  reset_vec_reg[1]_srl15/Q
                         net (fo=1, routed)           0.000     2.136    reset_vec_reg[1]_srl15_n_0
    SLICE_X10Y106        FDRE                                         r  reset_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         0.736     0.736 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.435    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.464 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.840     2.304    clkin100_IBUF_BUFG
    SLICE_X10Y106        FDRE                                         r  reset_vec_reg[0]/C
                         clock pessimism             -0.656     1.648    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.131     1.779    reset_vec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   clkin100_IBUF_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0
  To Clock:  clk_out1_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/cur_data_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/ex_imm_not_4_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.633ns (24.951%)  route 4.912ns (75.049%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         1.264     1.264 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.981    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.062 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.408     4.469    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926     1.543 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.984    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.065 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1915, routed)        1.360     4.425    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Clk
    SLICE_X35Y114        FDRE                                         r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/cur_data_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDRE (Prop_fdre_C_Q)         0.379     4.804 f  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/cur_data_i_reg[21]/Q
                         net (fo=69, routed)          1.908     6.712    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Q[21]
    SLICE_X38Y126        LUT4 (Prop_lut4_I3_O)        0.106     6.818 f  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/OF_Sel_CSR[cycle]_i_3/O
                         net (fo=3, routed)           0.703     7.521    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/OF_Sel_CSR_reg[cycle]
    SLICE_X38Y126        LUT6 (Prop_lut6_I1_O)        0.283     7.804 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_FPGA.Native_i_3__34/O
                         net (fo=1, routed)           0.474     8.278    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_FPGA.Native_i_3__34_n_0
    SLICE_X35Y124        LUT6 (Prop_lut6_I5_O)        0.105     8.383 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_FPGA.Native_i_1__102/O
                         net (fo=1, routed)           0.000     8.383    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X35Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.715 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     8.723    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_2
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.855 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=258, routed)         0.972     9.827    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Using_FPGA.Native_7
    SLICE_X42Y124        LUT4 (Prop_lut4_I3_O)        0.296    10.123 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/ex_imm_not_4[11]_i_1/O
                         net (fo=20, routed)          0.847    10.970    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/SR[0]
    SLICE_X41Y117        FDRE                                         r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/ex_imm_not_4_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    F4                                                0.000    10.000 r  clkin100 (IN)
                         net (fo=0)                   0.000    10.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         1.204    11.204 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.832    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.909 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.302    14.211    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    11.461 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    12.834    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.911 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1915, routed)        1.248    14.159    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y117        FDRE                                         r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/ex_imm_not_4_reg[28]/C
                         clock pessimism              0.220    14.379    
                         clock uncertainty           -0.074    14.305    
    SLICE_X41Y117        FDRE (Setup_fdre_C_R)       -0.530    13.775    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/ex_imm_not_4_reg[28]
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  2.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 i2c_inst/read_fifo_inst/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_inst/read_fifo_inst/mem_reg_0_31_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.372%)  route 0.282ns (66.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.053    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.079 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.558     1.636    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.560 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.055    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.081 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1915, routed)        0.563     1.644    i2c_inst/read_fifo_inst/CLK
    SLICE_X9Y119         FDRE                                         r  i2c_inst/read_fifo_inst/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  i2c_inst/read_fifo_inst/wr_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.282     2.066    i2c_inst/read_fifo_inst/mem_reg_0_31_6_8/ADDRD0
    SLICE_X10Y119        RAMD32                                       r  i2c_inst/read_fifo_inst/mem_reg_0_31_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         0.736     0.736 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.435    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.464 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.828     2.292    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.898 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.437    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.466 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1915, routed)        0.831     2.298    i2c_inst/read_fifo_inst/mem_reg_0_31_6_8/WCLK
    SLICE_X10Y119        RAMD32                                       r  i2c_inst/read_fifo_inst/mem_reg_0_31_6_8/RAMA/CLK
                         clock pessimism             -0.619     1.679    
    SLICE_X10Y119        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.989    i2c_inst/read_fifo_inst/mem_reg_0_31_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y21     system_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y122    i2c_inst/cmd_fifo_inst/mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y122    i2c_inst/cmd_fifo_inst/mem_reg_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_1_0
  To Clock:  clkfbout_system_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    system_i/clk_wiz_1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        7.104ns  (logic 1.453ns (20.454%)  route 5.651ns (79.545%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 35.911 - 33.333 ) 
    Source Clock Delay      (SCD):    2.900ns = ( 19.566 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.458    18.125    system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.206 f  system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.360    19.566    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X50Y105        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.437    20.003 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=18, routed)          1.267    21.271    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y108        LUT4 (Prop_lut4_I2_O)        0.105    21.376 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.682    22.057    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Reg_En[4]
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.119    22.176 f  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_TDO_INST_0_i_27/O
                         net (fo=2, routed)           0.357    22.533    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_TDO_INST_0_i_27_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.267    22.800 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_TDO_INST_0_i_9/O
                         net (fo=2, routed)           0.772    23.572    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_2
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.105    23.677 f  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=1, routed)           0.915    24.592    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/haltsum0_reg[0]_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.105    24.697 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_TDO_INST_0/O
                         net (fo=3, routed)           0.340    25.037    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X45Y109        LUT6 (Prop_lut6_I1_O)        0.105    25.142 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.332    25.474    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.105    25.579 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.267    25.846    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I2_O)        0.105    25.951 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.719    26.670    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X40Y100        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.245    34.578    system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.655 r  system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.255    35.911    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X40Y100        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C
                         clock pessimism              0.283    36.194    
                         clock uncertainty           -0.035    36.158    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)       -0.047    36.111    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg
  -------------------------------------------------------------------
                         required time                         36.111    
                         arrival time                         -26.670    
  -------------------------------------------------------------------
                         slack                                  9.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.204%)  route 0.243ns (53.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.653     0.653    system_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.679 r  system_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.242    system_i/mdm_1/U0/tck_BUFG
    SLICE_X46Y100        FDRE                                         r  system_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.406 r  system_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/Q
                         net (fo=10, routed)          0.243     1.649    system_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]
    SLICE_X44Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.694 r  system_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.694    system_i/mdm_1/U0/plusOp[5]
    SLICE_X44Y99         FDRE                                         r  system_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.767     0.767    system_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.796 r  system_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.837     1.633    system_i/mdm_1/U0/tck_BUFG
    SLICE_X44Y99         FDRE                                         r  system_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/C
                         clock pessimism             -0.117     1.516    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.092     1.608    system_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y4  system_i/mdm_1/U0/tck_BUFG_inst/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X42Y101  system_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X42Y101  system_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       60.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.941ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data0_write_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.097ns (20.672%)  route 4.210ns (79.328%))
  Logic Levels:           5  (LUT4=4 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 71.522 - 66.666 ) 
    Source Clock Delay      (SCD):    5.469ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.458     1.458    system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.539 f  system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.360     2.900    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.437     3.337 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.688     4.025    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.106 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.363     5.469    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y108        FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.379     5.848 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=5, routed)           0.573     6.422    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X44Y108        LUT4 (Prop_lut4_I3_O)        0.105     6.527 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.682     7.208    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X43Y108        LUT4 (Prop_lut4_I0_O)        0.105     7.313 f  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_5/O
                         net (fo=1, routed)           0.662     7.975    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_5_n_0
    SLICE_X42Y108        LUT5 (Prop_lut5_I2_O)        0.105     8.080 f  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_3/O
                         net (fo=6, routed)           0.701     8.781    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_3_n_0
    SLICE_X38Y108        LUT4 (Prop_lut4_I0_O)        0.118     8.899 f  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_new_dbg_instr_TClk_i_3/O
                         net (fo=10, routed)          0.527     9.426    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_new_dbg_instr_TClk_i_3_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.285     9.711 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data0_write_reg[31]_i_1/O
                         net (fo=32, routed)          1.065    10.776    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0
    SLICE_X29Y117        FDRE                                         r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data0_write_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.245    67.911    system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    67.988 f  system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.248    69.237    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.351    69.588 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.605    70.193    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    70.270 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.252    71.522    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y117        FDRE                                         r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data0_write_reg_reg[20]/C
                         clock pessimism              0.568    72.090    
                         clock uncertainty           -0.035    72.055    
    SLICE_X29Y117        FDRE (Setup_fdre_C_CE)      -0.338    71.717    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data0_write_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         71.717    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 60.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg/C
                            (rising edge-triggered cell FDRE clocked by system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.abstractcs_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.957%)  route 0.165ns (47.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.661     0.661    system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.687 f  system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.562     1.249    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.167     1.416 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.309     1.725    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.563     2.314    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X39Y108        FDRE                                         r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg/Q
                         net (fo=6, routed)           0.165     2.620    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_1[0]
    SLICE_X37Y108        LUT6 (Prop_lut6_I3_O)        0.045     2.665 r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.abstractcs_busy_i_1/O
                         net (fo=1, routed)           0.000     2.665    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.abstractcs_busy_i_1_n_0
    SLICE_X37Y108        FDCE                                         r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.abstractcs_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.774     0.774    system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.803 f  system_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.832     1.635    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.208     1.843 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.353     2.196    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.225 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.836     3.061    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y108        FDCE                                         r  system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.abstractcs_busy_reg/C
                         clock pessimism             -0.708     2.353    
    SLICE_X37Y108        FDCE (Hold_fdce_C_D)         0.091     2.444    system_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.abstractcs_busy_reg
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y108  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y108  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y108  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.993ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 3.678ns (74.514%)  route 1.258ns (25.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         1.264     1.264 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.981    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.062 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.408     4.469    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926     1.543 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.984    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.065 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1915, routed)        1.432     4.497    system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y130         FDSE                                         r  system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.379     4.876 r  system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.258     6.134    usb_uart_txd_OBUF
    B18                  OBUF (Prop_obuf_I_O)         3.299     9.433 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     9.433    usb_uart_txd
    B18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -0.000     9.828    
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  0.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.993ns  (arrival time - required time)
  Source:                 i2c_inst/i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.965ns (64.722%)  route 0.526ns (35.278%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkin100
    F4                   IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clkin100_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.053    clkin100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.079 r  clkin100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.558     1.636    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.560 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.055    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.081 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1915, routed)        0.594     1.675    i2c_inst/i2c_master_inst/CLK
    SLICE_X1Y117         FDSE                                         r  i2c_inst/i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.141     1.816 r  i2c_inst/i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=1, routed)           0.526     2.342    i2c_sda_t
    D17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.166 r  OBUFT_i2c_sda/O
                         net (fo=0)                   0.000     3.166    i2c_sda
    D17                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -0.000     0.172    
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  2.993    





