#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                              20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              20.891
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG) [clock-to-output]               1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QD[0] (Q_FRAG)                                 0.000    20.891
data arrival time                                                                                                        20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990    16.290
clock uncertainty                                                                                               0.000    16.290
cell hold time                                                                                                  0.571    16.861
data required time                                                                                                       16.861
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -16.861
data arrival time                                                                                                        20.891
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.030


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.000    16.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.693
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.993
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.902
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    20.902
data arrival time                                                                                                             20.902

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.000    16.301
clock uncertainty                                                                                                    0.000    16.301
cell hold time                                                                                                       0.571    16.872
data required time                                                                                                            16.872
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -16.872
data arrival time                                                                                                             20.902
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    4.030


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                             20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                    0.000    16.291
cell hold time                                                                                                       0.571    16.862
data required time                                                                                                            16.862
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -16.862
data arrival time                                                                                                             20.892
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    4.030


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                             20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                    0.000    16.291
cell hold time                                                                                                       0.571    16.862
data required time                                                                                                            16.862
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -16.862
data arrival time                                                                                                             20.892
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    4.030


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                             20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                    0.000    16.291
cell hold time                                                                                                       0.571    16.862
data required time                                                                                                            16.862
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -16.862
data arrival time                                                                                                             20.892
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    4.030


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                  13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                           20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                  13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                  0.000    16.291
cell hold time                                                                                                     0.571    16.862
data required time                                                                                                          16.862
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         -16.862
data arrival time                                                                                                           20.892
----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                  4.030


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                              20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              20.892
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                              20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              20.892
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                              20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              20.892
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                              20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              20.891
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                              20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              20.891
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                                       2.013    16.314
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.006
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.915
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    20.915
data arrival time                                                                                                              20.915

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                                       2.013    16.314
clock uncertainty                                                                                                     0.000    16.314
cell hold time                                                                                                        0.571    16.885
data required time                                                                                                             16.885
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.885
data arrival time                                                                                                              20.915
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                              20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              20.891
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                              20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              20.891
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                              20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              20.891
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                              20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              20.892
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                              20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              20.892
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                              20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              20.892
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                              20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              20.892
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.030


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                            0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                   13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                            20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                            0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                   13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                   0.000    16.291
cell hold time                                                                                                      0.571    16.862
data required time                                                                                                           16.862
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -16.862
data arrival time                                                                                                            20.892
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   4.030


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                               20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                      0.000    16.291
cell hold time                                                                                                         0.571    16.862
data required time                                                                                                              16.862
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.862
data arrival time                                                                                                               20.892
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.892
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    20.892
data arrival time                                                                                                               20.892

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                      0.000    16.291
cell hold time                                                                                                         0.571    16.862
data required time                                                                                                              16.862
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.862
data arrival time                                                                                                               20.892
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                               20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               20.891
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                               20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               20.891
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                               20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               20.891
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                               20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               20.891
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                               20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               20.891
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                               20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               20.891
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                               20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               20.891
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                               20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               20.891
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.982
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.891
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG)                                        0.000    20.891
data arrival time                                                                                                               20.891

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               20.891
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.030


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.114
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.023
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    21.023
data arrival time                                                                                                             21.023

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                    0.000    16.291
cell hold time                                                                                                       0.571    16.862
data required time                                                                                                            16.862
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -16.862
data arrival time                                                                                                             21.023
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    4.161


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QCK[0] (Q_FRAG)                                       2.004    16.304
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.127
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.037
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.037
data arrival time                                                                                                              21.037

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QCK[0] (Q_FRAG)                                       2.004    16.304
clock uncertainty                                                                                                     0.000    16.304
cell hold time                                                                                                        0.571    16.875
data required time                                                                                                             16.875
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.875
data arrival time                                                                                                              21.037
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.161


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                                       2.004    16.304
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.127
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.037
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.037
data arrival time                                                                                                             21.037

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                                       2.004    16.304
clock uncertainty                                                                                                    0.000    16.304
cell hold time                                                                                                       0.571    16.875
data required time                                                                                                            16.875
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -16.875
data arrival time                                                                                                             21.037
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    4.161


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.114
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.023
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    21.023
data arrival time                                                                                                               21.023

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                      0.000    16.291
cell hold time                                                                                                         0.571    16.862
data required time                                                                                                              16.862
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.862
data arrival time                                                                                                               21.023
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.161


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.114
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.023
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.023
data arrival time                                                                                                              21.023

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              21.023
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.161


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.113
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.022
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.022
data arrival time                                                                                                               21.022

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               21.022
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.161


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.113
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.022
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    21.022
data arrival time                                                                                                               21.022

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               21.022
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.161


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.114
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.023
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.023
data arrival time                                                                                                               21.023

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                      0.000    16.291
cell hold time                                                                                                         0.571    16.862
data required time                                                                                                              16.862
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.862
data arrival time                                                                                                               21.023
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.161


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.114
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.023
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.023
data arrival time                                                                                                             21.023

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                    0.000    16.291
cell hold time                                                                                                       0.571    16.862
data required time                                                                                                            16.862
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -16.862
data arrival time                                                                                                             21.023
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    4.161


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                                       2.000    16.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.693
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.124
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.033
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    21.033
data arrival time                                                                                                              21.033

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                                       2.000    16.301
clock uncertainty                                                                                                     0.000    16.301
cell hold time                                                                                                        0.571    16.872
data required time                                                                                                             16.872
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.872
data arrival time                                                                                                              21.033
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.161


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QCK[0] (Q_FRAG)                                       2.004    16.304
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.127
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.037
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    21.037
data arrival time                                                                                                              21.037

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QCK[0] (Q_FRAG)                                       2.004    16.304
clock uncertainty                                                                                                     0.000    16.304
cell hold time                                                                                                        0.571    16.875
data required time                                                                                                             16.875
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.875
data arrival time                                                                                                              21.037
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.161


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    20.113
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.022
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG)                                        0.000    21.022
data arrival time                                                                                                              21.022

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              21.022
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.161


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.171
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                               21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                      0.000    16.291
cell hold time                                                                                                         0.571    16.862
data required time                                                                                                              16.862
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.862
data arrival time                                                                                                               21.080
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.218


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                              21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              21.080
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.171
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                             21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                    0.000    16.291
cell hold time                                                                                                       0.571    16.862
data required time                                                                                                            16.862
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -16.862
data arrival time                                                                                                             21.080
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    4.218


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                              21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              21.080
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.171
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                              21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              21.080
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QCK[0] (Q_FRAG)                                       2.004    16.304
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.184
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.094
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    21.094
data arrival time                                                                                                               21.094

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QCK[0] (Q_FRAG)                                       2.004    16.304
clock uncertainty                                                                                                      0.000    16.304
cell hold time                                                                                                         0.571    16.875
data required time                                                                                                              16.875
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.875
data arrival time                                                                                                               21.094
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.218


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                                       2.000    16.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.693
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.181
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    21.090
data arrival time                                                                                                              21.090

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                                       2.000    16.301
clock uncertainty                                                                                                     0.000    16.301
cell hold time                                                                                                        0.571    16.872
data required time                                                                                                             16.872
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.872
data arrival time                                                                                                              21.090
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                              21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                     0.000    16.290
cell hold time                                                                                                        0.571    16.861
data required time                                                                                                             16.861
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.861
data arrival time                                                                                                              21.080
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                                       2.013    16.314
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.194
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.103
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    21.103
data arrival time                                                                                                              21.103

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                                       2.013    16.314
clock uncertainty                                                                                                     0.000    16.314
cell hold time                                                                                                        0.571    16.885
data required time                                                                                                             16.885
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.885
data arrival time                                                                                                              21.103
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                                       2.004    16.304
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.184
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.094
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.094
data arrival time                                                                                                              21.094

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                                       2.004    16.304
clock uncertainty                                                                                                     0.000    16.304
cell hold time                                                                                                        0.571    16.875
data required time                                                                                                             16.875
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.875
data arrival time                                                                                                              21.094
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                                       2.013    16.314
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.194
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.103
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    21.103
data arrival time                                                                                                              21.103

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                                       2.013    16.314
clock uncertainty                                                                                                     0.000    16.314
cell hold time                                                                                                        0.571    16.885
data required time                                                                                                             16.885
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.885
data arrival time                                                                                                              21.103
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.171
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                              21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              21.080
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                                       2.013    16.314
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.194
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.103
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    21.103
data arrival time                                                                                                              21.103

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                                       2.013    16.314
clock uncertainty                                                                                                     0.000    16.314
cell hold time                                                                                                        0.571    16.885
data required time                                                                                                             16.885
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.885
data arrival time                                                                                                              21.103
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QCK[0] (Q_FRAG)                                       2.000    16.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.693
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.181
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    21.090
data arrival time                                                                                                               21.090

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QCK[0] (Q_FRAG)                                       2.000    16.301
clock uncertainty                                                                                                      0.000    16.301
cell hold time                                                                                                         0.571    16.872
data required time                                                                                                              16.872
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.872
data arrival time                                                                                                               21.090
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.218


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.171
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                             21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                    0.000    16.291
cell hold time                                                                                                       0.571    16.862
data required time                                                                                                            16.862
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -16.862
data arrival time                                                                                                             21.080
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    4.218


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                               21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               21.080
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.218


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                               21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               21.080
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.218


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.171
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                              21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              21.080
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                               21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               21.080
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.218


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                               21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                      0.000    16.290
cell hold time                                                                                                         0.571    16.861
data required time                                                                                                              16.861
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.861
data arrival time                                                                                                               21.080
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      4.218


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    20.171
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.080
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.080
data arrival time                                                                                                              21.080

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.291
clock uncertainty                                                                                                     0.000    16.291
cell hold time                                                                                                        0.571    16.862
data required time                                                                                                             16.862
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -16.862
data arrival time                                                                                                              21.080
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     4.218


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                      0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.246    19.929
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.378    21.307
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG)                                   0.000    21.307
data arrival time                                                                                                         21.307

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                      0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.290
clock uncertainty                                                                                                0.000    16.290
cell hold time                                                                                                   0.571    16.861
data required time                                                                                                        16.861
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -16.861
data arrival time                                                                                                         21.307
--------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                4.446


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                 1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.379    21.062
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    22.104
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG)                                   0.000    22.104
data arrival time                                                                                                        22.104

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QCK[0] (Q_FRAG)                                  2.013    16.314
clock uncertainty                                                                                               0.000    16.314
cell hold time                                                                                                  0.571    16.885
data required time                                                                                                       16.885
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -16.885
data arrival time                                                                                                        22.104
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               5.219


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                       0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                 13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QCK[0] (Q_FRAG)                                    2.013    16.314
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.393    17.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.435    22.141
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    23.050
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                        0.000    23.050
data arrival time                                                                                                          23.050

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                       0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                 13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.290
clock uncertainty                                                                                                 0.000    16.290
cell hold time                                                                                                    0.571    16.861
data required time                                                                                                         16.861
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -16.861
data arrival time                                                                                                          23.050
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 6.189


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                       0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                 13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                   1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                  1.393    17.683
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                       2.267    19.950
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        0.852    20.802
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QD[0] (Q_FRAG)                                   3.502    24.304
data arrival time                                                                                                          24.304

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                       0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                 13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                  1.990    16.290
clock uncertainty                                                                                                 0.000    16.290
cell hold time                                                                                                    0.571    16.861
data required time                                                                                                         16.861
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -16.861
data arrival time                                                                                                          24.304
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 7.443


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.393    17.683
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                         3.041    20.724
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                          0.852    21.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.580    25.157
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    26.198
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                   0.000    26.198
data arrival time                                                                                                        26.198

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.290
clock uncertainty                                                                                               0.000    16.290
cell hold time                                                                                                  0.571    16.861
data required time                                                                                                       16.861
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -16.861
data arrival time                                                                                                        26.198
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               9.337


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(28)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[28].O_EN[0] (BIDIR_CELL)                                            2.914    20.597
$iopadmap$AL4S3B_FPGA_Top.io_pad[28].O_PAD_$out[0] (BIDIR_CELL)                                     10.040    30.637
out:io_pad(28)_$out.outpad[0] (.output)                                                              0.000    30.637
data arrival time                                                                                             30.637

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                             30.637
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   30.637


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(30)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[30].O_DAT[0] (BIDIR_CELL)                                            3.292    20.976
$iopadmap$AL4S3B_FPGA_Top.io_pad[30].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    30.702
out:io_pad(30)_$out.outpad[0] (.output)                                                               0.000    30.702
data arrival time                                                                                              30.702

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.702
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.702


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(21)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_DAT[0] (BIDIR_CELL)                                             3.292    20.976
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    30.702
out:io_pad(21)_$out.outpad[0] (.output)                                                                0.000    30.702
data arrival time                                                                                               30.702

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                               30.702
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     30.702


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(24)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QCK[0] (Q_FRAG)                       2.004    16.304
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.697
$iopadmap$AL4S3B_FPGA_Top.io_pad[24].O_DAT[0] (BIDIR_CELL)                                            3.292    20.989
$iopadmap$AL4S3B_FPGA_Top.io_pad[24].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    30.715
out:io_pad(24)_$out.outpad[0] (.output)                                                               0.000    30.715
data arrival time                                                                                              30.715

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.715
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.715


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(26)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                       2.004    16.304
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.697
$iopadmap$AL4S3B_FPGA_Top.io_pad[26].O_DAT[0] (BIDIR_CELL)                                            3.292    20.989
$iopadmap$AL4S3B_FPGA_Top.io_pad[26].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    30.715
out:io_pad(26)_$out.outpad[0] (.output)                                                               0.000    30.715
data arrival time                                                                                              30.715

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.715
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.715


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(6)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[6].O_EN[0] (BIDIR_CELL)                                              3.223    20.906
$iopadmap$AL4S3B_FPGA_Top.io_pad[6].O_PAD_$out[0] (BIDIR_CELL)                                       10.040    30.946
out:io_pad(6)_$out.outpad[0] (.output)                                                                0.000    30.946
data arrival time                                                                                              30.946

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.946
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.946


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(5)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[5].O_EN[0] (BIDIR_CELL)                                              3.223    20.906
$iopadmap$AL4S3B_FPGA_Top.io_pad[5].O_PAD_$out[0] (BIDIR_CELL)                                       10.040    30.946
out:io_pad(5)_$out.outpad[0] (.output)                                                                0.000    30.946
data arrival time                                                                                              30.946

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.946
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.946


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(13)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[13].O_EN[0] (BIDIR_CELL)                                             3.223    20.906
$iopadmap$AL4S3B_FPGA_Top.io_pad[13].O_PAD_$out[0] (BIDIR_CELL)                                      10.040    30.946
out:io_pad(13)_$out.outpad[0] (.output)                                                               0.000    30.946
data arrival time                                                                                              30.946

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.946
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.946


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(2)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[2].O_EN[0] (BIDIR_CELL)                                              3.223    20.906
$iopadmap$AL4S3B_FPGA_Top.io_pad[2].O_PAD_$out[0] (BIDIR_CELL)                                       10.040    30.946
out:io_pad(2)_$out.outpad[0] (.output)                                                                0.000    30.946
data arrival time                                                                                              30.946

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.946
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.946


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(0)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[0].O_EN[0] (BIDIR_CELL)                                              3.223    20.906
$iopadmap$AL4S3B_FPGA_Top.io_pad[0].O_PAD_$out[0] (BIDIR_CELL)                                       10.040    30.946
out:io_pad(0)_$out.outpad[0] (.output)                                                                0.000    30.946
data arrival time                                                                                              30.946

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.946
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.946


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(1)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[1].O_EN[0] (BIDIR_CELL)                                              3.223    20.906
$iopadmap$AL4S3B_FPGA_Top.io_pad[1].O_PAD_$out[0] (BIDIR_CELL)                                       10.040    30.946
out:io_pad(1)_$out.outpad[0] (.output)                                                                0.000    30.946
data arrival time                                                                                              30.946

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.946
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.946


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(3)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                       2.000    16.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.693
$iopadmap$AL4S3B_FPGA_Top.io_pad[3].O_EN[0] (BIDIR_CELL)                                              3.223    20.917
$iopadmap$AL4S3B_FPGA_Top.io_pad[3].O_PAD_$out[0] (BIDIR_CELL)                                       10.040    30.957
out:io_pad(3)_$out.outpad[0] (.output)                                                                0.000    30.957
data arrival time                                                                                              30.957

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.957
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.957


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(12)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                       2.013    16.314
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.706
$iopadmap$AL4S3B_FPGA_Top.io_pad[12].O_EN[0] (BIDIR_CELL)                                             3.223    20.930
$iopadmap$AL4S3B_FPGA_Top.io_pad[12].O_PAD_$out[0] (BIDIR_CELL)                                      10.040    30.970
out:io_pad(12)_$out.outpad[0] (.output)                                                               0.000    30.970
data arrival time                                                                                              30.970

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              30.970
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    30.970


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(22)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QCK[0] (Q_FRAG)                       2.004    16.304
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.697
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_DAT[0] (BIDIR_CELL)                                            3.626    21.323
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    31.049
out:io_pad(22)_$out.outpad[0] (.output)                                                               0.000    31.049
data arrival time                                                                                              31.049

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              31.049
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    31.049


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(4)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[4].O_EN[0] (BIDIR_CELL)                                              3.340    21.023
$iopadmap$AL4S3B_FPGA_Top.io_pad[4].O_PAD_$out[0] (BIDIR_CELL)                                       10.040    31.063
out:io_pad(4)_$out.outpad[0] (.output)                                                                0.000    31.063
data arrival time                                                                                              31.063

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              31.063
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    31.063


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(10)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[10].O_DAT[0] (BIDIR_CELL)                                             3.656    21.339
$iopadmap$AL4S3B_FPGA_Top.io_pad[10].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    31.065
out:io_pad(10)_$out.outpad[0] (.output)                                                                0.000    31.065
data arrival time                                                                                               31.065

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                               31.065
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     31.065


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(23)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[23].O_EN[0] (BIDIR_CELL)                                            3.349    21.033
$iopadmap$AL4S3B_FPGA_Top.io_pad[23].O_PAD_$out[0] (BIDIR_CELL)                                     10.040    31.073
out:io_pad(23)_$out.outpad[0] (.output)                                                              0.000    31.073
data arrival time                                                                                             31.073

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                             31.073
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   31.073


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(29)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[29].O_EN[0] (BIDIR_CELL)                                            3.349    21.033
$iopadmap$AL4S3B_FPGA_Top.io_pad[29].O_PAD_$out[0] (BIDIR_CELL)                                     10.040    31.073
out:io_pad(29)_$out.outpad[0] (.output)                                                              0.000    31.073
data arrival time                                                                                             31.073

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.000
data arrival time                                                                                             31.073
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   31.073


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(9)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[9].O_DAT[0] (BIDIR_CELL)                                              3.732    21.415
$iopadmap$AL4S3B_FPGA_Top.io_pad[9].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    31.141
out:io_pad(9)_$out.outpad[0] (.output)                                                                 0.000    31.141
data arrival time                                                                                               31.141

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                               31.141
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     31.141


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(8)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[8].O_DAT[0] (BIDIR_CELL)                                              3.732    21.415
$iopadmap$AL4S3B_FPGA_Top.io_pad[8].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    31.141
out:io_pad(8)_$out.outpad[0] (.output)                                                                 0.000    31.141
data arrival time                                                                                               31.141

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                               31.141
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     31.141


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(11)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[11].O_DAT[0] (BIDIR_CELL)                                             3.732    21.415
$iopadmap$AL4S3B_FPGA_Top.io_pad[11].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    31.141
out:io_pad(11)_$out.outpad[0] (.output)                                                                0.000    31.141
data arrival time                                                                                               31.141

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                               31.141
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     31.141


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(27)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[27].O_DAT[0] (BIDIR_CELL)                                            3.880    21.564
$iopadmap$AL4S3B_FPGA_Top.io_pad[27].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    31.290
out:io_pad(27)_$out.outpad[0] (.output)                                                               0.000    31.290
data arrival time                                                                                              31.290

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              31.290
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    31.290


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(20)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[20].O_DAT[0] (BIDIR_CELL)                                             3.880    21.564
$iopadmap$AL4S3B_FPGA_Top.io_pad[20].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    31.290
out:io_pad(20)_$out.outpad[0] (.output)                                                                0.000    31.290
data arrival time                                                                                               31.290

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                               31.290
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     31.290


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(25)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[25].O_DAT[0] (BIDIR_CELL)                                            3.880    21.564
$iopadmap$AL4S3B_FPGA_Top.io_pad[25].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    31.290
out:io_pad(25)_$out.outpad[0] (.output)                                                               0.000    31.290
data arrival time                                                                                              31.290

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              31.290
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    31.290


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(19)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[19].O_EN[0] (BIDIR_CELL)                                             3.660    21.344
$iopadmap$AL4S3B_FPGA_Top.io_pad[19].O_PAD_$out[0] (BIDIR_CELL)                                      10.040    31.384
out:io_pad(19)_$out.outpad[0] (.output)                                                               0.000    31.384
data arrival time                                                                                              31.384

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              31.384
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    31.384


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(18)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_EN[0] (BIDIR_CELL)                                             3.927    21.611
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_PAD_$out[0] (BIDIR_CELL)                                      10.040    31.651
out:io_pad(18)_$out.outpad[0] (.output)                                                               0.000    31.651
data arrival time                                                                                              31.651

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              31.651
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    31.651


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(7)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[7].O_EN[0] (BIDIR_CELL)                                              4.638    22.321
$iopadmap$AL4S3B_FPGA_Top.io_pad[7].O_PAD_$out[0] (BIDIR_CELL)                                       10.040    32.361
out:io_pad(7)_$out.outpad[0] (.output)                                                                0.000    32.361
data arrival time                                                                                              32.361

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              32.361
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    32.361


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(31)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                         0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                   13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                    1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                       1.990    16.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[31].O_DAT[0] (BIDIR_CELL)                                          5.078    22.761
$iopadmap$AL4S3B_FPGA_Top.io_pad[31].O_PAD_$out[0] (BIDIR_CELL)                                     9.726    32.487
out:io_pad(31)_$out.outpad[0] (.output)                                                             0.000    32.487
data arrival time                                                                                            32.487

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                         0.000     0.000
clock source latency                                                                                0.000     0.000
clock uncertainty                                                                                   0.000     0.000
output external delay                                                                               0.000     0.000
data required time                                                                                            0.000
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.000
data arrival time                                                                                            32.487
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  32.487


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(14)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                       1.990    16.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.683
$iopadmap$AL4S3B_FPGA_Top.io_pad[14].O_EN[0] (BIDIR_CELL)                                             5.001    22.684
$iopadmap$AL4S3B_FPGA_Top.io_pad[14].O_PAD_$out[0] (BIDIR_CELL)                                      10.040    32.724
out:io_pad(14)_$out.outpad[0] (.output)                                                               0.000    32.724
data arrival time                                                                                              32.724

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              32.724
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    32.724


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(15)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.296    14.301
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                       2.013    16.314
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.706
$iopadmap$AL4S3B_FPGA_Top.io_pad[15].O_EN[0] (BIDIR_CELL)                                             5.040    22.746
$iopadmap$AL4S3B_FPGA_Top.io_pad[15].O_PAD_$out[0] (BIDIR_CELL)                                      10.040    32.786
out:io_pad(15)_$out.outpad[0] (.output)                                                               0.000    32.786
data arrival time                                                                                              32.786

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.000
data arrival time                                                                                              32.786
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    32.786


#End of timing report
