
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012211                       # Number of seconds simulated
sim_ticks                                 12211003000                       # Number of ticks simulated
final_tick                                12211003000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226576                       # Simulator instruction rate (inst/s)
host_op_rate                                   394448                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78974948                       # Simulator tick rate (ticks/s)
host_mem_usage                                 719844                       # Number of bytes of host memory used
host_seconds                                   154.62                       # Real time elapsed on the host
sim_insts                                    35032895                       # Number of instructions simulated
sim_ops                                      60989080                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         128384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1048192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1176576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       128384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18384                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10513796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          85839959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96353756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10513796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10513796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10513796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         85839959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96353756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37282                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18384                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1176576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1176576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12210919000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18384                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    625.611082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   432.531664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.789247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          306     16.30%     16.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          176      9.38%     25.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           92      4.90%     30.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          147      7.83%     38.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          201     10.71%     49.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           62      3.30%     52.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      4.74%     57.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.17%     58.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          782     41.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1877                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst       128384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1048192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 10513796.450627356768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 85839959.256418168545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        16378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     82145500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    521069500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40949.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31815.21                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    258515000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               603215000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   91920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14061.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32811.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16498                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     664214.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7611240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4022700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                67715760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         194840880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            146465490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10204320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       808258860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       139520640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2356113660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3734803860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            305.855617                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          11862890000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     14051500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      82420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9727291000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    363332250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     251367250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1772541000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5854800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3100515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                63546000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         172713840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            135675390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7855200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       767799690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        75206880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2412601980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3644354295                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            298.448399                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          11892844250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8127500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      73060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  10013390000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    195852250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     236923500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1683649750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 8417023                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8417023                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            290400                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5552776                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  756995                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10020                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         5552776                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            5385533                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           167243                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         9303                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    14721045                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5728459                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1499                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2456                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5773222                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           579                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         24422007                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5981202                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       46948881                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8417023                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6142528                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      18005428                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  583308                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  434                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2142                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          930                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   5772803                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 89535                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           24281802                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.350843                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.430366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10366953     42.69%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   840454      3.46%     46.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1269948      5.23%     51.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   825291      3.40%     54.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1378618      5.68%     60.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1553991      6.40%     66.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   683441      2.81%     69.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   781646      3.22%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6581460     27.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             24281802                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.344649                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.922401                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5010057                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6490218                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  11367304                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1122569                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 291654                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               78706329                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 291654                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5550228                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2300037                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1956                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11888436                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4249491                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               77361072                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3069                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 979933                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 918406                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2163086                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            87755056                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             202936903                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        127825979                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1259986                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              68952380                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 18802676                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 57                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             55                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5203493                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             15684506                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6189555                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5156460                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           963790                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   75159354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1111                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  70470139                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            105380                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        14171384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     18956224                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            950                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      24281802                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.902179                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.311368                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5816430     23.95%     23.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2482911     10.23%     34.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2791885     11.50%     45.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2985238     12.29%     57.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3455066     14.23%     72.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2893235     11.92%     84.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2342778      9.65%     93.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1009435      4.16%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              504824      2.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24281802                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  713918     67.64%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8269      0.78%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 16390      1.55%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     69.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 281657     26.69%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 26976      2.56%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8234      0.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            144280      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              48734671     69.16%     69.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                88502      0.13%     69.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                311253      0.44%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  25      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  430      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                66262      0.09%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                65912      0.09%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               66015      0.09%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                198      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            8199      0.01%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          320764      0.46%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            127      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14253971     20.23%     90.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5783062      8.21%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          593060      0.84%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          33404      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               70470139                       # Type of FU issued
system.cpu.iq.rate                           2.885518                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1055474                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014978                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          164040061                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          87919407                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     68395300                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2342873                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1413838                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1118834                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               70193446                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1187887                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          7082434                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3005343                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11791                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1529                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1118295                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        28702                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 291654                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1717944                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                131761                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            75160465                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             66289                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              15684506                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6189555                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                410                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4882                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                116707                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1529                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         154141                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       200121                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               354262                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              69860514                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              14721056                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            609625                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     20449499                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6923139                       # Number of branches executed
system.cpu.iew.exec_stores                    5728443                       # Number of stores executed
system.cpu.iew.exec_rate                     2.860556                       # Inst execution rate
system.cpu.iew.wb_sent                       69682306                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      69514134                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  52559152                       # num instructions producing a value
system.cpu.iew.wb_consumers                  79955371                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.846373                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.657356                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        14171457                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             161                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            290639                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     22365149                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.726970                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.975949                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7136728     31.91%     31.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4230492     18.92%     50.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1916147      8.57%     59.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2717044     12.15%     71.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       709236      3.17%     74.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       593567      2.65%     77.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       382208      1.71%     79.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       760681      3.40%     82.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3919046     17.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     22365149                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             35032895                       # Number of instructions committed
system.cpu.commit.committedOps               60989080                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       17750423                       # Number of memory references committed
system.cpu.commit.loads                      12679163                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.branches                    6239255                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1058594                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60407553                       # Number of committed integer instructions.
system.cpu.commit.function_calls               595345                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       123290      0.20%      0.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         42248628     69.27%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           72131      0.12%     69.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           286505      0.47%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             13      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             400      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           66192      0.11%     70.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           65880      0.11%     70.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          65990      0.11%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         8198      0.01%     70.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       301240      0.49%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            4      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        12162451     19.94%     90.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5038002      8.26%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       516712      0.85%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        33258      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          60989080                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3919046                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     93606640                       # The number of ROB reads
system.cpu.rob.rob_writes                   152247731                       # The number of ROB writes
system.cpu.timesIdled                            1181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          140205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    35032895                       # Number of Instructions Simulated
system.cpu.committedOps                      60989080                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.697116                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.697116                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.434481                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.434481                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                112838483                       # number of integer regfile reads
system.cpu.int_regfile_writes                56632724                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1099121                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   708897                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  31275588                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20906567                       # number of cc regfile writes
system.cpu.misc_regfile_reads                34006526                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.999993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12585519                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74386                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            169.192039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.999993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25435052                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25435052                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7466177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7466177                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5044944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5044944                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     12511121                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12511121                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12511131                       # number of overall hits
system.cpu.dcache.overall_hits::total        12511131                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       142877                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        142877                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        26323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26323                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       169200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169202                       # number of overall misses
system.cpu.dcache.overall_misses::total        169202                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1536815000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1536815000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1505698999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1505698999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3042513999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3042513999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3042513999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3042513999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7609054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7609054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      5071267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5071267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     12680321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12680321                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12680333                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12680333                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018777                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005191                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013344                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013344                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10756.209887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10756.209887                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57200.888918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57200.888918                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17981.761223                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17981.761223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17981.548676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17981.548676                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1462                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73141                       # number of writebacks
system.cpu.dcache.writebacks::total             73141                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        94795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        94795                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        94813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        94813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        94813                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        94813                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48082                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26305                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74388                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    603523000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    603523000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1479079000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1479079000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        12000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        12000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2082602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2082602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2082614000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2082614000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005866                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005866                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12551.952914                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12551.952914                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56228.055503                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56228.055503                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27996.854289                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27996.854289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27996.639243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27996.639243                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73362                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.928172                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5771893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2295.900159                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.928172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11548112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11548112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      5769379                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5769379                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      5769379                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5769379                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5769379                       # number of overall hits
system.cpu.icache.overall_hits::total         5769379                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3420                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3420                       # number of overall misses
system.cpu.icache.overall_misses::total          3420                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    253525992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    253525992                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    253525992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    253525992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    253525992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    253525992                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5772799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5772799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      5772799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5772799                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5772799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5772799                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000592                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000592                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000592                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000592                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000592                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74130.407018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74130.407018                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74130.407018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74130.407018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74130.407018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74130.407018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6441                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                92                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.010870                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1999                       # number of writebacks
system.cpu.icache.writebacks::total              1999                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          905                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          905                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          905                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          905                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          905                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          905                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2515                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2515                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2515                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2515                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2515                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    193958492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    193958492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    193958492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    193958492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    193958492                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    193958492                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77120.672763                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77120.672763                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77120.672763                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77120.672763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77120.672763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77120.672763                       # average overall mshr miss latency
system.cpu.icache.replacements                   1999                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12148.253273                       # Cycle average of tags in use
system.l2.tags.total_refs                      152242                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18384                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.281223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1402.252230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10746.001043                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.042793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.327942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.370735                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         18384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12950                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4965                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.561035                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1236344                       # Number of tag accesses
system.l2.tags.data_accesses                  1236344                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        73141                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73141                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1992                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1992                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             10191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10191                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            505                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                505                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         47816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47816                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  505                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                58007                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58512                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 505                       # number of overall hits
system.l2.overall_hits::.cpu.data               58007                       # number of overall hits
system.l2.overall_hits::total                   58512                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16112                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2008                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             267                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16379                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18387                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2008                       # number of overall misses
system.l2.overall_misses::.cpu.data             16379                       # number of overall misses
system.l2.overall_misses::total                 18387                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1327747500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1327747500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    184774500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    184774500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     27817500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27817500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    184774500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1355565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1540339500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    184774500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1355565000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1540339500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        73141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1992                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1992                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         26303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        48083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                76899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               76899                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.612554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.612554                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.799045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.799045                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005553                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.799045                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.220189                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.239106                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.799045                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.220189                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.239106                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82407.367180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82407.367180                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 92019.173307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92019.173307                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104185.393258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104185.393258                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 92019.173307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82762.378656                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83773.290912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 92019.173307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82762.378656                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83773.290912                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16112                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2007                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2007                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          266                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18385                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18385                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1166627500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1166627500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    164633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    164633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25091500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25091500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    164633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1191719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1356352000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    164633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1191719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1356352000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.612554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.612554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.798647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.798647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005532                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005532                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.798647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.220176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.239080                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.798647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.220176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.239080                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72407.367180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72407.367180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82029.397110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82029.397110                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94328.947368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94328.947368                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82029.397110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72763.402125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73774.925211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82029.397110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72763.402125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73774.925211                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         18384                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2272                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16112                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        36768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1176576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1176576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1176576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18384                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18384    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18384                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21709000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96945500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       152264                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        75371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12211003000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1999                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             221                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26303                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2515                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48083                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       222138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                229164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       288704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9441728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9730432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            76903                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000585                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024183                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  76858     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     45      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              76903                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          151272000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3774493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111580499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
