$date
	Sun Oct 22 14:30:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module ul4_tb $end
$var wire 4 ! test_out [3:0] $end
$var reg 4 " test_a [3:0] $end
$var reg 4 # test_b [3:0] $end
$var reg 2 $ test_s [1:0] $end
$scope module ul4_1 $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 2 ' S [1:0] $end
$var wire 4 ( Out [3:0] $end
$scope module cl1 $end
$var wire 2 ) S [1:0] $end
$var wire 1 * a $end
$var wire 1 + and_ $end
$var wire 1 , b $end
$var wire 1 - inv_ $end
$var wire 1 . or_ $end
$var wire 1 / xor_ $end
$var wire 1 0 out $end
$scope module mux1 $end
$var wire 2 1 S [1:0] $end
$var wire 1 + a $end
$var wire 1 . b $end
$var wire 1 / c $end
$var wire 1 - d $end
$var reg 1 0 out $end
$upscope $end
$upscope $end
$scope module cl2 $end
$var wire 2 2 S [1:0] $end
$var wire 1 3 a $end
$var wire 1 4 and_ $end
$var wire 1 5 b $end
$var wire 1 6 inv_ $end
$var wire 1 7 or_ $end
$var wire 1 8 xor_ $end
$var wire 1 9 out $end
$scope module mux1 $end
$var wire 2 : S [1:0] $end
$var wire 1 4 a $end
$var wire 1 7 b $end
$var wire 1 8 c $end
$var wire 1 6 d $end
$var reg 1 9 out $end
$upscope $end
$upscope $end
$scope module cl3 $end
$var wire 2 ; S [1:0] $end
$var wire 1 < a $end
$var wire 1 = and_ $end
$var wire 1 > b $end
$var wire 1 ? inv_ $end
$var wire 1 @ or_ $end
$var wire 1 A xor_ $end
$var wire 1 B out $end
$scope module mux1 $end
$var wire 2 C S [1:0] $end
$var wire 1 = a $end
$var wire 1 @ b $end
$var wire 1 A c $end
$var wire 1 ? d $end
$var reg 1 B out $end
$upscope $end
$upscope $end
$scope module cl4 $end
$var wire 2 D S [1:0] $end
$var wire 1 E a $end
$var wire 1 F and_ $end
$var wire 1 G b $end
$var wire 1 H inv_ $end
$var wire 1 I or_ $end
$var wire 1 J xor_ $end
$var wire 1 K out $end
$scope module mux1 $end
$var wire 2 L S [1:0] $end
$var wire 1 F a $end
$var wire 1 I b $end
$var wire 1 J c $end
$var wire 1 H d $end
$var reg 1 K out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 L
0K
0J
0I
1H
0G
0F
0E
b0 D
b0 C
0B
0A
0@
1?
0>
0=
0<
b0 ;
b0 :
09
08
07
16
05
04
03
b0 2
b0 1
00
1/
1.
0-
0,
0+
1*
b0 )
b0 (
b0 '
b0 &
b1 %
b0 $
b0 #
b1 "
b0 !
$end
#1000
1-
b1 !
b1 (
10
1,
0*
b1 $
b1 '
b1 )
b1 1
b1 2
b1 :
b1 ;
b1 C
b1 D
b1 L
b1 #
b1 &
b0 "
b0 %
#2000
b10 $
b10 '
b10 )
b10 1
b10 2
b10 :
b10 ;
b10 C
b10 D
b10 L
#3000
19
1B
b1111 !
b1111 (
1K
b11 $
b11 '
b11 )
b11 1
b11 2
b11 :
b11 ;
b11 C
b11 D
b11 L
#4000
