
*** Running vivado
    with args -log gestione.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gestione.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gestione.tcl -notrace
Command: synth_design -top gestione -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 392.516 ; gain = 100.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gestione' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:45]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.runs/synth_1/.Xil/Vivado-4812-PCSTUDIO/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'vgaclock' of component 'clk_wiz_0' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:117]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.runs/synth_1/.Xil/Vivado-4812-PCSTUDIO/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'vga' declared at 'D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/vga.vhd:34' bound to instance 'vgacmd' of component 'vga' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:123]
INFO: [Synth 8-638] synthesizing module 'vga' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/vga.vhd:45]
WARNING: [Synth 8-614] signal 'addressV' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/vga.vhd:56]
WARNING: [Synth 8-614] signal 'addressH' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/vga.vhd:56]
WARNING: [Synth 8-614] signal 'blank' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/vga.vhd:101]
WARNING: [Synth 8-614] signal 'redpixel' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/vga.vhd:101]
WARNING: [Synth 8-614] signal 'greenpixel' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/vga.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'vga' (1#1) [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/vga.vhd:45]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.runs/synth_1/.Xil/Vivado-4812-PCSTUDIO/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'rom' of component 'blk_mem_gen_1' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:127]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.runs/synth_1/.Xil/Vivado-4812-PCSTUDIO/realtime/blk_mem_gen_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.runs/synth_1/.Xil/Vivado-4812-PCSTUDIO/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'ram' of component 'blk_mem_gen_0' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:130]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.runs/synth_1/.Xil/Vivado-4812-PCSTUDIO/realtime/blk_mem_gen_0_stub.vhdl:23]
WARNING: [Synth 8-614] signal 'addV_msb' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:165]
WARNING: [Synth 8-614] signal 'addH_msb' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:165]
WARNING: [Synth 8-614] signal 'doutROM' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:165]
WARNING: [Synth 8-614] signal 'addV_lsb' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:165]
WARNING: [Synth 8-614] signal 'addH_lsb' is read in the process but is not in the sensitivity list [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:165]
WARNING: [Synth 8-3848] Net greenpixel in module/entity gestione does not have driver. [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:97]
WARNING: [Synth 8-3848] Net dinRAM_A in module/entity gestione does not have driver. [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:106]
WARNING: [Synth 8-3848] Net writeREQUEST in module/entity gestione does not have driver. [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:93]
WARNING: [Synth 8-3848] Net addRAM in module/entity gestione does not have driver. [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:91]
WARNING: [Synth 8-3848] Net dinRAM in module/entity gestione does not have driver. [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'gestione' (2#1) [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 447.395 ; gain = 154.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin vgacmd:greenpixel to constant 0 [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:123]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 447.395 ; gain = 154.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 447.395 ; gain = 154.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vgaclock'
Finished Parsing XDC File [d:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vgaclock'
Parsing XDC File [d:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram'
Finished Parsing XDC File [d:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram'
Parsing XDC File [d:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'rom'
Finished Parsing XDC File [d:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'rom'
Parsing XDC File [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/constrs_1/imports/Laboratorio VHDL-FPGA/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/constrs_1/imports/Laboratorio VHDL-FPGA/Nexys4DDR_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/constrs_1/imports/Laboratorio VHDL-FPGA/Nexys4DDR_Master.xdc:85]
Finished Parsing XDC File [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/constrs_1/imports/Laboratorio VHDL-FPGA/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/constrs_1/imports/Laboratorio VHDL-FPGA/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/gestione_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/constrs_1/imports/Laboratorio VHDL-FPGA/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gestione_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gestione_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 798.422 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 798.422 ; gain = 505.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 798.422 ; gain = 505.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {d:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {d:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for vgaclock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 798.422 ; gain = 505.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "addRAM_A" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enableRAM_A" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'gestione'
WARNING: [Synth 8-327] inferring latch for variable 'redpixel_reg' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:124]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0001 |                               00
                read_ram |                             0010 |                               01
                read_rom |                             0100 |                               10
                send_vga |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'gestione'
WARNING: [Synth 8-327] inferring latch for variable 'enROM_reg' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'enableRAM_A_reg' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:133]
WARNING: [Synth 8-327] inferring latch for variable 'wrRAM_A_reg' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:134]
WARNING: [Synth 8-327] inferring latch for variable 'addRAM_A_reg' [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 798.422 ; gain = 505.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gestione 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "vgacmd/vcount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design gestione has port g[2] driven by constant 0
WARNING: [Synth 8-3917] design gestione has port g[1] driven by constant 0
WARNING: [Synth 8-3917] design gestione has port g[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrRAM_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wrRAM_A_reg[0] )
WARNING: [Synth 8-3332] Sequential element (wrRAM_A_reg[0]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (wrRAM_B_reg[0]) is unused and will be removed from module gestione.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 798.422 ; gain = 505.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'vgaclock/clk_out1' to pin 'vgaclock/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 798.422 ; gain = 505.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 798.422 ; gain = 505.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (enableRAM_B_reg) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[12]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[11]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[10]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[9]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[8]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[7]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[6]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[5]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[4]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[3]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[2]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[1]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (addRAM_B_reg[0]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (dinRAM_B_reg[3]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (dinRAM_B_reg[2]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (dinRAM_B_reg[1]) is unused and will be removed from module gestione.
WARNING: [Synth 8-3332] Sequential element (dinRAM_B_reg[0]) is unused and will be removed from module gestione.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 807.609 ; gain = 515.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram has unconnected pin dina[0]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:124]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:128]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.srcs/sources_1/new/gestione.vhd:133]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 807.609 ; gain = 515.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 807.609 ; gain = 515.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 807.609 ; gain = 515.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 807.609 ; gain = 515.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 807.609 ; gain = 515.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 807.609 ; gain = 515.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_1 |         1|
|3     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_2 |     1|
|2     |blk_mem_gen_1_bbox_1 |     1|
|3     |clk_wiz_0_bbox_0     |     1|
|4     |CARRY4               |     5|
|5     |LUT1                 |     2|
|6     |LUT2                 |    12|
|7     |LUT3                 |    14|
|8     |LUT4                 |     8|
|9     |LUT5                 |    21|
|10    |LUT6                 |    40|
|11    |MUXF7                |     4|
|12    |MUXF8                |     2|
|13    |FDCE                 |    39|
|14    |FDPE                 |     2|
|15    |FDRE                 |     5|
|16    |LD                   |    14|
|17    |LDC                  |     2|
|18    |IBUF                 |     1|
|19    |OBUF                 |    14|
+------+---------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   258|
|2     |  vgacmd |vga    |   150|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 807.609 ; gain = 515.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 807.609 ; gain = 164.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 807.609 ; gain = 515.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 14 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 52 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 810.883 ; gain = 529.879
INFO: [Common 17-1381] The checkpoint 'D:/DOCUMENTI LUIGINO/GitHub/Snake/snake.runs/synth_1/gestione.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gestione_utilization_synth.rpt -pb gestione_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 810.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  8 22:12:34 2018...
