Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 02 12:22:55 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex9_timing_summary_routed.rpt -rpx ex9_timing_summary_routed.rpx
| Design       : ex9
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_dvr1/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.705        0.000                      0                   62        0.261        0.000                      0                   62        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.705        0.000                      0                   62        0.261        0.000                      0                   62        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.632ns (21.672%)  route 2.284ns (78.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.733     7.167    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y72         FDRE                                         r  clk_dvr1/s_divCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.213    13.991    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  clk_dvr1/s_divCounter_reg[29]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X86Y72         FDRE (Setup_fdre_C_R)       -0.314    13.872    clk_dvr1/s_divCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.632ns (21.672%)  route 2.284ns (78.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.733     7.167    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y72         FDRE                                         r  clk_dvr1/s_divCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.213    13.991    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  clk_dvr1/s_divCounter_reg[30]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X86Y72         FDRE (Setup_fdre_C_R)       -0.314    13.872    clk_dvr1/s_divCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.632ns (22.423%)  route 2.187ns (77.577%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.635     7.069    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.213    13.991    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[25]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X86Y71         FDRE (Setup_fdre_C_R)       -0.314    13.872    clk_dvr1/s_divCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.632ns (22.423%)  route 2.187ns (77.577%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.635     7.069    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.213    13.991    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[26]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X86Y71         FDRE (Setup_fdre_C_R)       -0.314    13.872    clk_dvr1/s_divCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.632ns (22.423%)  route 2.187ns (77.577%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.635     7.069    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.213    13.991    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[27]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X86Y71         FDRE (Setup_fdre_C_R)       -0.314    13.872    clk_dvr1/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.632ns (22.423%)  route 2.187ns (77.577%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.635     7.069    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.213    13.991    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[28]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X86Y71         FDRE (Setup_fdre_C_R)       -0.314    13.872    clk_dvr1/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.632ns (23.298%)  route 2.081ns (76.702%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.529     6.963    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.215    13.993    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[21]/C
                         clock pessimism              0.231    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X86Y70         FDRE (Setup_fdre_C_R)       -0.314    13.874    clk_dvr1/s_divCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.632ns (23.298%)  route 2.081ns (76.702%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.529     6.963    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.215    13.993    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[22]/C
                         clock pessimism              0.231    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X86Y70         FDRE (Setup_fdre_C_R)       -0.314    13.874    clk_dvr1/s_divCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.632ns (23.298%)  route 2.081ns (76.702%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.529     6.963    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.215    13.993    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[23]/C
                         clock pessimism              0.231    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X86Y70         FDRE (Setup_fdre_C_R)       -0.314    13.874    clk_dvr1/s_divCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 clk_dvr1/s_divCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.632ns (23.298%)  route 2.081ns (76.702%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.320     4.251    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.341     4.592 f  clk_dvr1/s_divCounter_reg[8]/Q
                         net (fo=2, routed)           0.825     5.417    clk_dvr1/s_divCounter[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I2_O)        0.097     5.514 f  clk_dvr1/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           0.444     5.958    clk_dvr1/s_divCounter[30]_i_4_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097     6.055 f  clk_dvr1/s_divCounter[30]_i_2/O
                         net (fo=2, routed)           0.282     6.337    clk_dvr1/s_divCounter[30]_i_2_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I2_O)        0.097     6.434 r  clk_dvr1/s_divCounter[30]_i_1/O
                         net (fo=30, routed)          0.529     6.963    clk_dvr1/s_divCounter[30]_i_1_n_0
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.215    13.993    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[24]/C
                         clock pessimism              0.231    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X86Y70         FDRE (Setup_fdre_C_R)       -0.314    13.874    clk_dvr1/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  6.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_dvr1/clkOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/clkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.794%)  route 0.166ns (47.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    clk_dvr1/clk_IBUF_BUFG
    SLICE_X87Y68         FDRE                                         r  clk_dvr1/clkOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clk_dvr1/clkOut_reg/Q
                         net (fo=17, routed)          0.166     1.827    clk_dvr1/s_dataOut_reg[15]
    SLICE_X87Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  clk_dvr1/clkOut_i_1/O
                         net (fo=1, routed)           0.000     1.872    clk_dvr1/clkOut_i_1_n_0
    SLICE_X87Y68         FDRE                                         r  clk_dvr1/clkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    clk_dvr1/clk_IBUF_BUFG
    SLICE_X87Y68         FDRE                                         r  clk_dvr1/clkOut_reg/C
                         clock pessimism             -0.515     1.519    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.091     1.610    clk_dvr1/clkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.371%)  route 0.176ns (48.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    clk_dvr1/clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  clk_dvr1/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.141     1.663 f  clk_dvr1/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.176     1.839    clk_dvr1/s_divCounter[0]
    SLICE_X87Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  clk_dvr1/s_divCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    clk_dvr1/s_divCounter_0[0]
    SLICE_X87Y65         FDRE                                         r  clk_dvr1/s_divCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    clk_dvr1/clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  clk_dvr1/s_divCounter_reg[0]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X87Y65         FDRE (Hold_fdre_C_D)         0.091     1.613    clk_dvr1/s_divCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.786    clk_dvr1/s_divCounter[11]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  clk_dvr1/s_divCounter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.897    clk_dvr1/data0[11]
    SLICE_X86Y67         FDRE                                         r  clk_dvr1/s_divCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  clk_dvr1/s_divCounter_reg[11]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X86Y67         FDRE (Hold_fdre_C_D)         0.105     1.625    clk_dvr1/s_divCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_dvr1/s_divCounter_reg[27]/Q
                         net (fo=2, routed)           0.125     1.782    clk_dvr1/s_divCounter[27]
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  clk_dvr1/s_divCounter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.893    clk_dvr1/data0[27]
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.032    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[27]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y71         FDRE (Hold_fdre_C_D)         0.105     1.621    clk_dvr1/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clk_dvr1/s_divCounter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.783    clk_dvr1/s_divCounter[23]
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  clk_dvr1/s_divCounter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.894    clk_dvr1/data0[23]
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     2.033    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[23]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y70         FDRE (Hold_fdre_C_D)         0.105     1.622    clk_dvr1/s_divCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  clk_dvr1/s_divCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clk_dvr1/s_divCounter_reg[15]/Q
                         net (fo=2, routed)           0.126     1.786    clk_dvr1/s_divCounter[15]
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  clk_dvr1/s_divCounter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.897    clk_dvr1/data0[15]
    SLICE_X86Y68         FDRE                                         r  clk_dvr1/s_divCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  clk_dvr1/s_divCounter_reg[15]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X86Y68         FDRE (Hold_fdre_C_D)         0.105     1.624    clk_dvr1/s_divCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.623%)  route 0.126ns (33.377%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clk_dvr1/s_divCounter_reg[7]/Q
                         net (fo=4, routed)           0.126     1.789    clk_dvr1/s_divCounter[7]
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  clk_dvr1/s_divCounter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.900    clk_dvr1/data0[7]
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  clk_dvr1/s_divCounter_reg[7]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X86Y66         FDRE (Hold_fdre_C_D)         0.105     1.626    clk_dvr1/s_divCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.285ns (69.521%)  route 0.125ns (30.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_dvr1/s_divCounter_reg[27]/Q
                         net (fo=2, routed)           0.125     1.782    clk_dvr1/s_divCounter[27]
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.926 r  clk_dvr1/s_divCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.926    clk_dvr1/data0[28]
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     2.032    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clk_dvr1/s_divCounter_reg[28]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y71         FDRE (Hold_fdre_C_D)         0.105     1.621    clk_dvr1/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.285ns (69.521%)  route 0.125ns (30.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  clk_dvr1/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  clk_dvr1/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.786    clk_dvr1/s_divCounter[11]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.930 r  clk_dvr1/s_divCounter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.930    clk_dvr1/data0[12]
    SLICE_X86Y67         FDRE                                         r  clk_dvr1/s_divCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  clk_dvr1/s_divCounter_reg[12]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X86Y67         FDRE (Hold_fdre_C_D)         0.105     1.625    clk_dvr1/s_divCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clk_dvr1/s_divCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dvr1/s_divCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.285ns (69.521%)  route 0.125ns (30.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clk_dvr1/s_divCounter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.783    clk_dvr1/s_divCounter[23]
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.927 r  clk_dvr1/s_divCounter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.927    clk_dvr1/data0[24]
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     2.033    clk_dvr1/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clk_dvr1/s_divCounter_reg[24]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y70         FDRE (Hold_fdre_C_D)         0.105     1.622    clk_dvr1/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y68    clk_dvr1/clkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y65    clk_dvr1/s_divCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y67    clk_dvr1/s_divCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y67    clk_dvr1/s_divCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y67    clk_dvr1/s_divCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y68    clk_dvr1/s_divCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y68    clk_dvr1/s_divCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y68    clk_dvr1/s_divCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y68    clk_dvr1/s_divCounter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    clk_dvr1/s_divCounter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    clk_dvr1/s_divCounter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    clk_dvr1/s_divCounter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    clk_dvr1/s_divCounter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clk_dvr1/s_divCounter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clk_dvr1/s_divCounter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clk_dvr1/s_divCounter_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clk_dvr1/s_divCounter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    clk_dvr1/s_divCounter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    clk_dvr1/s_divCounter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y68    clk_dvr1/clkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y67    clk_dvr1/s_divCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y67    clk_dvr1/s_divCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y67    clk_dvr1/s_divCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y68    clk_dvr1/s_divCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y68    clk_dvr1/s_divCounter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y68    clk_dvr1/s_divCounter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y68    clk_dvr1/s_divCounter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y69    clk_dvr1/s_divCounter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y69    clk_dvr1/s_divCounter_reg[18]/C



