#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 24 09:13:47 2025
# Process ID: 9164
# Current directory: C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.runs/synth_1
# Command line: vivado.exe -log MCU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MCU.tcl
# Log file: C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.runs/synth_1/MCU.vds
# Journal file: C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MCU.tcl -notrace
Command: synth_design -top MCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16192
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/rom.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'rom' (1#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (2#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (3#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:239]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'register' (4#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:204]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:265]
INFO: [Synth 8-226] default block is never used [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:272]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:265]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:280]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (6#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:280]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:167]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:301]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:301]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:231]
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:231]
INFO: [Synth 8-6157] synthesizing module 'registerEn' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'registerEn' (10#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (11#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (12#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_Master' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:86]
INFO: [Synth 8-6157] synthesizing module 'APB_Decoder' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:150]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'APB_Decoder' (13#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:150]
INFO: [Synth 8-6157] synthesizing module 'APB_Mux' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:190]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:202]
INFO: [Synth 8-6155] done synthesizing module 'APB_Mux' (14#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'APB_Master' (15#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (16#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (12) of module 'ram' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:96]
INFO: [Synth 8-6157] synthesizing module 'GPO_Periph' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Slave.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Slave.sv:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Slave.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf' (17#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Slave.sv:26]
INFO: [Synth 8-6157] synthesizing module 'GPO' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Slave.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (18#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Slave.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'GPO_Periph' (19#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Slave.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPO_Periph' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:103]
INFO: [Synth 8-6157] synthesizing module 'GPI_Periph' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/gpi.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_GPI' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/gpi.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/gpi.sv:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/gpi.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_GPI' (20#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/gpi.sv:26]
INFO: [Synth 8-6157] synthesizing module 'GPI' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/gpi.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (21#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/gpi.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'GPI_Periph' (22#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/gpi.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPI_Periph' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:112]
INFO: [Synth 8-6157] synthesizing module 'GPIO_Periph' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/new/GPIO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_GPIO' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/new/GPIO.sv:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/new/GPIO.sv:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/new/GPIO.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_GPIO' (23#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/new/GPIO.sv:27]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/new/GPIO.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (24#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/new/GPIO.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_Periph' (25#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/new/GPIO.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:121]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:129]
INFO: [Synth 8-6157] synthesizing module 'FndController_Periph' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_FndController' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:63]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_FndController' (26#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:29]
WARNING: [Synth 8-689] width (1) of port connection 'fcr' does not match port width (8) of module 'APB_SlaveIntf_FndController' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:24]
WARNING: [Synth 8-689] width (4) of port connection 'fmr' does not match port width (8) of module 'APB_SlaveIntf_FndController' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:24]
INFO: [Synth 8-6157] synthesizing module 'FndController' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'FndController' (27#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'FndController_Periph' (28#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/new/fndController.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'FndController_Periph' [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:137]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (29#1) [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/sources_1/imports/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.605 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1104.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/constrs_1/imports/CPU_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/constrs_1/imports/CPU_Harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CPU_Harman/20250423_RISC_V_CPU_FND_COUNTER/20250423_RISC_V_CPU_FND_Counter.srcs/constrs_1/imports/CPU_Harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MCU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MCU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1195.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1195.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.172 ; gain = 90.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.172 ; gain = 90.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.172 ; gain = 90.566
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'APB_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                             0000 | 00000000000000000000000000000000
                  DECODE |                             0001 | 00000000000000000000000000000001
                   R_EXE |                             0010 | 00000000000000000000000000000010
                   S_EXE |                             0011 | 00000000000000000000000000001001
                   S_MEM |                             0100 | 00000000000000000000000000001010
                   L_EXE |                             0101 | 00000000000000000000000000001011
                   L_MEM |                             0110 | 00000000000000000000000000001100
                    L_WB |                             0111 | 00000000000000000000000000001101
                   I_EXE |                             1000 | 00000000000000000000000000000011
                   B_EXE |                             1001 | 00000000000000000000000000000100
                  LU_EXE |                             1010 | 00000000000000000000000000000101
                  AU_EXE |                             1011 | 00000000000000000000000000000110
                   J_EXE |                             1100 | 00000000000000000000000000000111
                  JL_EXE |                             1101 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                   SETUP |                              010 |                               01
                  ACCESS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'APB_Master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.172 ; gain = 90.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                1 Bit    Registers := 7     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 4     
	  10 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	  14 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
