Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 11 20:32:19 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_methodology -file lan_methodology_drc_routed.rpt -pb lan_methodology_drc_routed.pb -rpx lan_methodology_drc_routed.rpx
| Design       : lan
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 5          |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of -1.000 ns has been defined on port 'rgmii_rd[0]' relative to clock rgmii_rxc for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks rgmii_rxc] -clock_fall -min -add_delay -1.000 [get_ports {rgmii_rd[*]}]
D:/github/z7_nano/lan/constraints/timings.xdc (Line: 49)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of -1.000 ns has been defined on port 'rgmii_rd[1]' relative to clock rgmii_rxc for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks rgmii_rxc] -clock_fall -min -add_delay -1.000 [get_ports {rgmii_rd[*]}]
D:/github/z7_nano/lan/constraints/timings.xdc (Line: 49)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of -1.000 ns has been defined on port 'rgmii_rd[2]' relative to clock rgmii_rxc for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks rgmii_rxc] -clock_fall -min -add_delay -1.000 [get_ports {rgmii_rd[*]}]
D:/github/z7_nano/lan/constraints/timings.xdc (Line: 49)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of -1.000 ns has been defined on port 'rgmii_rd[3]' relative to clock rgmii_rxc for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks rgmii_rxc] -clock_fall -min -add_delay -1.000 [get_ports {rgmii_rd[*]}]
D:/github/z7_nano/lan/constraints/timings.xdc (Line: 49)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of -1.000 ns has been defined on port 'rgmii_rx_ctl' relative to clock rgmii_rxc for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks rgmii_rxc] -clock_fall -min -add_delay -1.000 [get_ports rgmii_rx_ctl]
D:/github/z7_nano/lan/constraints/timings.xdc (Line: 54)
Related violations: <none>


