

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Thu Aug 31 07:44:03 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.822 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1950|     1950| 19.500 us | 19.500 us |  1950|  1950|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                           |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 1.1                        |       64|       64|         1|          -|          -|    64|    no    |
        |- l_gemm_i_outer1_l_j_outer2_l_k2  |     1155|     1155|         6|          2|          1|   576|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 10 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:164]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%v70_0 = phi i4 [ 0, %0 ], [ %v70, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'v70_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%icmp_ln164 = icmp eq i4 %v70_0, -4" [kernel.cpp:164]   --->   Operation 13 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%v70 = add i4 %v70_0, 1" [kernel.cpp:164]   --->   Operation 15 'add' 'v70' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %.preheader.preheader.preheader, label %.preheader232.preheader" [kernel.cpp:164]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i4 %v70_0 to i2" [kernel.cpp:166]   --->   Operation 17 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %v70_0, i32 2, i32 3)" [kernel.cpp:166]   --->   Operation 18 'partselect' 'lshr_ln' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %lshr_ln, i4 0)" [kernel.cpp:166]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i6 %tmp to i7" [kernel.cpp:165]   --->   Operation 20 'zext' 'zext_ln165' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader232" [kernel.cpp:165]   --->   Operation 21 'br' <Predicate = (!icmp_ln164)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:169]   --->   Operation 22 'br' <Predicate = (icmp_ln164)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%v71_0 = phi i7 [ %v71, %2 ], [ 0, %.preheader232.preheader ]"   --->   Operation 23 'phi' 'v71_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.48ns)   --->   "%icmp_ln165 = icmp eq i7 %v71_0, -64" [kernel.cpp:165]   --->   Operation 24 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_418 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 25 'speclooptripcount' 'empty_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.87ns)   --->   "%v71 = add i7 %v71_0, 1" [kernel.cpp:165]   --->   Operation 26 'add' 'v71' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %.loopexit.loopexit, label %1" [kernel.cpp:165]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i7 %v71_0 to i2" [kernel.cpp:166]   --->   Operation 28 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %v71_0, i32 2, i32 6)" [kernel.cpp:166]   --->   Operation 29 'partselect' 'tmp_59' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %tmp_59 to i7" [kernel.cpp:166]   --->   Operation 30 'zext' 'zext_ln203' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln203 = add i7 %zext_ln165, %zext_ln203" [kernel.cpp:166]   --->   Operation 31 'add' 'add_ln203' <Predicate = (!icmp_ln165)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i7 %add_ln203 to i64" [kernel.cpp:166]   --->   Operation 32 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%v68_0_0_V_addr = getelementptr [48 x i24]* %v68_0_0_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 33 'getelementptr' 'v68_0_0_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v68_0_1_V_addr = getelementptr [48 x i24]* %v68_0_1_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 34 'getelementptr' 'v68_0_1_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%v68_0_2_V_addr = getelementptr [48 x i24]* %v68_0_2_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 35 'getelementptr' 'v68_0_2_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%v68_0_3_V_addr = getelementptr [48 x i24]* %v68_0_3_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 36 'getelementptr' 'v68_0_3_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%v68_1_0_V_addr = getelementptr [48 x i24]* %v68_1_0_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 37 'getelementptr' 'v68_1_0_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%v68_1_1_V_addr = getelementptr [48 x i24]* %v68_1_1_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 38 'getelementptr' 'v68_1_1_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%v68_1_2_V_addr = getelementptr [48 x i24]* %v68_1_2_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 39 'getelementptr' 'v68_1_2_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%v68_1_3_V_addr = getelementptr [48 x i24]* %v68_1_3_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 40 'getelementptr' 'v68_1_3_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%v68_2_0_V_addr = getelementptr [48 x i24]* %v68_2_0_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 41 'getelementptr' 'v68_2_0_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%v68_2_1_V_addr = getelementptr [48 x i24]* %v68_2_1_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 42 'getelementptr' 'v68_2_1_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%v68_2_2_V_addr = getelementptr [48 x i24]* %v68_2_2_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 43 'getelementptr' 'v68_2_2_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%v68_2_3_V_addr = getelementptr [48 x i24]* %v68_2_3_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 44 'getelementptr' 'v68_2_3_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%v68_3_0_V_addr = getelementptr [48 x i24]* %v68_3_0_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 45 'getelementptr' 'v68_3_0_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%v68_3_1_V_addr = getelementptr [48 x i24]* %v68_3_1_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 46 'getelementptr' 'v68_3_1_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%v68_3_2_V_addr = getelementptr [48 x i24]* %v68_3_2_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 47 'getelementptr' 'v68_3_2_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%v68_3_3_V_addr = getelementptr [48 x i24]* %v68_3_3_V, i64 0, i64 %zext_ln203_9" [kernel.cpp:166]   --->   Operation 48 'getelementptr' 'v68_3_3_V_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [kernel.cpp:166]   --->   Operation 49 'switch' <Predicate = (!icmp_ln165)> <Delay = 1.30>
ST_3 : Operation 50 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_1, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [kernel.cpp:166]   --->   Operation 50 'switch' <Predicate = (!icmp_ln165 & trunc_ln203 == 2)> <Delay = 1.30>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_2_2_V_addr, align 4" [kernel.cpp:166]   --->   Operation 51 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 2 & trunc_ln203_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %branch2204" [kernel.cpp:166]   --->   Operation 52 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 2 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_2_1_V_addr, align 4" [kernel.cpp:166]   --->   Operation 53 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 2 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %branch2204" [kernel.cpp:166]   --->   Operation 54 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 2 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_2_0_V_addr, align 4" [kernel.cpp:166]   --->   Operation 55 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 2 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %branch2204" [kernel.cpp:166]   --->   Operation 56 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 2 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_2_3_V_addr, align 4" [kernel.cpp:166]   --->   Operation 57 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 2 & trunc_ln203_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %branch2204" [kernel.cpp:166]   --->   Operation 58 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 2 & trunc_ln203_1 == 3)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:166]   --->   Operation 59 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_1, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [kernel.cpp:166]   --->   Operation 60 'switch' <Predicate = (!icmp_ln165 & trunc_ln203 == 1)> <Delay = 1.30>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_1_2_V_addr, align 4" [kernel.cpp:166]   --->   Operation 61 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 1 & trunc_ln203_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %branch1171" [kernel.cpp:166]   --->   Operation 62 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 1 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_1_1_V_addr, align 4" [kernel.cpp:166]   --->   Operation 63 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %branch1171" [kernel.cpp:166]   --->   Operation 64 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_1_0_V_addr, align 4" [kernel.cpp:166]   --->   Operation 65 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %branch1171" [kernel.cpp:166]   --->   Operation 66 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_1_3_V_addr, align 4" [kernel.cpp:166]   --->   Operation 67 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 1 & trunc_ln203_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %branch1171" [kernel.cpp:166]   --->   Operation 68 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 1 & trunc_ln203_1 == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:166]   --->   Operation 69 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_1, label %branch3112 [
    i2 0, label %branch0109
    i2 1, label %branch1110
    i2 -2, label %branch2111
  ]" [kernel.cpp:166]   --->   Operation 70 'switch' <Predicate = (!icmp_ln165 & trunc_ln203 == 0)> <Delay = 1.30>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_0_2_V_addr, align 4" [kernel.cpp:166]   --->   Operation 71 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 0 & trunc_ln203_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %branch0108" [kernel.cpp:166]   --->   Operation 72 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 0 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_0_1_V_addr, align 4" [kernel.cpp:166]   --->   Operation 73 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %branch0108" [kernel.cpp:166]   --->   Operation 74 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_0_0_V_addr, align 4" [kernel.cpp:166]   --->   Operation 75 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %branch0108" [kernel.cpp:166]   --->   Operation 76 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_0_3_V_addr, align 4" [kernel.cpp:166]   --->   Operation 77 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 0 & trunc_ln203_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %branch0108" [kernel.cpp:166]   --->   Operation 78 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 0 & trunc_ln203_1 == 3)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:166]   --->   Operation 79 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_1, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [kernel.cpp:166]   --->   Operation 80 'switch' <Predicate = (!icmp_ln165 & trunc_ln203 == 3)> <Delay = 1.30>
ST_3 : Operation 81 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_3_2_V_addr, align 4" [kernel.cpp:166]   --->   Operation 81 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 3 & trunc_ln203_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %branch3237" [kernel.cpp:166]   --->   Operation 82 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 3 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_3_1_V_addr, align 4" [kernel.cpp:166]   --->   Operation 83 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 3 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %branch3237" [kernel.cpp:166]   --->   Operation 84 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 3 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_3_0_V_addr, align 4" [kernel.cpp:166]   --->   Operation 85 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 3 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %branch3237" [kernel.cpp:166]   --->   Operation 86 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 3 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (3.25ns)   --->   "store i24 0, i24* %v68_3_3_V_addr, align 4" [kernel.cpp:166]   --->   Operation 87 'store' <Predicate = (!icmp_ln165 & trunc_ln203 == 3 & trunc_ln203_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %branch3237" [kernel.cpp:166]   --->   Operation 88 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 3 & trunc_ln203_1 == 3)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:166]   --->   Operation 89 'br' <Predicate = (!icmp_ln165 & trunc_ln203 == 3)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader232" [kernel.cpp:165]   --->   Operation 90 'br' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 91 'br' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.87>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten45 = phi i10 [ %add_ln169, %l_k2 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:169]   --->   Operation 92 'phi' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%i_outer1_0 = phi i2 [ %select_ln177_1, %l_k2 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:177]   --->   Operation 93 'phi' 'i_outer1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %select_ln170, %l_k2 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:170]   --->   Operation 94 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%j_outer2_0 = phi i5 [ %select_ln178_1, %l_k2 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:178]   --->   Operation 95 'phi' 'j_outer2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%k2_0 = phi i4 [ %k2, %l_k2 ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 96 'phi' 'k2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.77ns)   --->   "%icmp_ln169 = icmp eq i10 %indvar_flatten45, -448" [kernel.cpp:169]   --->   Operation 97 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.73ns)   --->   "%add_ln169 = add i10 %indvar_flatten45, 1" [kernel.cpp:169]   --->   Operation 98 'add' 'add_ln169' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %3, label %l_k2" [kernel.cpp:169]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.56ns)   --->   "%i_outer1 = add i2 %i_outer1_0, 1" [kernel.cpp:169]   --->   Operation 100 'add' 'i_outer1' <Predicate = (!icmp_ln169)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.66ns)   --->   "%icmp_ln170 = icmp eq i9 %indvar_flatten, 192" [kernel.cpp:170]   --->   Operation 101 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln169)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.21ns)   --->   "%select_ln177 = select i1 %icmp_ln170, i5 0, i5 %j_outer2_0" [kernel.cpp:177]   --->   Operation 102 'select' 'select_ln177' <Predicate = (!icmp_ln169)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.99ns)   --->   "%select_ln177_1 = select i1 %icmp_ln170, i2 %i_outer1, i2 %i_outer1_0" [kernel.cpp:177]   --->   Operation 103 'select' 'select_ln177_1' <Predicate = (!icmp_ln169)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln177)   --->   "%xor_ln177 = xor i1 %icmp_ln170, true" [kernel.cpp:177]   --->   Operation 104 'xor' 'xor_ln177' <Predicate = (!icmp_ln169)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln171 = icmp eq i4 %k2_0, -4" [kernel.cpp:171]   --->   Operation 105 'icmp' 'icmp_ln171' <Predicate = (!icmp_ln169)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln177 = and i1 %icmp_ln171, %xor_ln177" [kernel.cpp:177]   --->   Operation 106 'and' 'and_ln177' <Predicate = (!icmp_ln169)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.78ns)   --->   "%j_outer2 = add i5 %select_ln177, 1" [kernel.cpp:170]   --->   Operation 107 'add' 'j_outer2' <Predicate = (!icmp_ln169)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln178)   --->   "%or_ln178 = or i1 %and_ln177, %icmp_ln170" [kernel.cpp:178]   --->   Operation 108 'or' 'or_ln178' <Predicate = (!icmp_ln169)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln178 = select i1 %or_ln178, i4 0, i4 %k2_0" [kernel.cpp:178]   --->   Operation 109 'select' 'select_ln178' <Predicate = (!icmp_ln169)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.21ns)   --->   "%select_ln178_1 = select i1 %and_ln177, i5 %j_outer2, i5 %select_ln177" [kernel.cpp:178]   --->   Operation 110 'select' 'select_ln178_1' <Predicate = (!icmp_ln169)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.82ns)   --->   "%add_ln170 = add i9 %indvar_flatten, 1" [kernel.cpp:170]   --->   Operation 111 'add' 'add_ln170' <Predicate = (!icmp_ln169)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.96ns)   --->   "%select_ln170 = select i1 %icmp_ln170, i9 1, i9 %add_ln170" [kernel.cpp:170]   --->   Operation 112 'select' 'select_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 3> <Delay = 5.90>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_23 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln177_1, i4 0)" [kernel.cpp:177]   --->   Operation 113 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i6 %tmp_23 to i7" [kernel.cpp:177]   --->   Operation 114 'zext' 'zext_ln177' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln177_1, i2 0)" [kernel.cpp:177]   --->   Operation 115 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i4 %tmp_24 to i7" [kernel.cpp:177]   --->   Operation 116 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln177 = sub i7 %zext_ln177, %zext_ln177_1" [kernel.cpp:177]   --->   Operation 117 'sub' 'sub_ln177' <Predicate = (!icmp_ln169)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i5 %select_ln178_1 to i9" [kernel.cpp:178]   --->   Operation 118 'zext' 'zext_ln178' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i4 %select_ln178 to i7" [kernel.cpp:177]   --->   Operation 119 'zext' 'zext_ln177_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln177 = add i7 %sub_ln177, %zext_ln177_2" [kernel.cpp:177]   --->   Operation 120 'add' 'add_ln177' <Predicate = (!icmp_ln169)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i7 %add_ln177 to i64" [kernel.cpp:177]   --->   Operation 121 'sext' 'sext_ln177' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%v66_0_V_addr = getelementptr [36 x i24]* %v66_0_V, i64 0, i64 %sext_ln177" [kernel.cpp:177]   --->   Operation 122 'getelementptr' 'v66_0_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%v66_1_V_addr = getelementptr [36 x i24]* %v66_1_V, i64 0, i64 %sext_ln177" [kernel.cpp:177]   --->   Operation 123 'getelementptr' 'v66_1_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%v66_2_V_addr = getelementptr [36 x i24]* %v66_2_V, i64 0, i64 %sext_ln177" [kernel.cpp:177]   --->   Operation 124 'getelementptr' 'v66_2_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%v66_3_V_addr = getelementptr [36 x i24]* %v66_3_V, i64 0, i64 %sext_ln177" [kernel.cpp:177]   --->   Operation 125 'getelementptr' 'v66_3_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln178, i4 0)" [kernel.cpp:178]   --->   Operation 126 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i8 %tmp_25 to i9" [kernel.cpp:178]   --->   Operation 127 'zext' 'zext_ln178_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.91ns)   --->   "%add_ln178 = add i9 %zext_ln178_2, %zext_ln178" [kernel.cpp:178]   --->   Operation 128 'add' 'add_ln178' <Predicate = (!icmp_ln169)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln178_3 = zext i9 %add_ln178 to i64" [kernel.cpp:178]   --->   Operation 129 'zext' 'zext_ln178_3' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%v67_0_V_addr = getelementptr [192 x i24]* %v67_0_V, i64 0, i64 %zext_ln178_3" [kernel.cpp:178]   --->   Operation 130 'getelementptr' 'v67_0_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%v67_1_V_addr = getelementptr [192 x i24]* %v67_1_V, i64 0, i64 %zext_ln178_3" [kernel.cpp:178]   --->   Operation 131 'getelementptr' 'v67_1_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%v67_2_V_addr = getelementptr [192 x i24]* %v67_2_V, i64 0, i64 %zext_ln178_3" [kernel.cpp:178]   --->   Operation 132 'getelementptr' 'v67_2_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%v67_3_V_addr = getelementptr [192 x i24]* %v67_3_V, i64 0, i64 %zext_ln178_3" [kernel.cpp:178]   --->   Operation 133 'getelementptr' 'v67_3_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (2.32ns)   --->   "%v66_0_V_load = load i24* %v66_0_V_addr, align 4" [kernel.cpp:177]   --->   Operation 134 'load' 'v66_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%v67_0_V_load = load i24* %v67_0_V_addr, align 4" [kernel.cpp:178]   --->   Operation 135 'load' 'v67_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%v67_1_V_load = load i24* %v67_1_V_addr, align 4" [kernel.cpp:178]   --->   Operation 136 'load' 'v67_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%v67_2_V_load = load i24* %v67_2_V_addr, align 4" [kernel.cpp:178]   --->   Operation 137 'load' 'v67_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 138 [2/2] (3.25ns)   --->   "%v67_3_V_load = load i24* %v67_3_V_addr, align 4" [kernel.cpp:178]   --->   Operation 138 'load' 'v67_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 139 [2/2] (2.32ns)   --->   "%v66_1_V_load = load i24* %v66_1_V_addr, align 4" [kernel.cpp:177]   --->   Operation 139 'load' 'v66_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 140 [2/2] (2.32ns)   --->   "%v66_2_V_load = load i24* %v66_2_V_addr, align 4" [kernel.cpp:177]   --->   Operation 140 'load' 'v66_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 141 [2/2] (2.32ns)   --->   "%v66_3_V_load = load i24* %v66_3_V_addr, align 4" [kernel.cpp:177]   --->   Operation 141 'load' 'v66_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_5 : Operation 142 [1/1] (1.73ns)   --->   "%k2 = add i4 %select_ln178, 1" [kernel.cpp:171]   --->   Operation 142 'add' 'k2' <Predicate = (!icmp_ln169)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i5 %select_ln178_1 to i7" [kernel.cpp:178]   --->   Operation 143 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.82ns)   --->   "%add_ln182 = add i7 %zext_ln177, %zext_ln178_1" [kernel.cpp:182]   --->   Operation 144 'add' 'add_ln182' <Predicate = (!icmp_ln169)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/2] (2.32ns)   --->   "%v66_0_V_load = load i24* %v66_0_V_addr, align 4" [kernel.cpp:177]   --->   Operation 145 'load' 'v66_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_6 : Operation 146 [1/2] (3.25ns)   --->   "%v67_0_V_load = load i24* %v67_0_V_addr, align 4" [kernel.cpp:178]   --->   Operation 146 'load' 'v67_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_6 : Operation 147 [1/2] (3.25ns)   --->   "%v67_1_V_load = load i24* %v67_1_V_addr, align 4" [kernel.cpp:178]   --->   Operation 147 'load' 'v67_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_6 : Operation 148 [1/2] (3.25ns)   --->   "%v67_2_V_load = load i24* %v67_2_V_addr, align 4" [kernel.cpp:178]   --->   Operation 148 'load' 'v67_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%v67_3_V_load = load i24* %v67_3_V_addr, align 4" [kernel.cpp:178]   --->   Operation 149 'load' 'v67_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_6 : Operation 150 [1/2] (2.32ns)   --->   "%v66_1_V_load = load i24* %v66_1_V_addr, align 4" [kernel.cpp:177]   --->   Operation 150 'load' 'v66_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_6 : Operation 151 [1/2] (2.32ns)   --->   "%v66_2_V_load = load i24* %v66_2_V_addr, align 4" [kernel.cpp:177]   --->   Operation 151 'load' 'v66_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_6 : Operation 152 [1/2] (2.32ns)   --->   "%v66_3_V_load = load i24* %v66_3_V_addr, align 4" [kernel.cpp:177]   --->   Operation 152 'load' 'v66_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>

State 7 <SV = 5> <Delay = 8.51>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i7 %add_ln182 to i64" [kernel.cpp:182]   --->   Operation 153 'zext' 'zext_ln182' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%v68_0_0_V_addr_1 = getelementptr [48 x i24]* %v68_0_0_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 154 'getelementptr' 'v68_0_0_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%v68_0_1_V_addr_1 = getelementptr [48 x i24]* %v68_0_1_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 155 'getelementptr' 'v68_0_1_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%v68_0_2_V_addr_1 = getelementptr [48 x i24]* %v68_0_2_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 156 'getelementptr' 'v68_0_2_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%v68_0_3_V_addr_1 = getelementptr [48 x i24]* %v68_0_3_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 157 'getelementptr' 'v68_0_3_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%v68_1_0_V_addr_1 = getelementptr [48 x i24]* %v68_1_0_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 158 'getelementptr' 'v68_1_0_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%v68_1_1_V_addr_1 = getelementptr [48 x i24]* %v68_1_1_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 159 'getelementptr' 'v68_1_1_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%v68_1_2_V_addr_1 = getelementptr [48 x i24]* %v68_1_2_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 160 'getelementptr' 'v68_1_2_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%v68_1_3_V_addr_1 = getelementptr [48 x i24]* %v68_1_3_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 161 'getelementptr' 'v68_1_3_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%v68_2_0_V_addr_1 = getelementptr [48 x i24]* %v68_2_0_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 162 'getelementptr' 'v68_2_0_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%v68_2_1_V_addr_1 = getelementptr [48 x i24]* %v68_2_1_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 163 'getelementptr' 'v68_2_1_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%v68_2_2_V_addr_1 = getelementptr [48 x i24]* %v68_2_2_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 164 'getelementptr' 'v68_2_2_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%v68_2_3_V_addr_1 = getelementptr [48 x i24]* %v68_2_3_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 165 'getelementptr' 'v68_2_3_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%v68_3_0_V_addr_1 = getelementptr [48 x i24]* %v68_3_0_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 166 'getelementptr' 'v68_3_0_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%v68_3_1_V_addr_1 = getelementptr [48 x i24]* %v68_3_1_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 167 'getelementptr' 'v68_3_1_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%v68_3_2_V_addr_1 = getelementptr [48 x i24]* %v68_3_2_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 168 'getelementptr' 'v68_3_2_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%v68_3_3_V_addr_1 = getelementptr [48 x i24]* %v68_3_3_V, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 169 'getelementptr' 'v68_3_3_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v66_0_V_load, i16 0)" [kernel.cpp:179]   --->   Operation 170 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v67_0_V_load, i16 0)" [kernel.cpp:180]   --->   Operation 171 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %shl_ln to i72" [kernel.cpp:181]   --->   Operation 172 'sext' 'sext_ln1118' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1118_93 = sext i40 %shl_ln728_s to i72" [kernel.cpp:181]   --->   Operation 173 'sext' 'sext_ln1118_93' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i72 %sext_ln1118_93, %sext_ln1118" [kernel.cpp:181]   --->   Operation 174 'mul' 'mul_ln1118' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [2/2] (3.25ns)   --->   "%v68_0_0_V_load = load i24* %v68_0_0_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 175 'load' 'v68_0_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 176 'partselect' 'trunc_ln' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln728_89 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v67_1_V_load, i16 0)" [kernel.cpp:180]   --->   Operation 177 'bitconcatenate' 'shl_ln728_89' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1118_94 = sext i40 %shl_ln728_89 to i72" [kernel.cpp:181]   --->   Operation 178 'sext' 'sext_ln1118_94' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (8.51ns)   --->   "%mul_ln1118_573 = mul i72 %sext_ln1118_94, %sext_ln1118" [kernel.cpp:181]   --->   Operation 179 'mul' 'mul_ln1118_573' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [2/2] (3.25ns)   --->   "%v68_0_1_V_load = load i24* %v68_0_1_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 180 'load' 'v68_0_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_573, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 181 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln728_90 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v67_2_V_load, i16 0)" [kernel.cpp:180]   --->   Operation 182 'bitconcatenate' 'shl_ln728_90' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1118_95 = sext i40 %shl_ln728_90 to i72" [kernel.cpp:181]   --->   Operation 183 'sext' 'sext_ln1118_95' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (8.51ns)   --->   "%mul_ln1118_574 = mul i72 %sext_ln1118_95, %sext_ln1118" [kernel.cpp:181]   --->   Operation 184 'mul' 'mul_ln1118_574' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [2/2] (3.25ns)   --->   "%v68_0_2_V_load = load i24* %v68_0_2_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 185 'load' 'v68_0_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln708_569 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_574, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 186 'partselect' 'trunc_ln708_569' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln728_91 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v67_3_V_load, i16 0)" [kernel.cpp:180]   --->   Operation 187 'bitconcatenate' 'shl_ln728_91' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1118_96 = sext i40 %shl_ln728_91 to i72" [kernel.cpp:181]   --->   Operation 188 'sext' 'sext_ln1118_96' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (8.51ns)   --->   "%mul_ln1118_575 = mul i72 %sext_ln1118_96, %sext_ln1118" [kernel.cpp:181]   --->   Operation 189 'mul' 'mul_ln1118_575' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [2/2] (3.25ns)   --->   "%v68_0_3_V_load = load i24* %v68_0_3_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 190 'load' 'v68_0_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln708_570 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_575, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 191 'partselect' 'trunc_ln708_570' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln728_92 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v66_1_V_load, i16 0)" [kernel.cpp:179]   --->   Operation 192 'bitconcatenate' 'shl_ln728_92' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1118_97 = sext i40 %shl_ln728_92 to i72" [kernel.cpp:181]   --->   Operation 193 'sext' 'sext_ln1118_97' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (8.51ns)   --->   "%mul_ln1118_576 = mul i72 %sext_ln1118_93, %sext_ln1118_97" [kernel.cpp:181]   --->   Operation 194 'mul' 'mul_ln1118_576' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [2/2] (3.25ns)   --->   "%v68_1_0_V_load = load i24* %v68_1_0_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 195 'load' 'v68_1_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln708_571 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_576, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 196 'partselect' 'trunc_ln708_571' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (8.51ns)   --->   "%mul_ln1118_577 = mul i72 %sext_ln1118_94, %sext_ln1118_97" [kernel.cpp:181]   --->   Operation 197 'mul' 'mul_ln1118_577' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [2/2] (3.25ns)   --->   "%v68_1_1_V_load = load i24* %v68_1_1_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 198 'load' 'v68_1_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln708_572 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_577, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 199 'partselect' 'trunc_ln708_572' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (8.51ns)   --->   "%mul_ln1118_578 = mul i72 %sext_ln1118_95, %sext_ln1118_97" [kernel.cpp:181]   --->   Operation 200 'mul' 'mul_ln1118_578' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [2/2] (3.25ns)   --->   "%v68_1_2_V_load = load i24* %v68_1_2_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 201 'load' 'v68_1_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln708_573 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_578, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 202 'partselect' 'trunc_ln708_573' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (8.51ns)   --->   "%mul_ln1118_579 = mul i72 %sext_ln1118_96, %sext_ln1118_97" [kernel.cpp:181]   --->   Operation 203 'mul' 'mul_ln1118_579' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [2/2] (3.25ns)   --->   "%v68_1_3_V_load = load i24* %v68_1_3_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 204 'load' 'v68_1_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln708_574 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_579, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 205 'partselect' 'trunc_ln708_574' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 8.82>
ST_8 : Operation 206 [1/2] (3.25ns)   --->   "%v68_0_0_V_load = load i24* %v68_0_0_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 206 'load' 'v68_0_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 207 [1/1] (2.31ns)   --->   "%add_ln703 = add i24 %trunc_ln, %v68_0_0_V_load" [kernel.cpp:184]   --->   Operation 207 'add' 'add_ln703' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (3.25ns)   --->   "store i24 %add_ln703, i24* %v68_0_0_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 208 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 209 [1/2] (3.25ns)   --->   "%v68_0_1_V_load = load i24* %v68_0_1_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 209 'load' 'v68_0_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 210 [1/1] (2.31ns)   --->   "%add_ln703_573 = add i24 %trunc_ln708_s, %v68_0_1_V_load" [kernel.cpp:184]   --->   Operation 210 'add' 'add_ln703_573' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (3.25ns)   --->   "store i24 %add_ln703_573, i24* %v68_0_1_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 211 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 212 [1/2] (3.25ns)   --->   "%v68_0_2_V_load = load i24* %v68_0_2_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 212 'load' 'v68_0_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 213 [1/1] (2.31ns)   --->   "%add_ln703_574 = add i24 %trunc_ln708_569, %v68_0_2_V_load" [kernel.cpp:184]   --->   Operation 213 'add' 'add_ln703_574' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (3.25ns)   --->   "store i24 %add_ln703_574, i24* %v68_0_2_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 214 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 215 [1/2] (3.25ns)   --->   "%v68_0_3_V_load = load i24* %v68_0_3_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 215 'load' 'v68_0_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 216 [1/1] (2.31ns)   --->   "%add_ln703_575 = add i24 %trunc_ln708_570, %v68_0_3_V_load" [kernel.cpp:184]   --->   Operation 216 'add' 'add_ln703_575' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (3.25ns)   --->   "store i24 %add_ln703_575, i24* %v68_0_3_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 217 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 218 [1/2] (3.25ns)   --->   "%v68_1_0_V_load = load i24* %v68_1_0_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 218 'load' 'v68_1_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 219 [1/1] (2.31ns)   --->   "%add_ln703_576 = add i24 %trunc_ln708_571, %v68_1_0_V_load" [kernel.cpp:184]   --->   Operation 219 'add' 'add_ln703_576' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (3.25ns)   --->   "store i24 %add_ln703_576, i24* %v68_1_0_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 220 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 221 [1/2] (3.25ns)   --->   "%v68_1_1_V_load = load i24* %v68_1_1_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 221 'load' 'v68_1_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 222 [1/1] (2.31ns)   --->   "%add_ln703_577 = add i24 %trunc_ln708_572, %v68_1_1_V_load" [kernel.cpp:184]   --->   Operation 222 'add' 'add_ln703_577' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (3.25ns)   --->   "store i24 %add_ln703_577, i24* %v68_1_1_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 223 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 224 [1/2] (3.25ns)   --->   "%v68_1_2_V_load = load i24* %v68_1_2_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 224 'load' 'v68_1_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 225 [1/1] (2.31ns)   --->   "%add_ln703_578 = add i24 %trunc_ln708_573, %v68_1_2_V_load" [kernel.cpp:184]   --->   Operation 225 'add' 'add_ln703_578' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (3.25ns)   --->   "store i24 %add_ln703_578, i24* %v68_1_2_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 226 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 227 [1/2] (3.25ns)   --->   "%v68_1_3_V_load = load i24* %v68_1_3_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 227 'load' 'v68_1_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 228 [1/1] (2.31ns)   --->   "%add_ln703_579 = add i24 %trunc_ln708_574, %v68_1_3_V_load" [kernel.cpp:184]   --->   Operation 228 'add' 'add_ln703_579' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (3.25ns)   --->   "store i24 %add_ln703_579, i24* %v68_1_3_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 229 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln728_93 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v66_2_V_load, i16 0)" [kernel.cpp:179]   --->   Operation 230 'bitconcatenate' 'shl_ln728_93' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_98 = sext i40 %shl_ln728_93 to i72" [kernel.cpp:181]   --->   Operation 231 'sext' 'sext_ln1118_98' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (8.51ns)   --->   "%mul_ln1118_580 = mul i72 %sext_ln1118_93, %sext_ln1118_98" [kernel.cpp:181]   --->   Operation 232 'mul' 'mul_ln1118_580' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [2/2] (3.25ns)   --->   "%v68_2_0_V_load = load i24* %v68_2_0_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 233 'load' 'v68_2_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln708_575 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_580, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 234 'partselect' 'trunc_ln708_575' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (8.51ns)   --->   "%mul_ln1118_581 = mul i72 %sext_ln1118_94, %sext_ln1118_98" [kernel.cpp:181]   --->   Operation 235 'mul' 'mul_ln1118_581' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [2/2] (3.25ns)   --->   "%v68_2_1_V_load = load i24* %v68_2_1_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 236 'load' 'v68_2_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln708_576 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_581, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 237 'partselect' 'trunc_ln708_576' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (8.51ns)   --->   "%mul_ln1118_582 = mul i72 %sext_ln1118_95, %sext_ln1118_98" [kernel.cpp:181]   --->   Operation 238 'mul' 'mul_ln1118_582' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [2/2] (3.25ns)   --->   "%v68_2_2_V_load = load i24* %v68_2_2_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 239 'load' 'v68_2_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln708_577 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_582, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 240 'partselect' 'trunc_ln708_577' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (8.51ns)   --->   "%mul_ln1118_583 = mul i72 %sext_ln1118_96, %sext_ln1118_98" [kernel.cpp:181]   --->   Operation 241 'mul' 'mul_ln1118_583' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [2/2] (3.25ns)   --->   "%v68_2_3_V_load = load i24* %v68_2_3_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 242 'load' 'v68_2_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln708_578 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_583, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 243 'partselect' 'trunc_ln708_578' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln728_94 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v66_3_V_load, i16 0)" [kernel.cpp:179]   --->   Operation 244 'bitconcatenate' 'shl_ln728_94' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1118_99 = sext i40 %shl_ln728_94 to i72" [kernel.cpp:181]   --->   Operation 245 'sext' 'sext_ln1118_99' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (8.51ns)   --->   "%mul_ln1118_584 = mul i72 %sext_ln1118_93, %sext_ln1118_99" [kernel.cpp:181]   --->   Operation 246 'mul' 'mul_ln1118_584' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [2/2] (3.25ns)   --->   "%v68_3_0_V_load = load i24* %v68_3_0_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 247 'load' 'v68_3_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln708_579 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_584, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 248 'partselect' 'trunc_ln708_579' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (8.51ns)   --->   "%mul_ln1118_585 = mul i72 %sext_ln1118_94, %sext_ln1118_99" [kernel.cpp:181]   --->   Operation 249 'mul' 'mul_ln1118_585' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [2/2] (3.25ns)   --->   "%v68_3_1_V_load = load i24* %v68_3_1_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 250 'load' 'v68_3_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln708_580 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_585, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 251 'partselect' 'trunc_ln708_580' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (8.51ns)   --->   "%mul_ln1118_586 = mul i72 %sext_ln1118_95, %sext_ln1118_99" [kernel.cpp:181]   --->   Operation 252 'mul' 'mul_ln1118_586' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [2/2] (3.25ns)   --->   "%v68_3_2_V_load = load i24* %v68_3_2_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 253 'load' 'v68_3_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln708_581 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_586, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 254 'partselect' 'trunc_ln708_581' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (8.51ns)   --->   "%mul_ln1118_587 = mul i72 %sext_ln1118_96, %sext_ln1118_99" [kernel.cpp:181]   --->   Operation 255 'mul' 'mul_ln1118_587' <Predicate = (!icmp_ln169)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [2/2] (3.25ns)   --->   "%v68_3_3_V_load = load i24* %v68_3_3_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 256 'load' 'v68_3_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln708_582 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_587, i32 48, i32 71)" [kernel.cpp:183]   --->   Operation 257 'partselect' 'trunc_ln708_582' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 8.82>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @l_gemm_i_outer1_l_j_s)"   --->   Operation 258 'specloopname' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "%empty_419 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 259 'speclooptripcount' 'empty_419' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_j_outer2_l_k2_str)"   --->   Operation 260 'specloopname' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str22) nounwind" [kernel.cpp:171]   --->   Operation 261 'specloopname' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str22)" [kernel.cpp:171]   --->   Operation 262 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:172]   --->   Operation 263 'specpipeline' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 264 [1/2] (3.25ns)   --->   "%v68_2_0_V_load = load i24* %v68_2_0_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 264 'load' 'v68_2_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 265 [1/1] (2.31ns)   --->   "%add_ln703_580 = add i24 %trunc_ln708_575, %v68_2_0_V_load" [kernel.cpp:184]   --->   Operation 265 'add' 'add_ln703_580' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (3.25ns)   --->   "store i24 %add_ln703_580, i24* %v68_2_0_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 266 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 267 [1/2] (3.25ns)   --->   "%v68_2_1_V_load = load i24* %v68_2_1_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 267 'load' 'v68_2_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 268 [1/1] (2.31ns)   --->   "%add_ln703_581 = add i24 %trunc_ln708_576, %v68_2_1_V_load" [kernel.cpp:184]   --->   Operation 268 'add' 'add_ln703_581' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (3.25ns)   --->   "store i24 %add_ln703_581, i24* %v68_2_1_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 269 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 270 [1/2] (3.25ns)   --->   "%v68_2_2_V_load = load i24* %v68_2_2_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 270 'load' 'v68_2_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 271 [1/1] (2.31ns)   --->   "%add_ln703_582 = add i24 %trunc_ln708_577, %v68_2_2_V_load" [kernel.cpp:184]   --->   Operation 271 'add' 'add_ln703_582' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [1/1] (3.25ns)   --->   "store i24 %add_ln703_582, i24* %v68_2_2_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 272 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 273 [1/2] (3.25ns)   --->   "%v68_2_3_V_load = load i24* %v68_2_3_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 273 'load' 'v68_2_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 274 [1/1] (2.31ns)   --->   "%add_ln703_583 = add i24 %trunc_ln708_578, %v68_2_3_V_load" [kernel.cpp:184]   --->   Operation 274 'add' 'add_ln703_583' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [1/1] (3.25ns)   --->   "store i24 %add_ln703_583, i24* %v68_2_3_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 275 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 276 [1/2] (3.25ns)   --->   "%v68_3_0_V_load = load i24* %v68_3_0_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 276 'load' 'v68_3_0_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 277 [1/1] (2.31ns)   --->   "%add_ln703_584 = add i24 %trunc_ln708_579, %v68_3_0_V_load" [kernel.cpp:184]   --->   Operation 277 'add' 'add_ln703_584' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (3.25ns)   --->   "store i24 %add_ln703_584, i24* %v68_3_0_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 278 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 279 [1/2] (3.25ns)   --->   "%v68_3_1_V_load = load i24* %v68_3_1_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 279 'load' 'v68_3_1_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 280 [1/1] (2.31ns)   --->   "%add_ln703_585 = add i24 %trunc_ln708_580, %v68_3_1_V_load" [kernel.cpp:184]   --->   Operation 280 'add' 'add_ln703_585' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (3.25ns)   --->   "store i24 %add_ln703_585, i24* %v68_3_1_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 281 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 282 [1/2] (3.25ns)   --->   "%v68_3_2_V_load = load i24* %v68_3_2_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 282 'load' 'v68_3_2_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 283 [1/1] (2.31ns)   --->   "%add_ln703_586 = add i24 %trunc_ln708_581, %v68_3_2_V_load" [kernel.cpp:184]   --->   Operation 283 'add' 'add_ln703_586' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/1] (3.25ns)   --->   "store i24 %add_ln703_586, i24* %v68_3_2_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 284 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 285 [1/2] (3.25ns)   --->   "%v68_3_3_V_load = load i24* %v68_3_3_V_addr_1, align 4" [kernel.cpp:182]   --->   Operation 285 'load' 'v68_3_3_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 286 [1/1] (2.31ns)   --->   "%add_ln703_587 = add i24 %trunc_ln708_582, %v68_3_3_V_load" [kernel.cpp:184]   --->   Operation 286 'add' 'add_ln703_587' <Predicate = (!icmp_ln169)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (3.25ns)   --->   "store i24 %add_ln703_587, i24* %v68_3_3_V_addr_1, align 4" [kernel.cpp:185]   --->   Operation 287 'store' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%empty_420 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str22, i32 %tmp_s)" [kernel.cpp:188]   --->   Operation 288 'specregionend' 'empty_420' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 289 'br' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:191]   --->   Operation 290 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v70') with incoming values : ('v70', kernel.cpp:164) [27]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v71') with incoming values : ('v71', kernel.cpp:165) [39]  (1.77 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('v71') with incoming values : ('v71', kernel.cpp:165) [39]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:166) [48]  (1.83 ns)
	'getelementptr' operation ('v68_0_2_V_addr', kernel.cpp:166) [52]  (0 ns)
	'store' operation ('store_ln166', kernel.cpp:166) of constant 0 on array 'v68_0_2_V' [102]  (3.25 ns)

 <State 4>: 5.87ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', kernel.cpp:170) with incoming values : ('select_ln170', kernel.cpp:170) [140]  (0 ns)
	'icmp' operation ('icmp_ln170', kernel.cpp:170) [150]  (1.66 ns)
	'select' operation ('select_ln177', kernel.cpp:177) [151]  (1.22 ns)
	'add' operation ('j_outer2', kernel.cpp:170) [161]  (1.78 ns)
	'select' operation ('select_ln178_1', kernel.cpp:178) [165]  (1.22 ns)

 <State 5>: 5.9ns
The critical path consists of the following:
	'sub' operation ('sub_ln177', kernel.cpp:177) [157]  (0 ns)
	'add' operation ('add_ln177', kernel.cpp:177) [190]  (3.58 ns)
	'getelementptr' operation ('v66_0_V_addr', kernel.cpp:177) [192]  (0 ns)
	'load' operation ('v66_0_V_load', kernel.cpp:177) on array 'v66_0_V' [204]  (2.32 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('v67_0_V_load', kernel.cpp:178) on array 'v67_0_V' [205]  (3.25 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', kernel.cpp:181) [210]  (8.51 ns)

 <State 8>: 8.82ns
The critical path consists of the following:
	'load' operation ('v68_0_0_V_load', kernel.cpp:182) on array 'v68_0_0_V' [211]  (3.25 ns)
	'add' operation ('add_ln703', kernel.cpp:184) [213]  (2.31 ns)
	'store' operation ('store_ln185', kernel.cpp:185) of variable 'add_ln703', kernel.cpp:184 on array 'v68_0_0_V' [214]  (3.25 ns)

 <State 9>: 8.82ns
The critical path consists of the following:
	'load' operation ('v68_2_0_V_load', kernel.cpp:182) on array 'v68_2_0_V' [266]  (3.25 ns)
	'add' operation ('add_ln703_580', kernel.cpp:184) [268]  (2.31 ns)
	'store' operation ('store_ln185', kernel.cpp:185) of variable 'add_ln703_580', kernel.cpp:184 on array 'v68_2_0_V' [269]  (3.25 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
