;redcode
;assert 1
	SPL 0, <332
	CMP -227, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @221, 106
	SPL @12, #200
	CMP -207, <-120
	SUB 106, 360
	SUB 0, @2
	CMP @-127, 100
	SUB @121, 106
	SPL 0, <332
	CMP 0, 0
	JMP -4, @-20
	JMN 0, <332
	JMN 0, <332
	SUB -207, <-820
	SUB -207, <-820
	SUB -207, <-120
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	JMP -4, @-20
	SUB @124, 106
	SUB @-121, -102
	SUB @-127, 100
	SUB @-127, 100
	SLT <-30, 9
	MOV -1, <-20
	CMP @121, 103
	SUB -4, <-20
	CMP @121, 106
	SUB @-6, -0
	SUB -207, <-120
	SUB @-121, -102
	ADD 240, 60
	SUB 12, @10
	ADD #210, 20
	ADD #210, 20
	MOV -4, <-20
	CMP -207, <-120
	SUB @121, 106
	SPL 0, <332
	CMP -227, <-120
	SUB @-6, -0
	MOV -1, <-20
	ADD -901, <-520
	CMP -227, <-120
	MOV -4, <-20
	CMP -227, <-120
	MOV -1, <-20
