

================================================================
== Vitis HLS Report for 'diffeq'
================================================================
* Date:           Mon Jan 23 16:09:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        diffeq_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1  |        ?|        ?|        37|         28|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 28, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 28, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_assign = alloca i32 1"   --->   Operation 40 'alloca' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%y_assign = alloca i32 1"   --->   Operation 41 'alloca' 'y_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%u_assign = alloca i32 1"   --->   Operation 42 'alloca' 'u_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [diffeq.cpp:3]   --->   Operation 44 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dx"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %u"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %u, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %clock"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %clock, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %y"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %y" [diffeq.cpp:3]   --->   Operation 57 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %a" [diffeq.cpp:3]   --->   Operation 58 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%u_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %u" [diffeq.cpp:3]   --->   Operation 59 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dx_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dx" [diffeq.cpp:3]   --->   Operation 60 'read' 'dx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [diffeq.cpp:3]   --->   Operation 61 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln6_1 = bitcast i64 %a_read" [diffeq.cpp:6]   --->   Operation 62 'bitcast' 'bitcast_ln6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln6_1, i32 52, i32 62" [diffeq.cpp:6]   --->   Operation 63 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i64 %bitcast_ln6_1" [diffeq.cpp:6]   --->   Operation 64 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.88ns)   --->   "%icmp_ln6_2 = icmp_ne  i11 %tmp_1, i11 2047" [diffeq.cpp:6]   --->   Operation 65 'icmp' 'icmp_ln6_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.89ns)   --->   "%icmp_ln6_3 = icmp_eq  i52 %trunc_ln6, i52 0" [diffeq.cpp:6]   --->   Operation 66 'icmp' 'icmp_ln6_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns)   --->   "%or_ln6_1 = or i1 %icmp_ln6_3, i1 %icmp_ln6_2" [diffeq.cpp:6]   --->   Operation 67 'or' 'or_ln6_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln6 = store i64 %u_read, i64 %u_assign" [diffeq.cpp:6]   --->   Operation 68 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln6 = store i64 %y_read, i64 %y_assign" [diffeq.cpp:6]   --->   Operation 69 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln6 = store i64 %x_read, i64 %x_assign" [diffeq.cpp:6]   --->   Operation 70 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln6 = br void %while.cond" [diffeq.cpp:6]   --->   Operation 71 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%x_assign_load = load i64 %x_assign" [diffeq.cpp:9]   --->   Operation 72 'load' 'x_assign_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %x_assign_load, i64 %a_read" [diffeq.cpp:6]   --->   Operation 73 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i64 %x_assign_load" [diffeq.cpp:6]   --->   Operation 75 'bitcast' 'bitcast_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln6, i32 52, i32 62" [diffeq.cpp:6]   --->   Operation 76 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln6_1 = trunc i64 %bitcast_ln6" [diffeq.cpp:6]   --->   Operation 77 'trunc' 'trunc_ln6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.88ns)   --->   "%icmp_ln6 = icmp_ne  i11 %tmp, i11 2047" [diffeq.cpp:6]   --->   Operation 78 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.89ns)   --->   "%icmp_ln6_1 = icmp_eq  i52 %trunc_ln6_1, i52 0" [diffeq.cpp:6]   --->   Operation 79 'icmp' 'icmp_ln6_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln6_1)   --->   "%or_ln6 = or i1 %icmp_ln6_1, i1 %icmp_ln6" [diffeq.cpp:6]   --->   Operation 80 'or' 'or_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %x_assign_load, i64 %a_read" [diffeq.cpp:6]   --->   Operation 81 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln6_1)   --->   "%and_ln6 = and i1 %tmp_2, i1 %or_ln6_1" [diffeq.cpp:6]   --->   Operation 82 'and' 'and_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln6_1 = and i1 %and_ln6, i1 %or_ln6" [diffeq.cpp:6]   --->   Operation 83 'and' 'and_ln6_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %and_ln6_1, void %while.end, void %while.body" [diffeq.cpp:6]   --->   Operation 84 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [7/7] (6.71ns)   --->   "%mul = dmul i64 %x_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 85 'dmul' 'mul' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [7/7] (7.29ns)   --->   "%x1 = dadd i64 %x_assign_load, i64 %dx_read" [diffeq.cpp:9]   --->   Operation 86 'dadd' 'x1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%y_assign_load = load i64 %y_assign" [diffeq.cpp:8]   --->   Operation 87 'load' 'y_assign_load' <Predicate = (and_ln6_1)> <Delay = 0.00>
ST_3 : Operation 88 [6/7] (6.71ns)   --->   "%mul = dmul i64 %x_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 88 'dmul' 'mul' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [7/7] (6.71ns)   --->   "%mul3 = dmul i64 %y_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 89 'dmul' 'mul3' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [6/7] (7.29ns)   --->   "%x1 = dadd i64 %x_assign_load, i64 %dx_read" [diffeq.cpp:9]   --->   Operation 90 'dadd' 'x1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 91 [5/7] (6.71ns)   --->   "%mul = dmul i64 %x_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 91 'dmul' 'mul' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [6/7] (6.71ns)   --->   "%mul3 = dmul i64 %y_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 92 'dmul' 'mul3' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [5/7] (7.29ns)   --->   "%x1 = dadd i64 %x_assign_load, i64 %dx_read" [diffeq.cpp:9]   --->   Operation 93 'dadd' 'x1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 94 [4/7] (6.71ns)   --->   "%mul = dmul i64 %x_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 94 'dmul' 'mul' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [5/7] (6.71ns)   --->   "%mul3 = dmul i64 %y_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 95 'dmul' 'mul3' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [4/7] (7.29ns)   --->   "%x1 = dadd i64 %x_assign_load, i64 %dx_read" [diffeq.cpp:9]   --->   Operation 96 'dadd' 'x1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 97 [3/7] (6.71ns)   --->   "%mul = dmul i64 %x_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 97 'dmul' 'mul' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [4/7] (6.71ns)   --->   "%mul3 = dmul i64 %y_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 98 'dmul' 'mul3' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [3/7] (7.29ns)   --->   "%x1 = dadd i64 %x_assign_load, i64 %dx_read" [diffeq.cpp:9]   --->   Operation 99 'dadd' 'x1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 100 [2/7] (6.71ns)   --->   "%mul = dmul i64 %x_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 100 'dmul' 'mul' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [3/7] (6.71ns)   --->   "%mul3 = dmul i64 %y_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 101 'dmul' 'mul3' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [2/7] (7.29ns)   --->   "%x1 = dadd i64 %x_assign_load, i64 %dx_read" [diffeq.cpp:9]   --->   Operation 102 'dadd' 'x1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 103 [1/7] (6.71ns)   --->   "%mul = dmul i64 %x_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 103 'dmul' 'mul' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [2/7] (6.71ns)   --->   "%mul3 = dmul i64 %y_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 104 'dmul' 'mul3' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/7] (7.29ns)   --->   "%x1 = dadd i64 %x_assign_load, i64 %dx_read" [diffeq.cpp:9]   --->   Operation 105 'dadd' 'x1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%u_assign_load = load i64 %u_assign" [diffeq.cpp:8]   --->   Operation 106 'load' 'u_assign_load' <Predicate = (and_ln6_1)> <Delay = 0.00>
ST_9 : Operation 107 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 %u_assign_load" [diffeq.cpp:7]   --->   Operation 107 'dmul' 'mul1' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/7] (6.71ns)   --->   "%mul3 = dmul i64 %y_assign_load, i64 3" [diffeq.cpp:7]   --->   Operation 108 'dmul' 'mul3' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln6 = store i64 %x1, i64 %x_assign" [diffeq.cpp:6]   --->   Operation 109 'store' 'store_ln6' <Predicate = (and_ln6_1)> <Delay = 1.58>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%y_assign_load_1 = load i64 %y_assign" [diffeq.cpp:13]   --->   Operation 162 'load' 'y_assign_load_1' <Predicate = (!and_ln6_1)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln13 = ret i64 %y_assign_load_1" [diffeq.cpp:13]   --->   Operation 163 'ret' 'ret_ln13' <Predicate = (!and_ln6_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 110 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 %u_assign_load" [diffeq.cpp:7]   --->   Operation 110 'dmul' 'mul1' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [7/7] (6.71ns)   --->   "%mul4 = dmul i64 %mul3, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 111 'dmul' 'mul4' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 112 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 %u_assign_load" [diffeq.cpp:7]   --->   Operation 112 'dmul' 'mul1' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [6/7] (6.71ns)   --->   "%mul4 = dmul i64 %mul3, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 113 'dmul' 'mul4' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [7/7] (6.71ns)   --->   "%mul6 = dmul i64 %u_assign_load, i64 %dx_read" [diffeq.cpp:8]   --->   Operation 114 'dmul' 'mul6' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 115 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 %u_assign_load" [diffeq.cpp:7]   --->   Operation 115 'dmul' 'mul1' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [5/7] (6.71ns)   --->   "%mul4 = dmul i64 %mul3, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 116 'dmul' 'mul4' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [6/7] (6.71ns)   --->   "%mul6 = dmul i64 %u_assign_load, i64 %dx_read" [diffeq.cpp:8]   --->   Operation 117 'dmul' 'mul6' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 118 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 %u_assign_load" [diffeq.cpp:7]   --->   Operation 118 'dmul' 'mul1' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [4/7] (6.71ns)   --->   "%mul4 = dmul i64 %mul3, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 119 'dmul' 'mul4' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [5/7] (6.71ns)   --->   "%mul6 = dmul i64 %u_assign_load, i64 %dx_read" [diffeq.cpp:8]   --->   Operation 120 'dmul' 'mul6' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 121 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 %u_assign_load" [diffeq.cpp:7]   --->   Operation 121 'dmul' 'mul1' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [3/7] (6.71ns)   --->   "%mul4 = dmul i64 %mul3, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 122 'dmul' 'mul4' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [4/7] (6.71ns)   --->   "%mul6 = dmul i64 %u_assign_load, i64 %dx_read" [diffeq.cpp:8]   --->   Operation 123 'dmul' 'mul6' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 124 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 %u_assign_load" [diffeq.cpp:7]   --->   Operation 124 'dmul' 'mul1' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [2/7] (6.71ns)   --->   "%mul4 = dmul i64 %mul3, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 125 'dmul' 'mul4' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [3/7] (6.71ns)   --->   "%mul6 = dmul i64 %u_assign_load, i64 %dx_read" [diffeq.cpp:8]   --->   Operation 126 'dmul' 'mul6' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.71>
ST_16 : Operation 127 [7/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 127 'dmul' 'mul2' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/7] (6.71ns)   --->   "%mul4 = dmul i64 %mul3, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 128 'dmul' 'mul4' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [2/7] (6.71ns)   --->   "%mul6 = dmul i64 %u_assign_load, i64 %dx_read" [diffeq.cpp:8]   --->   Operation 129 'dmul' 'mul6' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.71>
ST_17 : Operation 130 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 130 'dmul' 'mul2' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/7] (6.71ns)   --->   "%mul6 = dmul i64 %u_assign_load, i64 %dx_read" [diffeq.cpp:8]   --->   Operation 131 'dmul' 'mul6' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 132 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 132 'dmul' 'mul2' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [7/7] (7.29ns)   --->   "%y1 = dadd i64 %y_assign_load, i64 %mul6" [diffeq.cpp:8]   --->   Operation 133 'dadd' 'y1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 134 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 134 'dmul' 'mul2' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [6/7] (7.29ns)   --->   "%y1 = dadd i64 %y_assign_load, i64 %mul6" [diffeq.cpp:8]   --->   Operation 135 'dadd' 'y1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 136 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 136 'dmul' 'mul2' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [5/7] (7.29ns)   --->   "%y1 = dadd i64 %y_assign_load, i64 %mul6" [diffeq.cpp:8]   --->   Operation 137 'dadd' 'y1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 138 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 138 'dmul' 'mul2' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [4/7] (7.29ns)   --->   "%y1 = dadd i64 %y_assign_load, i64 %mul6" [diffeq.cpp:8]   --->   Operation 139 'dadd' 'y1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 140 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %mul1, i64 %dx_read" [diffeq.cpp:7]   --->   Operation 140 'dmul' 'mul2' <Predicate = (and_ln6_1)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [3/7] (7.29ns)   --->   "%y1 = dadd i64 %y_assign_load, i64 %mul6" [diffeq.cpp:8]   --->   Operation 141 'dadd' 'y1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 142 [7/7] (7.29ns)   --->   "%sub = dsub i64 %u_assign_load, i64 %mul2" [diffeq.cpp:7]   --->   Operation 142 'dsub' 'sub' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [2/7] (7.29ns)   --->   "%y1 = dadd i64 %y_assign_load, i64 %mul6" [diffeq.cpp:8]   --->   Operation 143 'dadd' 'y1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 144 [6/7] (7.29ns)   --->   "%sub = dsub i64 %u_assign_load, i64 %mul2" [diffeq.cpp:7]   --->   Operation 144 'dsub' 'sub' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [1/7] (7.29ns)   --->   "%y1 = dadd i64 %y_assign_load, i64 %mul6" [diffeq.cpp:8]   --->   Operation 145 'dadd' 'y1' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 146 [5/7] (7.29ns)   --->   "%sub = dsub i64 %u_assign_load, i64 %mul2" [diffeq.cpp:7]   --->   Operation 146 'dsub' 'sub' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln6 = store i64 %y1, i64 %y_assign" [diffeq.cpp:6]   --->   Operation 147 'store' 'store_ln6' <Predicate = (and_ln6_1)> <Delay = 1.58>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 148 [4/7] (7.29ns)   --->   "%sub = dsub i64 %u_assign_load, i64 %mul2" [diffeq.cpp:7]   --->   Operation 148 'dsub' 'sub' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 149 [3/7] (7.29ns)   --->   "%sub = dsub i64 %u_assign_load, i64 %mul2" [diffeq.cpp:7]   --->   Operation 149 'dsub' 'sub' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 150 [2/7] (7.29ns)   --->   "%sub = dsub i64 %u_assign_load, i64 %mul2" [diffeq.cpp:7]   --->   Operation 150 'dsub' 'sub' <Predicate = (and_ln6_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 151 [1/7] (7.29ns)   --->   "%sub = dsub i64 %u_assign_load, i64 %mul2" [diffeq.cpp:7]   --->   Operation 151 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 152 [7/7] (7.29ns)   --->   "%u1 = dsub i64 %sub, i64 %mul4" [diffeq.cpp:7]   --->   Operation 152 'dsub' 'u1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 153 [6/7] (7.29ns)   --->   "%u1 = dsub i64 %sub, i64 %mul4" [diffeq.cpp:7]   --->   Operation 153 'dsub' 'u1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.29>
ST_32 : Operation 154 [5/7] (7.29ns)   --->   "%u1 = dsub i64 %sub, i64 %mul4" [diffeq.cpp:7]   --->   Operation 154 'dsub' 'u1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 155 [4/7] (7.29ns)   --->   "%u1 = dsub i64 %sub, i64 %mul4" [diffeq.cpp:7]   --->   Operation 155 'dsub' 'u1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 156 [3/7] (7.29ns)   --->   "%u1 = dsub i64 %sub, i64 %mul4" [diffeq.cpp:7]   --->   Operation 156 'dsub' 'u1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 157 [2/7] (7.29ns)   --->   "%u1 = dsub i64 %sub, i64 %mul4" [diffeq.cpp:7]   --->   Operation 157 'dsub' 'u1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.29>
ST_36 : Operation 158 [1/7] (7.29ns)   --->   "%u1 = dsub i64 %sub, i64 %mul4" [diffeq.cpp:7]   --->   Operation 158 'dsub' 'u1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.58>
ST_37 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [diffeq.cpp:7]   --->   Operation 159 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln6 = store i64 %u1, i64 %u_assign" [diffeq.cpp:6]   --->   Operation 160 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_37 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln6 = br void %while.cond" [diffeq.cpp:6]   --->   Operation 161 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.46ns
The critical path consists of the following:
	'alloca' operation ('x') [7]  (0 ns)
	'load' operation ('x', diffeq.cpp:9) on local variable 'x' [40]  (0 ns)
	'dcmp' operation ('tmp_2', diffeq.cpp:6) [48]  (5.46 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x1', diffeq.cpp:9) [65]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x1', diffeq.cpp:9) [65]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x1', diffeq.cpp:9) [65]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x1', diffeq.cpp:9) [65]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x1', diffeq.cpp:9) [65]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x1', diffeq.cpp:9) [65]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x1', diffeq.cpp:9) [65]  (7.3 ns)

 <State 9>: 6.72ns
The critical path consists of the following:
	'load' operation ('u_assign_load', diffeq.cpp:8) on local variable 'u' [54]  (0 ns)
	'dmul' operation ('mul1', diffeq.cpp:7) [57]  (6.72 ns)

 <State 10>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', diffeq.cpp:7) [57]  (6.72 ns)

 <State 11>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', diffeq.cpp:7) [57]  (6.72 ns)

 <State 12>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', diffeq.cpp:7) [57]  (6.72 ns)

 <State 13>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', diffeq.cpp:7) [57]  (6.72 ns)

 <State 14>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', diffeq.cpp:7) [57]  (6.72 ns)

 <State 15>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul1', diffeq.cpp:7) [57]  (6.72 ns)

 <State 16>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', diffeq.cpp:7) [58]  (6.72 ns)

 <State 17>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', diffeq.cpp:7) [58]  (6.72 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y1', diffeq.cpp:8) [64]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y1', diffeq.cpp:8) [64]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y1', diffeq.cpp:8) [64]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y1', diffeq.cpp:8) [64]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('y1', diffeq.cpp:8) [64]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', diffeq.cpp:7) [59]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', diffeq.cpp:7) [59]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', diffeq.cpp:7) [59]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', diffeq.cpp:7) [59]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', diffeq.cpp:7) [59]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', diffeq.cpp:7) [59]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', diffeq.cpp:7) [59]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('u1', diffeq.cpp:7) [62]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('u1', diffeq.cpp:7) [62]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('u1', diffeq.cpp:7) [62]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('u1', diffeq.cpp:7) [62]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('u1', diffeq.cpp:7) [62]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('u1', diffeq.cpp:7) [62]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('u1', diffeq.cpp:7) [62]  (7.3 ns)

 <State 37>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln6', diffeq.cpp:6) of variable 'u1', diffeq.cpp:7 on local variable 'u' [66]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
