{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766841926284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766841926284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 18:55:26 2025 " "Processing started: Sat Dec 27 18:55:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766841926284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766841926284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cache -c Cache " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cache -c Cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766841926284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766841926363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766841926363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/tb_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/tb_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cache " "Found entity 1: tb_cache" {  } { { "verilog/tb_cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/tb_cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766841930359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766841930359 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(76) " "Verilog HDL information at cache.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1766841930360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766841930360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766841930360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top_synth.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top_synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_synth " "Found entity 1: top_synth" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766841930360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766841930360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synth " "Elaborating entity \"top_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766841930384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_synth.v(47) " "Verilog HDL assignment warning at top_synth.v(47): truncated value with size 32 to match size of target (20)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766841930386 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_synth.v(58) " "Verilog HDL assignment warning at top_synth.v(58): truncated value with size 32 to match size of target (20)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766841930386 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top_synth.v(65) " "Verilog HDL assignment warning at top_synth.v(65): truncated value with size 32 to match size of target (8)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766841930386 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top_synth.v(67) " "Verilog HDL assignment warning at top_synth.v(67): truncated value with size 32 to match size of target (8)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766841930386 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cpu_req_size top_synth.v(35) " "Verilog HDL Always Construct warning at top_synth.v(35): inferring latch(es) for variable \"cpu_req_size\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766841930386 "|top_synth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_synth.v(94) " "Verilog HDL assignment warning at top_synth.v(94): truncated value with size 32 to match size of target (6)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766841930386 "|top_synth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_req_size\[0\] top_synth.v(35) " "Inferred latch for \"cpu_req_size\[0\]\" at top_synth.v(35)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766841930386 "|top_synth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_req_size\[1\] top_synth.v(35) " "Inferred latch for \"cpu_req_size\[1\]\" at top_synth.v(35)" {  } { { "verilog/top_synth.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766841930386 "|top_synth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache_inst " "Elaborating entity \"cache\" for hierarchy \"cache:cache_inst\"" {  } { { "verilog/top_synth.v" "cache_inst" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/top_synth.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766841930386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mshr_set cache.v(44) " "Verilog HDL or VHDL warning at cache.v(44): object \"mshr_set\" assigned a value but never read" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1766841930398 "|top_synth|cache:cache_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cache.v(175) " "Verilog HDL assignment warning at cache.v(175): truncated value with size 32 to match size of target (6)" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766841930398 "|top_synth|cache:cache_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 15 cache.v(179) " "Verilog HDL assignment warning at cache.v(179): truncated value with size 17 to match size of target (15)" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766841930398 "|top_synth|cache:cache_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i cache.v(76) " "Verilog HDL Always Construct warning at cache.v(76): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766841930398 "|top_synth|cache:cache_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 11 -1 0 } } { "verilog/cache.v" "" { Text "/home/rajinthan/Workspace/Git/Set-Associative-Cache/verilog/cache.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1766841930972 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1766841930972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766841931146 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766841931717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766841931782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766841931782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1014 " "Implemented 1014 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766841931822 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766841931822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1000 " "Implemented 1000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766841931822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766841931822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766841931826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 18:55:31 2025 " "Processing ended: Sat Dec 27 18:55:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766841931826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766841931826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766841931826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766841931826 ""}
