library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity cronometrp is 
port( clk : in std_logic;
		led: out std_logic);
end entity;



architecture Behavioral of cronometrp is 
	signal cont : integer := 0;
	signal cnt : integer :=0;
	signal ot : std_logic := '0';
	signal var_seg : unsigned (6 downto 0) := "0111011";
	signal var_milseg : unsigned (6 downto 0) := "1100011";
	signal out_seg : unsigned (6 downto 0);
	signal out_milseg : unsigned (6 downto 0);
	signal s_led : std_logic := '0';

	
	begin 
	process(clk)
	begin
	
	if(rising_edge(clk)) then
			cont <= cont + 1;
			if cont = 500000 then
				cont <= 0;
				var_milseg <= var_milseg - "0000001";
				if var_milseg(6 downto 0) = "0000000" then
					var_seg <= var_seg -"0000001";
					cnt <= cnt+1;
					var_milseg <= "1100011";
					elsif cnt = 3 then
						ot <= not ot;
						led <= '0';
				end if;
				if var_seg(6 downto 0) = "0000000" then
					if var_milseg(6 downto 0) = "0000000" then
						s_led <= '1';
						var_seg <= var_seg;
						var_milseg <= var_seg;
		end if;
end if;
end process;
end Behavioral;

					
	
		