{"Source Block": ["serv/rtl/serv_mpram.v@111:121@HdlIdDef", "\n   reg [3:0] rdata;\n\n   reg [5:0] rdata0;\n   reg [4:0] rdata1;\n   reg [3:0] rdata2;\n   //reg [3:0] rdata3;\n\n   reg [2:0] rreq;\n\n\n"], "Clone Blocks": [["serv/rtl/serv_mpram.v@110:120", "   wire [8:0] raddr;\n\n   reg [3:0] rdata;\n\n   reg [5:0] rdata0;\n   reg [4:0] rdata1;\n   reg [3:0] rdata2;\n   //reg [3:0] rdata3;\n\n   reg [2:0] rreq;\n\n"], ["serv/rtl/serv_mpram.v@109:119", "\n   wire [8:0] raddr;\n\n   reg [3:0] rdata;\n\n   reg [5:0] rdata0;\n   reg [4:0] rdata1;\n   reg [3:0] rdata2;\n   //reg [3:0] rdata3;\n\n   reg [2:0] rreq;\n"], ["serv/rtl/serv_mpram.v@105:115", "   //1 : RS2\n   //2 : CSR\n   reg [2:0] rcnt_hi;\n   reg [3:0] rcnt_lo;\n\n   wire [8:0] raddr;\n\n   reg [3:0] rdata;\n\n   reg [5:0] rdata0;\n   reg [4:0] rdata1;\n"]], "Diff Content": {"Delete": [[116, "   reg [3:0] rdata2;\n"]], "Add": [[116, "   assign o_rs1 = !rport ? rdata0[0] : rdata0[1];\n"], [116, "   assign o_rs2 = rport ? rdata1 : rdata[0];\n"]]}}