
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Thu Aug 24 08:53:12 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zdinx/fmin.d.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmin.d instruction of the RISC-V RV32_Zfinx_Zdinx extension for the fmin.d_b1 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zdinx.*);def TEST_CASE_1=True;",fmin.d_b1)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:// rs1 == rd != rs2, rs1==x30, rs2==x28, rd==x30,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x30; dest:x30; op1val:0x0000000000000000; valaddr_reg:x3; op2:x28; op2val:0x0000000000000000
offset:0*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x30, x31,x28,x29,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x00000000,x3, 0*SIGALIGN, x4,x1, x2)

inst_1:// rs1 == rs2 != rd, rs1==x26, rs2==x26, rd==x28,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x26; dest:x28; op1val:0x0000000000000000; valaddr_reg:x3; op2:x26; op2val:0x0000000000000000
offset:2*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x28, x29, x26, x27,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x00000000,x3, 2*SIGALIGN, x4,x1, x2)

inst_2:// rs2 == rd != rs1, rs1==x28, rs2==x24, rd==x24,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x24; op1val:0x0000000000000000; valaddr_reg:x3; op2:x24; op2val:0x0000000000000001
offset:4*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x24, x25, x28, x29,x24,x25,0, 0, 0, 0x00000000, 0x00000000,0x00000001,0x00000000,x3, 4*SIGALIGN, x4,x1, x2)

inst_3:// rs1 == rs2 == rd, rs1==x22, rs2==x22, rd==x22,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x22; dest:x22; op1val:0x0000000000000000; valaddr_reg:x3; op2:x22; op2val:0x0000000000000000
offset:6*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x22, x23, x22, x23,x22,x23,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x00000000,x3, 6*SIGALIGN, x4,x1, x2)

inst_4:// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==x24, rs2==x30, rd==x26,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x24; dest:x26; op1val:0x0000000000000000; valaddr_reg:x3; op2:x30; op2val:0x0000000000000002
offset:8*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x26, x27, x24, x25,x30,x31,0, 0, 0, 0x00000000, 0x00000000,0x00000002,0x00000000,x3, 8*SIGALIGN, x4,x1, x2)

inst_5:// rs1==x18, rs2==x16, rd==x20,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x18; dest:x20; op1val:0x0000000000000000; valaddr_reg:x3; op2:x16; op2val:0x8000000000000002
offset:10*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x20, x21, x18, x19,x16,x17,0, 0, 0, 0x00000000, 0x00000000,0x00000002,0x80000000,x3, 10*SIGALIGN, x4,x1, x2)

inst_6:// rs1==x16, rs2==x20, rd==x18,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x16; dest:x18; op1val:0x0000000000000000; valaddr_reg:x3; op2:x20; op2val:0x000fffffffffffff
offset:12*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x18, x19, x16, x17,x20,x21,0, 0, 0, 0x00000000, 0x00000000,0xffffffff,0x000fffff,x3, 12*SIGALIGN, x4,x1, x2)

inst_7:// rs1==x20, rs2==x18, rd==x16,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x20; dest:x16; op1val:0x0000000000000000; valaddr_reg:x3; op2:x18; op2val:0x800fffffffffffff
offset:14*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x16, x17, x20, x21,x18,x19,0, 0, 0, 0x00000000, 0x00000000,0xffffffff,0x800fffff,x3, 14*SIGALIGN, x4,x1, x2)

inst_8:// rs1==x12, rs2==x10, rd==x14,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x12; dest:x14; op1val:0x0000000000000000; valaddr_reg:x3; op2:x10; op2val:0x0010000000000000
offset:16*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x14, x15, x12, x13,x10,x11,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x00100000,x3, 16*SIGALIGN, x4,x1, x2)
RVTEST_VALBASEUPD(x17,test_dataset_1)

inst_9:// rs1==x10, rs2==x14, rd==x12,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x10; dest:x12; op1val:0x0000000000000000; valaddr_reg:x17; op2:x14; op2val:0x8010000000000000
offset:0*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x12, x13, x10, x11,x14,x15,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x80100000,x17, 18*SIGALIGN, x18,x1, x16)

inst_10:// rs1==x14, rs2==x12, rd==x10,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x14; dest:x10; op1val:0x0000000000000000; valaddr_reg:x17; op2:x12; op2val:0x0010000000000002
offset:2*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x10, x11, x14, x15,x12,x13,0, 0, 0, 0x00000000, 0x00000000,0x00000002,0x00100000,x17, 20*SIGALIGN, x18,x1, x16)

inst_11:// rs1==x6, rs2==x4, rd==x8,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x6; dest:x8; op1val:0x0000000000000000; valaddr_reg:x17; op2:x4; op2val:0x8010000000000002
offset:4*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x8, x9, x6, x7,x4,x5,0, 0, 0, 0x00000000, 0x00000000,0x00000002,0x80100000,x17, 22*SIGALIGN, x18,x1, x16)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_12:// rs1==x4, rs2==x8, rd==x6,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x4; dest:x6; op1val:0x0000000000000000; valaddr_reg:x17; op2:x8; op2val:0x7fefffffffffffff
offset:6*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x6, x7, x4, x5,x8,x9,0, 0, 0, 0x00000000, 0x00000000,0xffffffff,0x7fefffff,x17, 0*SIGALIGN, x18,x1, x16)

inst_13:// rs1==x8, rs2==x6, rd==x4,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x8; dest:x4; op1val:0x0000000000000000; valaddr_reg:x17; op2:x6; op2val:0xffefffffffffffff
offset:8*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x4, x5, x8, x9,x6,x7,0, 0, 0, 0x00000000, 0x00000000,0xffffffff,0xffefffff,x17, 2*SIGALIGN, x18,x1, x16)

inst_14:// rs1==x2,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x2; dest:x30; op1val:0x0000000000000000; valaddr_reg:x17; op2:x28; op2val:0x7ff0000000000000
offset:10*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x2, x3,x28,x29,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x7ff00000,x17, 4*SIGALIGN, x18,x1, x16)

inst_15:// rs2==x2,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x17; op2:x2; op2val:0xfff0000000000000
offset:12*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x2,x3,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0xfff00000,x17, 6*SIGALIGN, x18,x1, x16)

inst_16:// rd==x2,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x30; dest:x2; op1val:0x0000000000000000; valaddr_reg:x17; op2:x28; op2val:0x7ff8000000000000
offset:14*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x2, x3, x30, x31,x28,x29,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x7ff80000,x17, 8*SIGALIGN, x18,x1, x16)

inst_17:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x17; op2:x26; op2val:0xfff8000000000000
offset:16*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0xfff80000,x17, 10*SIGALIGN, x18,x1, x16)
RVTEST_VALBASEUPD(x2,test_dataset_2)

inst_18:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:0*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000001,0x7ff80000,x2, 12*SIGALIGN, x3,x1, x16)

inst_19:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:2*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000001,0xfff80000,x2, 14*SIGALIGN, x3,x1, x16)

inst_20:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:4*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000001,0x7ff00000,x2, 16*SIGALIGN, x3,x1, x16)

inst_21:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:6*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000001,0xfff00000,x2, 18*SIGALIGN, x3,x1, x16)

inst_22:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:8*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x3ff00000,x2, 20*SIGALIGN, x3,x1, x16)

inst_23:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:10*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0xbf800000,x2, 22*SIGALIGN, x3,x1, x16)

inst_24:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:12*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0x00000000,x2, 24*SIGALIGN, x3,x1, x16)

inst_25:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:14*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0x80000000,x2, 26*SIGALIGN, x3,x1, x16)

inst_26:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:16*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000001,0x00000000,x2, 28*SIGALIGN, x3,x1, x16)

inst_27:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:18*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000001,0x80000000,x2, 30*SIGALIGN, x3,x1, x16)

inst_28:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:20*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000002,0x00000000,x2, 32*SIGALIGN, x3,x1, x16)

inst_29:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:22*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000002,0x80000000,x2, 34*SIGALIGN, x3,x1, x16)

inst_30:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:24*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffffff,0x000fffff,x2, 36*SIGALIGN, x3,x1, x16)

inst_31:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:26*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffffff,0x800fffff,x2, 38*SIGALIGN, x3,x1, x16)

inst_32:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:28*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0x00100000,x2, 40*SIGALIGN, x3,x1, x16)

inst_33:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:30*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0x80100000,x2, 42*SIGALIGN, x3,x1, x16)

inst_34:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:32*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000002,0x00100000,x2, 44*SIGALIGN, x3,x1, x16)

inst_35:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:34*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000002,0x80100000,x2, 46*SIGALIGN, x3,x1, x16)

inst_36:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:36*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffffff,0x7fefffff,x2, 48*SIGALIGN, x3,x1, x16)

inst_37:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:38*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffffff,0xffefffff,x2, 50*SIGALIGN, x3,x1, x16)

inst_38:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:40*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0x7ff00000,x2, 52*SIGALIGN, x3,x1, x16)

inst_39:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:42*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xfff00000,x2, 54*SIGALIGN, x3,x1, x16)

inst_40:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:44*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0x7ff80000,x2, 56*SIGALIGN, x3,x1, x16)

inst_41:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:46*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xfff80000,x2, 58*SIGALIGN, x3,x1, x16)

inst_42:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:48*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000001,0x7ff80000,x2, 60*SIGALIGN, x3,x1, x16)

inst_43:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:50*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000001,0xfff80000,x2, 62*SIGALIGN, x3,x1, x16)

inst_44:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:52*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000001,0x7ff00000,x2, 64*SIGALIGN, x3,x1, x16)

inst_45:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:54*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000001,0xfff00000,x2, 66*SIGALIGN, x3,x1, x16)

inst_46:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:56*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0x3ff00000,x2, 68*SIGALIGN, x3,x1, x16)

inst_47:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:58*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xbf800000,x2, 70*SIGALIGN, x3,x1, x16)

inst_48:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:60*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x00000000,x2, 72*SIGALIGN, x3,x1, x16)

inst_49:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:62*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x80000000,x2, 74*SIGALIGN, x3,x1, x16)

inst_50:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:64*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000001,0x00000000,x2, 76*SIGALIGN, x3,x1, x16)

inst_51:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:66*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000001,0x80000000,x2, 78*SIGALIGN, x3,x1, x16)

inst_52:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:68*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000002,0x00000000,x2, 80*SIGALIGN, x3,x1, x16)

inst_53:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:70*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000002,0x80000000,x2, 82*SIGALIGN, x3,x1, x16)

inst_54:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:72*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffffff,0x000fffff,x2, 84*SIGALIGN, x3,x1, x16)

inst_55:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:74*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffffff,0x800fffff,x2, 86*SIGALIGN, x3,x1, x16)

inst_56:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:76*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x00100000,x2, 88*SIGALIGN, x3,x1, x16)

inst_57:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:78*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x80100000,x2, 90*SIGALIGN, x3,x1, x16)

inst_58:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:80*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000002,0x00100000,x2, 92*SIGALIGN, x3,x1, x16)

inst_59:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:82*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000002,0x80100000,x2, 94*SIGALIGN, x3,x1, x16)

inst_60:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:84*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffffff,0x7fefffff,x2, 96*SIGALIGN, x3,x1, x16)

inst_61:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:86*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffffff,0xffefffff,x2, 98*SIGALIGN, x3,x1, x16)

inst_62:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:88*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x7ff00000,x2, 100*SIGALIGN, x3,x1, x16)

inst_63:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:90*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0xfff00000,x2, 102*SIGALIGN, x3,x1, x16)

inst_64:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:92*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x7ff80000,x2, 104*SIGALIGN, x3,x1, x16)

inst_65:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:94*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0xfff80000,x2, 106*SIGALIGN, x3,x1, x16)

inst_66:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:96*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000001,0x7ff80000,x2, 108*SIGALIGN, x3,x1, x16)

inst_67:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:98*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000001,0xfff80000,x2, 110*SIGALIGN, x3,x1, x16)

inst_68:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:100*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000001,0x7ff00000,x2, 112*SIGALIGN, x3,x1, x16)

inst_69:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:102*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000001,0xfff00000,x2, 114*SIGALIGN, x3,x1, x16)

inst_70:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:104*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x3ff00000,x2, 116*SIGALIGN, x3,x1, x16)

inst_71:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:106*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0xbf800000,x2, 118*SIGALIGN, x3,x1, x16)

inst_72:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:108*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0x00000000,x2, 120*SIGALIGN, x3,x1, x16)

inst_73:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:110*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0x80000000,x2, 122*SIGALIGN, x3,x1, x16)

inst_74:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:112*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000001,0x00000000,x2, 124*SIGALIGN, x3,x1, x16)

inst_75:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:114*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000001,0x80000000,x2, 126*SIGALIGN, x3,x1, x16)

inst_76:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:116*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000002,0x00000000,x2, 128*SIGALIGN, x3,x1, x16)

inst_77:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:118*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000002,0x80000000,x2, 130*SIGALIGN, x3,x1, x16)

inst_78:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:120*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffffff,0x000fffff,x2, 132*SIGALIGN, x3,x1, x16)

inst_79:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:122*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffffff,0x800fffff,x2, 134*SIGALIGN, x3,x1, x16)

inst_80:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:124*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0x00100000,x2, 136*SIGALIGN, x3,x1, x16)

inst_81:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:126*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0x80100000,x2, 138*SIGALIGN, x3,x1, x16)

inst_82:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:128*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000002,0x00100000,x2, 140*SIGALIGN, x3,x1, x16)

inst_83:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:130*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000002,0x80100000,x2, 142*SIGALIGN, x3,x1, x16)

inst_84:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:132*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffffff,0x7fefffff,x2, 144*SIGALIGN, x3,x1, x16)

inst_85:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:134*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffffff,0xffefffff,x2, 146*SIGALIGN, x3,x1, x16)

inst_86:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:136*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0x7ff00000,x2, 148*SIGALIGN, x3,x1, x16)

inst_87:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:138*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xfff00000,x2, 150*SIGALIGN, x3,x1, x16)

inst_88:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:140*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0x7ff80000,x2, 152*SIGALIGN, x3,x1, x16)

inst_89:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:142*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xfff80000,x2, 154*SIGALIGN, x3,x1, x16)

inst_90:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:144*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000001,0x7ff80000,x2, 156*SIGALIGN, x3,x1, x16)

inst_91:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:146*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000001,0xfff80000,x2, 158*SIGALIGN, x3,x1, x16)

inst_92:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:148*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000001,0x7ff00000,x2, 160*SIGALIGN, x3,x1, x16)

inst_93:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:150*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000001,0xfff00000,x2, 162*SIGALIGN, x3,x1, x16)

inst_94:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:152*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0x3ff00000,x2, 164*SIGALIGN, x3,x1, x16)

inst_95:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:154*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xbf800000,x2, 166*SIGALIGN, x3,x1, x16)

inst_96:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:156*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0x00000000,x2, 168*SIGALIGN, x3,x1, x16)

inst_97:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:158*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0x80000000,x2, 170*SIGALIGN, x3,x1, x16)

inst_98:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:160*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000001,0x00000000,x2, 172*SIGALIGN, x3,x1, x16)

inst_99:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:162*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000001,0x80000000,x2, 174*SIGALIGN, x3,x1, x16)

inst_100:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:164*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000002,0x00000000,x2, 176*SIGALIGN, x3,x1, x16)

inst_101:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:166*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000002,0x80000000,x2, 178*SIGALIGN, x3,x1, x16)

inst_102:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:168*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0xffffffff,0x000fffff,x2, 180*SIGALIGN, x3,x1, x16)

inst_103:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:170*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0xffffffff,0x800fffff,x2, 182*SIGALIGN, x3,x1, x16)

inst_104:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:172*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0x00100000,x2, 184*SIGALIGN, x3,x1, x16)

inst_105:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:174*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0x80100000,x2, 186*SIGALIGN, x3,x1, x16)

inst_106:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:176*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000002,0x00100000,x2, 188*SIGALIGN, x3,x1, x16)

inst_107:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:178*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000002,0x80100000,x2, 190*SIGALIGN, x3,x1, x16)

inst_108:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:180*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0xffffffff,0x7fefffff,x2, 192*SIGALIGN, x3,x1, x16)

inst_109:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:182*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0xffffffff,0xffefffff,x2, 194*SIGALIGN, x3,x1, x16)

inst_110:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:184*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0x7ff00000,x2, 196*SIGALIGN, x3,x1, x16)

inst_111:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:186*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0xfff00000,x2, 198*SIGALIGN, x3,x1, x16)

inst_112:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:188*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0x7ff80000,x2, 200*SIGALIGN, x3,x1, x16)

inst_113:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:190*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0xfff80000,x2, 202*SIGALIGN, x3,x1, x16)

inst_114:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:192*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000001,0x7ff80000,x2, 204*SIGALIGN, x3,x1, x16)

inst_115:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:194*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000001,0xfff80000,x2, 206*SIGALIGN, x3,x1, x16)

inst_116:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:196*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000001,0x7ff00000,x2, 208*SIGALIGN, x3,x1, x16)

inst_117:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:198*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000001,0xfff00000,x2, 210*SIGALIGN, x3,x1, x16)

inst_118:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:200*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0x3ff00000,x2, 212*SIGALIGN, x3,x1, x16)

inst_119:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000002; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:202*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00000000,0x00000000,0xbf800000,x2, 214*SIGALIGN, x3,x1, x16)

inst_120:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:204*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0x00000000,x2, 216*SIGALIGN, x3,x1, x16)

inst_121:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:206*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0x80000000,x2, 218*SIGALIGN, x3,x1, x16)

inst_122:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:208*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000001,0x00000000,x2, 220*SIGALIGN, x3,x1, x16)

inst_123:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:210*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000001,0x80000000,x2, 222*SIGALIGN, x3,x1, x16)

inst_124:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:212*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000002,0x00000000,x2, 224*SIGALIGN, x3,x1, x16)

inst_125:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:214*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000002,0x80000000,x2, 226*SIGALIGN, x3,x1, x16)

inst_126:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:216*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0xffffffff,0x000fffff,x2, 228*SIGALIGN, x3,x1, x16)

inst_127:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:218*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0xffffffff,0x800fffff,x2, 230*SIGALIGN, x3,x1, x16)

inst_128:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:220*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0x00100000,x2, 232*SIGALIGN, x3,x1, x16)

inst_129:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:222*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0x80100000,x2, 234*SIGALIGN, x3,x1, x16)

inst_130:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:224*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000002,0x00100000,x2, 236*SIGALIGN, x3,x1, x16)

inst_131:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:226*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000002,0x80100000,x2, 238*SIGALIGN, x3,x1, x16)

inst_132:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:228*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0xffffffff,0x7fefffff,x2, 240*SIGALIGN, x3,x1, x16)

inst_133:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:230*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0xffffffff,0xffefffff,x2, 242*SIGALIGN, x3,x1, x16)

inst_134:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:232*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0x7ff00000,x2, 244*SIGALIGN, x3,x1, x16)

inst_135:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:234*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0xfff00000,x2, 246*SIGALIGN, x3,x1, x16)

inst_136:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:236*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0x7ff80000,x2, 248*SIGALIGN, x3,x1, x16)

inst_137:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:238*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0xfff80000,x2, 250*SIGALIGN, x3,x1, x16)

inst_138:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:240*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000001,0x7ff80000,x2, 252*SIGALIGN, x3,x1, x16)

inst_139:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:242*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000001,0xfff80000,x2, 254*SIGALIGN, x3,x1, x16)

inst_140:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:244*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000001,0x7ff00000,x2, 256*SIGALIGN, x3,x1, x16)

inst_141:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:246*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000001,0xfff00000,x2, 258*SIGALIGN, x3,x1, x16)

inst_142:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:248*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0x3ff00000,x2, 260*SIGALIGN, x3,x1, x16)

inst_143:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8000000000000002; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:250*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80000000,0x00000000,0xbf800000,x2, 262*SIGALIGN, x3,x1, x16)

inst_144:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:252*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x00000000,x2, 264*SIGALIGN, x3,x1, x16)

inst_145:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:254*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x80000000,x2, 266*SIGALIGN, x3,x1, x16)

inst_146:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:256*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000001,0x00000000,x2, 268*SIGALIGN, x3,x1, x16)

inst_147:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:258*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000001,0x80000000,x2, 270*SIGALIGN, x3,x1, x16)

inst_148:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:260*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000002,0x00000000,x2, 272*SIGALIGN, x3,x1, x16)

inst_149:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:262*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000002,0x80000000,x2, 274*SIGALIGN, x3,x1, x16)

inst_150:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:264*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffffff,0x000fffff,x2, 276*SIGALIGN, x3,x1, x16)

inst_151:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:266*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffffff,0x800fffff,x2, 278*SIGALIGN, x3,x1, x16)

inst_152:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:268*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x00100000,x2, 280*SIGALIGN, x3,x1, x16)

inst_153:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:270*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x80100000,x2, 282*SIGALIGN, x3,x1, x16)

inst_154:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:272*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000002,0x00100000,x2, 284*SIGALIGN, x3,x1, x16)

inst_155:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:274*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000002,0x80100000,x2, 286*SIGALIGN, x3,x1, x16)

inst_156:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:276*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffffff,0x7fefffff,x2, 288*SIGALIGN, x3,x1, x16)

inst_157:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:278*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffffff,0xffefffff,x2, 290*SIGALIGN, x3,x1, x16)

inst_158:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:280*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x7ff00000,x2, 292*SIGALIGN, x3,x1, x16)

inst_159:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:282*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0xfff00000,x2, 294*SIGALIGN, x3,x1, x16)

inst_160:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:284*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x7ff80000,x2, 296*SIGALIGN, x3,x1, x16)

inst_161:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:286*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0xfff80000,x2, 298*SIGALIGN, x3,x1, x16)

inst_162:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:288*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000001,0x7ff80000,x2, 300*SIGALIGN, x3,x1, x16)

inst_163:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:290*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000001,0xfff80000,x2, 302*SIGALIGN, x3,x1, x16)

inst_164:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:292*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000001,0x7ff00000,x2, 304*SIGALIGN, x3,x1, x16)

inst_165:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:294*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000001,0xfff00000,x2, 306*SIGALIGN, x3,x1, x16)

inst_166:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:296*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x3ff00000,x2, 308*SIGALIGN, x3,x1, x16)

inst_167:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:298*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0xbf800000,x2, 310*SIGALIGN, x3,x1, x16)

inst_168:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:300*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0x00000000,x2, 312*SIGALIGN, x3,x1, x16)

inst_169:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:302*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0x80000000,x2, 314*SIGALIGN, x3,x1, x16)

inst_170:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:304*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000001,0x00000000,x2, 316*SIGALIGN, x3,x1, x16)

inst_171:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:306*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000001,0x80000000,x2, 318*SIGALIGN, x3,x1, x16)

inst_172:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:308*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000002,0x00000000,x2, 320*SIGALIGN, x3,x1, x16)

inst_173:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:310*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000002,0x80000000,x2, 322*SIGALIGN, x3,x1, x16)

inst_174:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:312*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffffff,0x000fffff,x2, 324*SIGALIGN, x3,x1, x16)

inst_175:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:314*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffffff,0x800fffff,x2, 326*SIGALIGN, x3,x1, x16)

inst_176:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:316*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0x00100000,x2, 328*SIGALIGN, x3,x1, x16)

inst_177:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:318*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0x80100000,x2, 330*SIGALIGN, x3,x1, x16)

inst_178:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:320*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000002,0x00100000,x2, 332*SIGALIGN, x3,x1, x16)

inst_179:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:322*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000002,0x80100000,x2, 334*SIGALIGN, x3,x1, x16)

inst_180:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:324*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffffff,0x7fefffff,x2, 336*SIGALIGN, x3,x1, x16)

inst_181:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:326*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffffff,0xffefffff,x2, 338*SIGALIGN, x3,x1, x16)

inst_182:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:328*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0x7ff00000,x2, 340*SIGALIGN, x3,x1, x16)

inst_183:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:330*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xfff00000,x2, 342*SIGALIGN, x3,x1, x16)

inst_184:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:332*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0x7ff80000,x2, 344*SIGALIGN, x3,x1, x16)

inst_185:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:334*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xfff80000,x2, 346*SIGALIGN, x3,x1, x16)

inst_186:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:336*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000001,0x7ff80000,x2, 348*SIGALIGN, x3,x1, x16)

inst_187:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:338*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000001,0xfff80000,x2, 350*SIGALIGN, x3,x1, x16)

inst_188:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:340*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000001,0x7ff00000,x2, 352*SIGALIGN, x3,x1, x16)

inst_189:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:342*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000001,0xfff00000,x2, 354*SIGALIGN, x3,x1, x16)

inst_190:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:344*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0x3ff00000,x2, 356*SIGALIGN, x3,x1, x16)

inst_191:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:346*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xbf800000,x2, 358*SIGALIGN, x3,x1, x16)

inst_192:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:348*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x00000000,x2, 360*SIGALIGN, x3,x1, x16)

inst_193:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:350*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x80000000,x2, 362*SIGALIGN, x3,x1, x16)

inst_194:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:352*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000001,0x00000000,x2, 364*SIGALIGN, x3,x1, x16)

inst_195:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:354*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000001,0x80000000,x2, 366*SIGALIGN, x3,x1, x16)

inst_196:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:356*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000002,0x00000000,x2, 368*SIGALIGN, x3,x1, x16)

inst_197:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:358*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000002,0x80000000,x2, 370*SIGALIGN, x3,x1, x16)

inst_198:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:360*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x000fffff,x2, 372*SIGALIGN, x3,x1, x16)

inst_199:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:362*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x800fffff,x2, 374*SIGALIGN, x3,x1, x16)

inst_200:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:364*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x00100000,x2, 376*SIGALIGN, x3,x1, x16)

inst_201:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:366*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x80100000,x2, 378*SIGALIGN, x3,x1, x16)

inst_202:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:368*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000002,0x00100000,x2, 380*SIGALIGN, x3,x1, x16)

inst_203:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:370*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000002,0x80100000,x2, 382*SIGALIGN, x3,x1, x16)

inst_204:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:372*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x7fefffff,x2, 384*SIGALIGN, x3,x1, x16)

inst_205:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:374*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0xffefffff,x2, 386*SIGALIGN, x3,x1, x16)

inst_206:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:376*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x7ff00000,x2, 388*SIGALIGN, x3,x1, x16)

inst_207:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:378*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0xfff00000,x2, 390*SIGALIGN, x3,x1, x16)

inst_208:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:380*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x7ff80000,x2, 392*SIGALIGN, x3,x1, x16)

inst_209:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:382*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0xfff80000,x2, 394*SIGALIGN, x3,x1, x16)

inst_210:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:384*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000001,0x7ff80000,x2, 396*SIGALIGN, x3,x1, x16)

inst_211:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:386*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000001,0xfff80000,x2, 398*SIGALIGN, x3,x1, x16)

inst_212:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:388*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000001,0x7ff00000,x2, 400*SIGALIGN, x3,x1, x16)

inst_213:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:390*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000001,0xfff00000,x2, 402*SIGALIGN, x3,x1, x16)

inst_214:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:392*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x3ff00000,x2, 404*SIGALIGN, x3,x1, x16)

inst_215:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:394*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0xbf800000,x2, 406*SIGALIGN, x3,x1, x16)

inst_216:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:396*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0x00000000,x2, 408*SIGALIGN, x3,x1, x16)

inst_217:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:398*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0x80000000,x2, 410*SIGALIGN, x3,x1, x16)

inst_218:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:400*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000001,0x00000000,x2, 412*SIGALIGN, x3,x1, x16)

inst_219:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:402*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000001,0x80000000,x2, 414*SIGALIGN, x3,x1, x16)

inst_220:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:404*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000002,0x00000000,x2, 416*SIGALIGN, x3,x1, x16)

inst_221:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:406*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000002,0x80000000,x2, 418*SIGALIGN, x3,x1, x16)

inst_222:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:408*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0x000fffff,x2, 420*SIGALIGN, x3,x1, x16)

inst_223:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:410*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0x800fffff,x2, 422*SIGALIGN, x3,x1, x16)

inst_224:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:412*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0x00100000,x2, 424*SIGALIGN, x3,x1, x16)

inst_225:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:414*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0x80100000,x2, 426*SIGALIGN, x3,x1, x16)

inst_226:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:416*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000002,0x00100000,x2, 428*SIGALIGN, x3,x1, x16)

inst_227:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:418*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000002,0x80100000,x2, 430*SIGALIGN, x3,x1, x16)

inst_228:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:420*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0x7fefffff,x2, 432*SIGALIGN, x3,x1, x16)

inst_229:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:422*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xffefffff,x2, 434*SIGALIGN, x3,x1, x16)

inst_230:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:424*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0x7ff00000,x2, 436*SIGALIGN, x3,x1, x16)

inst_231:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:426*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xfff00000,x2, 438*SIGALIGN, x3,x1, x16)

inst_232:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:428*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0x7ff80000,x2, 440*SIGALIGN, x3,x1, x16)

inst_233:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:430*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xfff80000,x2, 442*SIGALIGN, x3,x1, x16)

inst_234:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:432*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000001,0x7ff80000,x2, 444*SIGALIGN, x3,x1, x16)

inst_235:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:434*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000001,0xfff80000,x2, 446*SIGALIGN, x3,x1, x16)

inst_236:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:436*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000001,0x7ff00000,x2, 448*SIGALIGN, x3,x1, x16)

inst_237:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:438*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000001,0xfff00000,x2, 450*SIGALIGN, x3,x1, x16)

inst_238:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:440*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0x3ff00000,x2, 452*SIGALIGN, x3,x1, x16)

inst_239:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:442*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xbf800000,x2, 454*SIGALIGN, x3,x1, x16)

inst_240:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:444*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0x00000000,x2, 456*SIGALIGN, x3,x1, x16)

inst_241:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:446*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0x80000000,x2, 458*SIGALIGN, x3,x1, x16)

inst_242:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:448*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000001,0x00000000,x2, 460*SIGALIGN, x3,x1, x16)

inst_243:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:450*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000001,0x80000000,x2, 462*SIGALIGN, x3,x1, x16)

inst_244:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:452*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000002,0x00000000,x2, 464*SIGALIGN, x3,x1, x16)

inst_245:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:454*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000002,0x80000000,x2, 466*SIGALIGN, x3,x1, x16)

inst_246:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:456*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0xffffffff,0x000fffff,x2, 468*SIGALIGN, x3,x1, x16)

inst_247:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:458*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0xffffffff,0x800fffff,x2, 470*SIGALIGN, x3,x1, x16)

inst_248:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:460*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0x00100000,x2, 472*SIGALIGN, x3,x1, x16)

inst_249:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:462*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0x80100000,x2, 474*SIGALIGN, x3,x1, x16)

inst_250:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:464*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000002,0x00100000,x2, 476*SIGALIGN, x3,x1, x16)

inst_251:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:466*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000002,0x80100000,x2, 478*SIGALIGN, x3,x1, x16)

inst_252:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:468*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0xffffffff,0x7fefffff,x2, 480*SIGALIGN, x3,x1, x16)

inst_253:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:470*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0xffffffff,0xffefffff,x2, 482*SIGALIGN, x3,x1, x16)

inst_254:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:472*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0x7ff00000,x2, 484*SIGALIGN, x3,x1, x16)

inst_255:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:474*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0xfff00000,x2, 486*SIGALIGN, x3,x1, x16)

inst_256:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:476*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0x7ff80000,x2, 488*SIGALIGN, x3,x1, x16)

inst_257:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:478*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0xfff80000,x2, 490*SIGALIGN, x3,x1, x16)

inst_258:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:480*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000001,0x7ff80000,x2, 492*SIGALIGN, x3,x1, x16)

inst_259:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:482*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000001,0xfff80000,x2, 494*SIGALIGN, x3,x1, x16)

inst_260:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:484*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000001,0x7ff00000,x2, 496*SIGALIGN, x3,x1, x16)

inst_261:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:486*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000001,0xfff00000,x2, 498*SIGALIGN, x3,x1, x16)

inst_262:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:488*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0x3ff00000,x2, 500*SIGALIGN, x3,x1, x16)

inst_263:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0010000000000002; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:490*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x00100000,0x00000000,0xbf800000,x2, 502*SIGALIGN, x3,x1, x16)

inst_264:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:492*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0x00000000,x2, 504*SIGALIGN, x3,x1, x16)

inst_265:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:494*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0x80000000,x2, 506*SIGALIGN, x3,x1, x16)

inst_266:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:496*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000001,0x00000000,x2, 508*SIGALIGN, x3,x1, x16)

inst_267:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:498*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000001,0x80000000,x2, 510*SIGALIGN, x3,x1, x16)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_268:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:500*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000002,0x00000000,x2, 0*SIGALIGN, x3,x1, x16)

inst_269:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:502*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000002,0x80000000,x2, 2*SIGALIGN, x3,x1, x16)

inst_270:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:504*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0xffffffff,0x000fffff,x2, 4*SIGALIGN, x3,x1, x16)

inst_271:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:506*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0xffffffff,0x800fffff,x2, 6*SIGALIGN, x3,x1, x16)

inst_272:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:508*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0x00100000,x2, 8*SIGALIGN, x3,x1, x16)

inst_273:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:510*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0x80100000,x2, 10*SIGALIGN, x3,x1, x16)

inst_274:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:512*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000002,0x00100000,x2, 12*SIGALIGN, x3,x1, x16)

inst_275:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:514*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000002,0x80100000,x2, 14*SIGALIGN, x3,x1, x16)

inst_276:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:516*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0xffffffff,0x7fefffff,x2, 16*SIGALIGN, x3,x1, x16)

inst_277:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:518*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0xffffffff,0xffefffff,x2, 18*SIGALIGN, x3,x1, x16)

inst_278:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:520*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0x7ff00000,x2, 20*SIGALIGN, x3,x1, x16)

inst_279:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:522*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0xfff00000,x2, 22*SIGALIGN, x3,x1, x16)

inst_280:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:524*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0x7ff80000,x2, 24*SIGALIGN, x3,x1, x16)

inst_281:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:526*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0xfff80000,x2, 26*SIGALIGN, x3,x1, x16)

inst_282:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:528*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000001,0x7ff80000,x2, 28*SIGALIGN, x3,x1, x16)

inst_283:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:530*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000001,0xfff80000,x2, 30*SIGALIGN, x3,x1, x16)

inst_284:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:532*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000001,0x7ff00000,x2, 32*SIGALIGN, x3,x1, x16)

inst_285:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:534*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000001,0xfff00000,x2, 34*SIGALIGN, x3,x1, x16)

inst_286:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:536*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0x3ff00000,x2, 36*SIGALIGN, x3,x1, x16)

inst_287:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x8010000000000002; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:538*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x80100000,0x00000000,0xbf800000,x2, 38*SIGALIGN, x3,x1, x16)

inst_288:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:540*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x00000000,x2, 40*SIGALIGN, x3,x1, x16)

inst_289:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:542*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x80000000,x2, 42*SIGALIGN, x3,x1, x16)

inst_290:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:544*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000001,0x00000000,x2, 44*SIGALIGN, x3,x1, x16)

inst_291:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:546*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000001,0x80000000,x2, 46*SIGALIGN, x3,x1, x16)

inst_292:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:548*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000002,0x00000000,x2, 48*SIGALIGN, x3,x1, x16)

inst_293:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:550*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000002,0x80000000,x2, 50*SIGALIGN, x3,x1, x16)

inst_294:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:552*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffffff,0x000fffff,x2, 52*SIGALIGN, x3,x1, x16)

inst_295:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:554*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffffff,0x800fffff,x2, 54*SIGALIGN, x3,x1, x16)

inst_296:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:556*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x00100000,x2, 56*SIGALIGN, x3,x1, x16)

inst_297:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:558*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x80100000,x2, 58*SIGALIGN, x3,x1, x16)

inst_298:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:560*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000002,0x00100000,x2, 60*SIGALIGN, x3,x1, x16)

inst_299:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:562*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000002,0x80100000,x2, 62*SIGALIGN, x3,x1, x16)

inst_300:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:564*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffffff,0x7fefffff,x2, 64*SIGALIGN, x3,x1, x16)

inst_301:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:566*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffffff,0xffefffff,x2, 66*SIGALIGN, x3,x1, x16)

inst_302:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:568*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x7ff00000,x2, 68*SIGALIGN, x3,x1, x16)

inst_303:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:570*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0xfff00000,x2, 70*SIGALIGN, x3,x1, x16)

inst_304:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:572*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x7ff80000,x2, 72*SIGALIGN, x3,x1, x16)

inst_305:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:574*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0xfff80000,x2, 74*SIGALIGN, x3,x1, x16)

inst_306:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:576*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000001,0x7ff80000,x2, 76*SIGALIGN, x3,x1, x16)

inst_307:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:578*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000001,0xfff80000,x2, 78*SIGALIGN, x3,x1, x16)

inst_308:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:580*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000001,0x7ff00000,x2, 80*SIGALIGN, x3,x1, x16)

inst_309:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:582*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000001,0xfff00000,x2, 82*SIGALIGN, x3,x1, x16)

inst_310:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:584*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x3ff00000,x2, 84*SIGALIGN, x3,x1, x16)

inst_311:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:586*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0xbf800000,x2, 86*SIGALIGN, x3,x1, x16)

inst_312:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:588*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0x00000000,x2, 88*SIGALIGN, x3,x1, x16)

inst_313:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:590*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0x80000000,x2, 90*SIGALIGN, x3,x1, x16)

inst_314:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:592*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000001,0x00000000,x2, 92*SIGALIGN, x3,x1, x16)

inst_315:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:594*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000001,0x80000000,x2, 94*SIGALIGN, x3,x1, x16)

inst_316:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:596*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000002,0x00000000,x2, 96*SIGALIGN, x3,x1, x16)

inst_317:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:598*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000002,0x80000000,x2, 98*SIGALIGN, x3,x1, x16)

inst_318:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:600*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffffff,0x000fffff,x2, 100*SIGALIGN, x3,x1, x16)

inst_319:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:602*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffffff,0x800fffff,x2, 102*SIGALIGN, x3,x1, x16)

inst_320:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:604*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0x00100000,x2, 104*SIGALIGN, x3,x1, x16)

inst_321:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:606*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0x80100000,x2, 106*SIGALIGN, x3,x1, x16)

inst_322:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:608*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000002,0x00100000,x2, 108*SIGALIGN, x3,x1, x16)

inst_323:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:610*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000002,0x80100000,x2, 110*SIGALIGN, x3,x1, x16)

inst_324:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:612*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffffff,0x7fefffff,x2, 112*SIGALIGN, x3,x1, x16)

inst_325:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:614*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffffff,0xffefffff,x2, 114*SIGALIGN, x3,x1, x16)

inst_326:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:616*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0x7ff00000,x2, 116*SIGALIGN, x3,x1, x16)

inst_327:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:618*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xfff00000,x2, 118*SIGALIGN, x3,x1, x16)

inst_328:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:620*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0x7ff80000,x2, 120*SIGALIGN, x3,x1, x16)

inst_329:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:622*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xfff80000,x2, 122*SIGALIGN, x3,x1, x16)

inst_330:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:624*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000001,0x7ff80000,x2, 124*SIGALIGN, x3,x1, x16)

inst_331:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:626*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000001,0xfff80000,x2, 126*SIGALIGN, x3,x1, x16)

inst_332:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:628*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000001,0x7ff00000,x2, 128*SIGALIGN, x3,x1, x16)

inst_333:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:630*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000001,0xfff00000,x2, 130*SIGALIGN, x3,x1, x16)

inst_334:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:632*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0x3ff00000,x2, 132*SIGALIGN, x3,x1, x16)

inst_335:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:634*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xbf800000,x2, 134*SIGALIGN, x3,x1, x16)

inst_336:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:636*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0x00000000,x2, 136*SIGALIGN, x3,x1, x16)

inst_337:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:638*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0x80000000,x2, 138*SIGALIGN, x3,x1, x16)

inst_338:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:640*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000001,0x00000000,x2, 140*SIGALIGN, x3,x1, x16)

inst_339:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:642*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000001,0x80000000,x2, 142*SIGALIGN, x3,x1, x16)

inst_340:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:644*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000002,0x00000000,x2, 144*SIGALIGN, x3,x1, x16)

inst_341:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:646*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000002,0x80000000,x2, 146*SIGALIGN, x3,x1, x16)

inst_342:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:648*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0xffffffff,0x000fffff,x2, 148*SIGALIGN, x3,x1, x16)

inst_343:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:650*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0xffffffff,0x800fffff,x2, 150*SIGALIGN, x3,x1, x16)

inst_344:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:652*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0x00100000,x2, 152*SIGALIGN, x3,x1, x16)

inst_345:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:654*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0x80100000,x2, 154*SIGALIGN, x3,x1, x16)

inst_346:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:656*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000002,0x00100000,x2, 156*SIGALIGN, x3,x1, x16)

inst_347:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:658*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000002,0x80100000,x2, 158*SIGALIGN, x3,x1, x16)

inst_348:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:660*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0xffffffff,0x7fefffff,x2, 160*SIGALIGN, x3,x1, x16)

inst_349:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:662*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0xffffffff,0xffefffff,x2, 162*SIGALIGN, x3,x1, x16)

inst_350:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:664*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0x7ff00000,x2, 164*SIGALIGN, x3,x1, x16)

inst_351:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:666*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0xfff00000,x2, 166*SIGALIGN, x3,x1, x16)

inst_352:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:668*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0x7ff80000,x2, 168*SIGALIGN, x3,x1, x16)

inst_353:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:670*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0xfff80000,x2, 170*SIGALIGN, x3,x1, x16)

inst_354:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:672*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000001,0x7ff80000,x2, 172*SIGALIGN, x3,x1, x16)

inst_355:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:674*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000001,0xfff80000,x2, 174*SIGALIGN, x3,x1, x16)

inst_356:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:676*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000001,0x7ff00000,x2, 176*SIGALIGN, x3,x1, x16)

inst_357:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:678*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000001,0xfff00000,x2, 178*SIGALIGN, x3,x1, x16)

inst_358:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:680*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0x3ff00000,x2, 180*SIGALIGN, x3,x1, x16)

inst_359:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:682*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff00000,0x00000000,0xbf800000,x2, 182*SIGALIGN, x3,x1, x16)

inst_360:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:684*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0x00000000,x2, 184*SIGALIGN, x3,x1, x16)

inst_361:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:686*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0x80000000,x2, 186*SIGALIGN, x3,x1, x16)

inst_362:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:688*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000001,0x00000000,x2, 188*SIGALIGN, x3,x1, x16)

inst_363:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:690*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000001,0x80000000,x2, 190*SIGALIGN, x3,x1, x16)

inst_364:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:692*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000002,0x00000000,x2, 192*SIGALIGN, x3,x1, x16)

inst_365:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:694*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000002,0x80000000,x2, 194*SIGALIGN, x3,x1, x16)

inst_366:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:696*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0xffffffff,0x000fffff,x2, 196*SIGALIGN, x3,x1, x16)

inst_367:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:698*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0xffffffff,0x800fffff,x2, 198*SIGALIGN, x3,x1, x16)

inst_368:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:700*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0x00100000,x2, 200*SIGALIGN, x3,x1, x16)

inst_369:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:702*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0x80100000,x2, 202*SIGALIGN, x3,x1, x16)

inst_370:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:704*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000002,0x00100000,x2, 204*SIGALIGN, x3,x1, x16)

inst_371:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:706*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000002,0x80100000,x2, 206*SIGALIGN, x3,x1, x16)

inst_372:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:708*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0xffffffff,0x7fefffff,x2, 208*SIGALIGN, x3,x1, x16)

inst_373:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:710*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0xffffffff,0xffefffff,x2, 210*SIGALIGN, x3,x1, x16)

inst_374:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:712*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0x7ff00000,x2, 212*SIGALIGN, x3,x1, x16)

inst_375:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:714*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0xfff00000,x2, 214*SIGALIGN, x3,x1, x16)

inst_376:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:716*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0x7ff80000,x2, 216*SIGALIGN, x3,x1, x16)

inst_377:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:718*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0xfff80000,x2, 218*SIGALIGN, x3,x1, x16)

inst_378:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:720*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000001,0x7ff80000,x2, 220*SIGALIGN, x3,x1, x16)

inst_379:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:722*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000001,0xfff80000,x2, 222*SIGALIGN, x3,x1, x16)

inst_380:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:724*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000001,0x7ff00000,x2, 224*SIGALIGN, x3,x1, x16)

inst_381:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:726*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000001,0xfff00000,x2, 226*SIGALIGN, x3,x1, x16)

inst_382:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:728*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0x3ff00000,x2, 228*SIGALIGN, x3,x1, x16)

inst_383:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:730*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff00000,0x00000000,0xbf800000,x2, 230*SIGALIGN, x3,x1, x16)

inst_384:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:732*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0x00000000,x2, 232*SIGALIGN, x3,x1, x16)

inst_385:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:734*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0x80000000,x2, 234*SIGALIGN, x3,x1, x16)

inst_386:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:736*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000001,0x00000000,x2, 236*SIGALIGN, x3,x1, x16)

inst_387:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:738*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000001,0x80000000,x2, 238*SIGALIGN, x3,x1, x16)

inst_388:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:740*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000002,0x00000000,x2, 240*SIGALIGN, x3,x1, x16)

inst_389:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:742*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000002,0x80000000,x2, 242*SIGALIGN, x3,x1, x16)

inst_390:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:744*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0xffffffff,0x000fffff,x2, 244*SIGALIGN, x3,x1, x16)

inst_391:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:746*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0xffffffff,0x800fffff,x2, 246*SIGALIGN, x3,x1, x16)

inst_392:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:748*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0x00100000,x2, 248*SIGALIGN, x3,x1, x16)

inst_393:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:750*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0x80100000,x2, 250*SIGALIGN, x3,x1, x16)

inst_394:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:752*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000002,0x00100000,x2, 252*SIGALIGN, x3,x1, x16)

inst_395:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:754*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000002,0x80100000,x2, 254*SIGALIGN, x3,x1, x16)

inst_396:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:756*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0xffffffff,0x7fefffff,x2, 256*SIGALIGN, x3,x1, x16)

inst_397:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:758*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0xffffffff,0xffefffff,x2, 258*SIGALIGN, x3,x1, x16)

inst_398:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:760*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0x7ff00000,x2, 260*SIGALIGN, x3,x1, x16)

inst_399:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:762*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0xfff00000,x2, 262*SIGALIGN, x3,x1, x16)

inst_400:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:764*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0x7ff80000,x2, 264*SIGALIGN, x3,x1, x16)

inst_401:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:766*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0xfff80000,x2, 266*SIGALIGN, x3,x1, x16)

inst_402:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:768*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000001,0x7ff80000,x2, 268*SIGALIGN, x3,x1, x16)

inst_403:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:770*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000001,0xfff80000,x2, 270*SIGALIGN, x3,x1, x16)

inst_404:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:772*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000001,0x7ff00000,x2, 272*SIGALIGN, x3,x1, x16)

inst_405:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:774*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000001,0xfff00000,x2, 274*SIGALIGN, x3,x1, x16)

inst_406:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:776*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0x3ff00000,x2, 276*SIGALIGN, x3,x1, x16)

inst_407:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:778*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x7ff80000,0x00000000,0xbf800000,x2, 278*SIGALIGN, x3,x1, x16)

inst_408:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:780*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0x00000000,x2, 280*SIGALIGN, x3,x1, x16)

inst_409:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:782*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0x80000000,x2, 282*SIGALIGN, x3,x1, x16)

inst_410:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:784*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000001,0x00000000,x2, 284*SIGALIGN, x3,x1, x16)

inst_411:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:786*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000001,0x80000000,x2, 286*SIGALIGN, x3,x1, x16)

inst_412:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:788*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000002,0x00000000,x2, 288*SIGALIGN, x3,x1, x16)

inst_413:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:790*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000002,0x80000000,x2, 290*SIGALIGN, x3,x1, x16)

inst_414:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:792*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0xffffffff,0x000fffff,x2, 292*SIGALIGN, x3,x1, x16)

inst_415:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:794*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0xffffffff,0x800fffff,x2, 294*SIGALIGN, x3,x1, x16)

inst_416:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:796*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0x00100000,x2, 296*SIGALIGN, x3,x1, x16)

inst_417:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:798*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0x80100000,x2, 298*SIGALIGN, x3,x1, x16)

inst_418:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:800*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000002,0x00100000,x2, 300*SIGALIGN, x3,x1, x16)

inst_419:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:802*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000002,0x80100000,x2, 302*SIGALIGN, x3,x1, x16)

inst_420:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:804*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0xffffffff,0x7fefffff,x2, 304*SIGALIGN, x3,x1, x16)

inst_421:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:806*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0xffffffff,0xffefffff,x2, 306*SIGALIGN, x3,x1, x16)

inst_422:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:808*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0x7ff00000,x2, 308*SIGALIGN, x3,x1, x16)

inst_423:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:810*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0xfff00000,x2, 310*SIGALIGN, x3,x1, x16)

inst_424:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:812*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0x7ff80000,x2, 312*SIGALIGN, x3,x1, x16)

inst_425:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:814*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0xfff80000,x2, 314*SIGALIGN, x3,x1, x16)

inst_426:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:816*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000001,0x7ff80000,x2, 316*SIGALIGN, x3,x1, x16)

inst_427:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:818*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000001,0xfff80000,x2, 318*SIGALIGN, x3,x1, x16)

inst_428:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:820*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000001,0x7ff00000,x2, 320*SIGALIGN, x3,x1, x16)

inst_429:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:822*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000001,0xfff00000,x2, 322*SIGALIGN, x3,x1, x16)

inst_430:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:824*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0x3ff00000,x2, 324*SIGALIGN, x3,x1, x16)

inst_431:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:826*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xfff80000,0x00000000,0xbf800000,x2, 326*SIGALIGN, x3,x1, x16)

inst_432:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:828*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0x00000000,x2, 328*SIGALIGN, x3,x1, x16)

inst_433:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:830*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0x80000000,x2, 330*SIGALIGN, x3,x1, x16)

inst_434:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:832*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000001,0x00000000,x2, 332*SIGALIGN, x3,x1, x16)

inst_435:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:834*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000001,0x80000000,x2, 334*SIGALIGN, x3,x1, x16)

inst_436:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:836*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000002,0x00000000,x2, 336*SIGALIGN, x3,x1, x16)

inst_437:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:838*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000002,0x80000000,x2, 338*SIGALIGN, x3,x1, x16)

inst_438:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:840*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0xffffffff,0x000fffff,x2, 340*SIGALIGN, x3,x1, x16)

inst_439:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:842*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0xffffffff,0x800fffff,x2, 342*SIGALIGN, x3,x1, x16)

inst_440:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:844*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0x00100000,x2, 344*SIGALIGN, x3,x1, x16)

inst_441:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:846*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0x80100000,x2, 346*SIGALIGN, x3,x1, x16)

inst_442:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:848*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000002,0x00100000,x2, 348*SIGALIGN, x3,x1, x16)

inst_443:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:850*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000002,0x80100000,x2, 350*SIGALIGN, x3,x1, x16)

inst_444:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:852*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0xffffffff,0x7fefffff,x2, 352*SIGALIGN, x3,x1, x16)

inst_445:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:854*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0xffffffff,0xffefffff,x2, 354*SIGALIGN, x3,x1, x16)

inst_446:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:856*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0x7ff00000,x2, 356*SIGALIGN, x3,x1, x16)

inst_447:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:858*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0xfff00000,x2, 358*SIGALIGN, x3,x1, x16)

inst_448:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:860*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0x7ff80000,x2, 360*SIGALIGN, x3,x1, x16)

inst_449:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:862*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0xfff80000,x2, 362*SIGALIGN, x3,x1, x16)

inst_450:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:864*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000001,0x7ff80000,x2, 364*SIGALIGN, x3,x1, x16)

inst_451:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:866*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000001,0xfff80000,x2, 366*SIGALIGN, x3,x1, x16)

inst_452:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:868*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000001,0x7ff00000,x2, 368*SIGALIGN, x3,x1, x16)

inst_453:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:870*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000001,0xfff00000,x2, 370*SIGALIGN, x3,x1, x16)

inst_454:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:872*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0x3ff00000,x2, 372*SIGALIGN, x3,x1, x16)

inst_455:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:874*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff80000,0x00000000,0xbf800000,x2, 374*SIGALIGN, x3,x1, x16)

inst_456:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:876*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0x00000000,x2, 376*SIGALIGN, x3,x1, x16)

inst_457:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:878*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0x80000000,x2, 378*SIGALIGN, x3,x1, x16)

inst_458:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:880*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000001,0x00000000,x2, 380*SIGALIGN, x3,x1, x16)

inst_459:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:882*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000001,0x80000000,x2, 382*SIGALIGN, x3,x1, x16)

inst_460:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:884*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000002,0x00000000,x2, 384*SIGALIGN, x3,x1, x16)

inst_461:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:886*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000002,0x80000000,x2, 386*SIGALIGN, x3,x1, x16)

inst_462:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:888*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0xffffffff,0x000fffff,x2, 388*SIGALIGN, x3,x1, x16)

inst_463:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:890*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0xffffffff,0x800fffff,x2, 390*SIGALIGN, x3,x1, x16)

inst_464:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:892*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0x00100000,x2, 392*SIGALIGN, x3,x1, x16)

inst_465:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:894*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0x80100000,x2, 394*SIGALIGN, x3,x1, x16)

inst_466:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:896*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000002,0x00100000,x2, 396*SIGALIGN, x3,x1, x16)

inst_467:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:898*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000002,0x80100000,x2, 398*SIGALIGN, x3,x1, x16)

inst_468:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:900*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0xffffffff,0x7fefffff,x2, 400*SIGALIGN, x3,x1, x16)

inst_469:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:902*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0xffffffff,0xffefffff,x2, 402*SIGALIGN, x3,x1, x16)

inst_470:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:904*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0x7ff00000,x2, 404*SIGALIGN, x3,x1, x16)

inst_471:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:906*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0xfff00000,x2, 406*SIGALIGN, x3,x1, x16)

inst_472:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:908*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0x7ff80000,x2, 408*SIGALIGN, x3,x1, x16)

inst_473:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:910*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0xfff80000,x2, 410*SIGALIGN, x3,x1, x16)

inst_474:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:912*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000001,0x7ff80000,x2, 412*SIGALIGN, x3,x1, x16)

inst_475:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:914*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000001,0xfff80000,x2, 414*SIGALIGN, x3,x1, x16)

inst_476:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:916*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000001,0x7ff00000,x2, 416*SIGALIGN, x3,x1, x16)

inst_477:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:918*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000001,0xfff00000,x2, 418*SIGALIGN, x3,x1, x16)

inst_478:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:920*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0x3ff00000,x2, 420*SIGALIGN, x3,x1, x16)

inst_479:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x8000000000001 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff8000000000001; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:922*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff80000,0x00000000,0xbf800000,x2, 422*SIGALIGN, x3,x1, x16)

inst_480:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:924*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0x00000000,x2, 424*SIGALIGN, x3,x1, x16)

inst_481:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:926*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0x80000000,x2, 426*SIGALIGN, x3,x1, x16)

inst_482:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:928*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000001,0x00000000,x2, 428*SIGALIGN, x3,x1, x16)

inst_483:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:930*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000001,0x80000000,x2, 430*SIGALIGN, x3,x1, x16)

inst_484:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:932*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000002,0x00000000,x2, 432*SIGALIGN, x3,x1, x16)

inst_485:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:934*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000002,0x80000000,x2, 434*SIGALIGN, x3,x1, x16)

inst_486:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:936*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0xffffffff,0x000fffff,x2, 436*SIGALIGN, x3,x1, x16)

inst_487:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:938*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0xffffffff,0x800fffff,x2, 438*SIGALIGN, x3,x1, x16)

inst_488:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:940*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0x00100000,x2, 440*SIGALIGN, x3,x1, x16)

inst_489:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:942*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0x80100000,x2, 442*SIGALIGN, x3,x1, x16)

inst_490:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:944*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000002,0x00100000,x2, 444*SIGALIGN, x3,x1, x16)

inst_491:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:946*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000002,0x80100000,x2, 446*SIGALIGN, x3,x1, x16)

inst_492:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:948*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0xffffffff,0x7fefffff,x2, 448*SIGALIGN, x3,x1, x16)

inst_493:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:950*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0xffffffff,0xffefffff,x2, 450*SIGALIGN, x3,x1, x16)

inst_494:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:952*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0x7ff00000,x2, 452*SIGALIGN, x3,x1, x16)

inst_495:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:954*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0xfff00000,x2, 454*SIGALIGN, x3,x1, x16)

inst_496:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:956*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0x7ff80000,x2, 456*SIGALIGN, x3,x1, x16)

inst_497:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:958*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0xfff80000,x2, 458*SIGALIGN, x3,x1, x16)

inst_498:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:960*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000001,0x7ff80000,x2, 460*SIGALIGN, x3,x1, x16)

inst_499:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:962*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000001,0xfff80000,x2, 462*SIGALIGN, x3,x1, x16)

inst_500:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:964*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000001,0x7ff00000,x2, 464*SIGALIGN, x3,x1, x16)

inst_501:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:966*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000001,0xfff00000,x2, 466*SIGALIGN, x3,x1, x16)

inst_502:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:968*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0x3ff00000,x2, 468*SIGALIGN, x3,x1, x16)

inst_503:// fs1 == 0 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x7ff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:970*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x7ff00000,0x00000000,0xbf800000,x2, 470*SIGALIGN, x3,x1, x16)

inst_504:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:972*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0x00000000,x2, 472*SIGALIGN, x3,x1, x16)

inst_505:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:974*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0x80000000,x2, 474*SIGALIGN, x3,x1, x16)

inst_506:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:976*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000001,0x00000000,x2, 476*SIGALIGN, x3,x1, x16)

inst_507:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:978*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000001,0x80000000,x2, 478*SIGALIGN, x3,x1, x16)

inst_508:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:980*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000002,0x00000000,x2, 480*SIGALIGN, x3,x1, x16)

inst_509:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:982*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000002,0x80000000,x2, 482*SIGALIGN, x3,x1, x16)

inst_510:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:984*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0xffffffff,0x000fffff,x2, 484*SIGALIGN, x3,x1, x16)

inst_511:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:986*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0xffffffff,0x800fffff,x2, 486*SIGALIGN, x3,x1, x16)

inst_512:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:988*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0x00100000,x2, 488*SIGALIGN, x3,x1, x16)

inst_513:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:990*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0x80100000,x2, 490*SIGALIGN, x3,x1, x16)

inst_514:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:992*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000002,0x00100000,x2, 492*SIGALIGN, x3,x1, x16)

inst_515:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:994*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000002,0x80100000,x2, 494*SIGALIGN, x3,x1, x16)

inst_516:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:996*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0xffffffff,0x7fefffff,x2, 496*SIGALIGN, x3,x1, x16)

inst_517:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:998*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0xffffffff,0xffefffff,x2, 498*SIGALIGN, x3,x1, x16)

inst_518:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:1000*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0x7ff00000,x2, 500*SIGALIGN, x3,x1, x16)

inst_519:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:1002*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0xfff00000,x2, 502*SIGALIGN, x3,x1, x16)

inst_520:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:1004*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0x7ff80000,x2, 504*SIGALIGN, x3,x1, x16)

inst_521:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:1006*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0xfff80000,x2, 506*SIGALIGN, x3,x1, x16)

inst_522:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:1008*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000001,0x7ff80000,x2, 508*SIGALIGN, x3,x1, x16)

inst_523:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:1010*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000001,0xfff80000,x2, 510*SIGALIGN, x3,x1, x16)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_524:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:1012*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000001,0x7ff00000,x2, 0*SIGALIGN, x3,x1, x16)

inst_525:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:1014*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000001,0xfff00000,x2, 2*SIGALIGN, x3,x1, x16)

inst_526:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:1016*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0x3ff00000,x2, 4*SIGALIGN, x3,x1, x16)

inst_527:// fs1 == 1 and fe1 == 0x7ff and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xfff0000000000001; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:1018*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xfff00000,0x00000000,0xbf800000,x2, 6*SIGALIGN, x3,x1, x16)

inst_528:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:1020*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x00000000,x2, 8*SIGALIGN, x3,x1, x16)

inst_529:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:1022*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x80000000,x2, 10*SIGALIGN, x3,x1, x16)

inst_530:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:1024*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000001,0x00000000,x2, 12*SIGALIGN, x3,x1, x16)

inst_531:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:1026*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000001,0x80000000,x2, 14*SIGALIGN, x3,x1, x16)

inst_532:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:1028*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000002,0x00000000,x2, 16*SIGALIGN, x3,x1, x16)

inst_533:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:1030*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000002,0x80000000,x2, 18*SIGALIGN, x3,x1, x16)

inst_534:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:1032*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffffff,0x000fffff,x2, 20*SIGALIGN, x3,x1, x16)

inst_535:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:1034*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffffff,0x800fffff,x2, 22*SIGALIGN, x3,x1, x16)

inst_536:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:1036*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x00100000,x2, 24*SIGALIGN, x3,x1, x16)

inst_537:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:1038*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x80100000,x2, 26*SIGALIGN, x3,x1, x16)

inst_538:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:1040*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000002,0x00100000,x2, 28*SIGALIGN, x3,x1, x16)

inst_539:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:1042*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000002,0x80100000,x2, 30*SIGALIGN, x3,x1, x16)

inst_540:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:1044*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffffff,0x7fefffff,x2, 32*SIGALIGN, x3,x1, x16)

inst_541:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:1046*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffffff,0xffefffff,x2, 34*SIGALIGN, x3,x1, x16)

inst_542:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:1048*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x7ff00000,x2, 36*SIGALIGN, x3,x1, x16)

inst_543:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:1050*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0xfff00000,x2, 38*SIGALIGN, x3,x1, x16)

inst_544:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:1052*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x7ff80000,x2, 40*SIGALIGN, x3,x1, x16)

inst_545:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:1054*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0xfff80000,x2, 42*SIGALIGN, x3,x1, x16)

inst_546:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:1056*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000001,0x7ff80000,x2, 44*SIGALIGN, x3,x1, x16)

inst_547:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:1058*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000001,0xfff80000,x2, 46*SIGALIGN, x3,x1, x16)

inst_548:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:1060*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000001,0x7ff00000,x2, 48*SIGALIGN, x3,x1, x16)

inst_549:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:1062*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000001,0xfff00000,x2, 50*SIGALIGN, x3,x1, x16)

inst_550:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:1064*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ff00000,x2, 52*SIGALIGN, x3,x1, x16)

inst_551:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:1066*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0xbf800000,x2, 54*SIGALIGN, x3,x1, x16)

inst_552:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000000
offset:1068*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0x00000000,x2, 56*SIGALIGN, x3,x1, x16)

inst_553:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:1070*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0x80000000,x2, 58*SIGALIGN, x3,x1, x16)

inst_554:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000001
offset:1072*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000001,0x00000000,x2, 60*SIGALIGN, x3,x1, x16)

inst_555:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:1074*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000001,0x80000000,x2, 62*SIGALIGN, x3,x1, x16)

inst_556:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x0000000000000002
offset:1076*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000002,0x00000000,x2, 64*SIGALIGN, x3,x1, x16)

inst_557:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000002
offset:1078*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000002,0x80000000,x2, 66*SIGALIGN, x3,x1, x16)

inst_558:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x000fffffffffffff
offset:1080*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffffff,0x000fffff,x2, 68*SIGALIGN, x3,x1, x16)

inst_559:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x800fffffffffffff
offset:1082*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffffff,0x800fffff,x2, 70*SIGALIGN, x3,x1, x16)

inst_560:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000000
offset:1084*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0x00100000,x2, 72*SIGALIGN, x3,x1, x16)

inst_561:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000000
offset:1086*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0x80100000,x2, 74*SIGALIGN, x3,x1, x16)

inst_562:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x0010000000000002
offset:1088*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000002,0x00100000,x2, 76*SIGALIGN, x3,x1, x16)

inst_563:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000002 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x8010000000000002
offset:1090*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000002,0x80100000,x2, 78*SIGALIGN, x3,x1, x16)

inst_564:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x7fefffffffffffff
offset:1092*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffffff,0x7fefffff,x2, 80*SIGALIGN, x3,x1, x16)

inst_565:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0xffefffffffffffff
offset:1094*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffffff,0xffefffff,x2, 82*SIGALIGN, x3,x1, x16)

inst_566:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000000
offset:1096*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0x7ff00000,x2, 84*SIGALIGN, x3,x1, x16)

inst_567:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000000
offset:1098*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xfff00000,x2, 86*SIGALIGN, x3,x1, x16)

inst_568:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000000
offset:1100*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0x7ff80000,x2, 88*SIGALIGN, x3,x1, x16)

inst_569:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000000
offset:1102*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xfff80000,x2, 90*SIGALIGN, x3,x1, x16)

inst_570:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff8000000000001
offset:1104*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000001,0x7ff80000,x2, 92*SIGALIGN, x3,x1, x16)

inst_571:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x8000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff8000000000001
offset:1106*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000001,0xfff80000,x2, 94*SIGALIGN, x3,x1, x16)

inst_572:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x7ff0000000000001
offset:1108*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000001,0x7ff00000,x2, 96*SIGALIGN, x3,x1, x16)

inst_573:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x7ff and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0xfff0000000000001
offset:1110*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000001,0xfff00000,x2, 98*SIGALIGN, x3,x1, x16)

inst_574:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0x3ff0000000000000
offset:1112*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0x3ff00000,x2, 100*SIGALIGN, x3,x1, x16)

inst_575:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x2; op2:x26; op2val:0xbf80000000000000
offset:1114*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbf800000,x2, 102*SIGALIGN, x3,x1, x16)

inst_576:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000000
offset:1116*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x80000000,x2, 104*SIGALIGN, x3,x1, x16)

inst_577:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0  
/* opcode: fmin.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x2; op2:x26; op2val:0x8000000000000001
offset:1118*FLEN/8; correctval:??; testreg:x16;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmin.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000001,0x80000000,x2, 106*SIGALIGN, x3,x1, x16)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
test_dataset_1:
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
test_dataset_2:
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 24*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 108*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
