v 4
file . "d_flipflop_tb.vhdl" "f5f4f3a42b8bf00fa25742906c2784d0f534f5c2" "20240210093454.374":
  entity d_flipflop_tb at 1( 0) + 0 on 25;
  architecture behaviour of d_flipflop_tb at 7( 88) + 0 on 26;
file . "d_flipflop.vhdl" "fd7ecf22da723d7deb5d9380c94478a3ad72149e" "20240210093449.305":
  entity d_flipflop at 1( 0) + 0 on 23;
  architecture behaviour of d_flipflop at 12( 164) + 0 on 24;
