{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492391898434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492391898450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 19:18:18 2017 " "Processing started: Sun Apr 16 19:18:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492391898450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492391898450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_MickeyMickey2017 -c DE0_NANO_SOC_MickeyMickey2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_MickeyMickey2017 -c DE0_NANO_SOC_MickeyMickey2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492391898450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492391898950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492391898950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_nano_soc_mickeymickey2017.v 1 1 " "Using design file de0_nano_soc_mickeymickey2017.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_MickeyMickey2017 " "Found entity 1: DE0_NANO_SOC_MickeyMickey2017" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492391916497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492391916497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_out de0_nano_soc_mickeymickey2017.v(110) " "Verilog HDL Implicit Net warning at de0_nano_soc_mickeymickey2017.v(110): created implicit net for \"PC_out\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492391916497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_SOC_MickeyMickey2017 " "Elaborating entity \"DE0_NANO_SOC_MickeyMickey2017\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492391916513 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_out de0_nano_soc_mickeymickey2017.v(110) " "Verilog HDL or VHDL warning at de0_nano_soc_mickeymickey2017.v(110): object \"PC_out\" assigned a value but never read" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492391916513 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XZR de0_nano_soc_mickeymickey2017.v(89) " "Verilog HDL or VHDL warning at de0_nano_soc_mickeymickey2017.v(89): object \"XZR\" assigned a value but never read" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492391916513 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 de0_nano_soc_mickeymickey2017.v(110) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(110): truncated value with size 64 to match size of target (1)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492391916513 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 de0_nano_soc_mickeymickey2017.v(116) " "Verilog HDL warning at de0_nano_soc_mickeymickey2017.v(116): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 116 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1492391916513 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 de0_nano_soc_mickeymickey2017.v(154) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(154): truncated value with size 33 to match size of target (32)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492391916560 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de0_nano_soc_mickeymickey2017.v(228) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(228): truncated value with size 32 to match size of target (1)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492391916576 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de0_nano_soc_mickeymickey2017.v(245) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(245): truncated value with size 32 to match size of target (1)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492391916591 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de0_nano_soc_mickeymickey2017.v(262) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(262): truncated value with size 32 to match size of target (1)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492391916591 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de0_nano_soc_mickeymickey2017.v(279) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(279): truncated value with size 32 to match size of target (1)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492391916607 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 33 de0_nano_soc_mickeymickey2017.v(531) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(531): truncated value with size 64 to match size of target (33)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492391916685 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0_nano_soc_mickeymickey2017.v(17) " "Output port \"LED\" at de0_nano_soc_mickeymickey2017.v(17) has no driver" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492391916826 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WSGN_EMPTY_SHELL" "DE0_NANO_SOC_MickeyMickey2017 " "Entity \"DE0_NANO_SOC_MickeyMickey2017\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1492391916826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492391917607 "|DE0_NANO_SOC_MickeyMickey2017|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492391917607 "|DE0_NANO_SOC_MickeyMickey2017|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492391917607 "|DE0_NANO_SOC_MickeyMickey2017|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492391917607 "|DE0_NANO_SOC_MickeyMickey2017|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492391917607 "|DE0_NANO_SOC_MickeyMickey2017|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492391917607 "|DE0_NANO_SOC_MickeyMickey2017|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492391917607 "|DE0_NANO_SOC_MickeyMickey2017|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492391917607 "|DE0_NANO_SOC_MickeyMickey2017|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1492391917607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492391917841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492391917841 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK1_50 " "No output dependent on input pin \"FPGA_CLK1_50\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492391917951 "|DE0_NANO_SOC_MickeyMickey2017|FPGA_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492391917951 "|DE0_NANO_SOC_MickeyMickey2017|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492391917951 "|DE0_NANO_SOC_MickeyMickey2017|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492391917951 "|DE0_NANO_SOC_MickeyMickey2017|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492391917951 "|DE0_NANO_SOC_MickeyMickey2017|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492391917951 "|DE0_NANO_SOC_MickeyMickey2017|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492391917951 "|DE0_NANO_SOC_MickeyMickey2017|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492391917951 "|DE0_NANO_SOC_MickeyMickey2017|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492391917951 "|DE0_NANO_SOC_MickeyMickey2017|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492391917951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492391917951 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492391917951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492391917951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492391918044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 19:18:38 2017 " "Processing ended: Sun Apr 16 19:18:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492391918044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492391918044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492391918044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492391918044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492391938202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492391938202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 19:18:57 2017 " "Processing started: Sun Apr 16 19:18:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492391938202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1492391938202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE0_NANO_SOC_MickeyMickey2017 -c DE0_NANO_SOC_MickeyMickey2017 --netlist_type=sgate " "Command: quartus_npp DE0_NANO_SOC_MickeyMickey2017 -c DE0_NANO_SOC_MickeyMickey2017 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1492391938202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1492391938483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492391938499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 19:18:58 2017 " "Processing ended: Sun Apr 16 19:18:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492391938499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492391938499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492391938499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1492391938499 ""}
