

================================================================
== Vivado HLS Report for 'operator_float_div3'
================================================================
* Date:           Fri Aug  3 10:17:17 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.851|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     404|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   11466|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      33|
|Register         |        -|      -|      63|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      63|   11903|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      11|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT |
    +--------------------------+----------------------+---------+-------+---+-----+
    |operator_float_dibkb_U1   |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U2   |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U3   |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U4   |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U5   |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U6   |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U7   |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U8   |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U9   |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U10  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U11  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U12  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U13  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U14  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U15  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U16  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U17  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U18  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U19  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U20  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U21  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U22  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U23  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U24  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U25  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U26  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U27  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U28  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U29  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U30  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U31  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U32  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U33  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U34  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U35  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U36  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U37  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U38  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U39  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U40  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U41  |operator_float_dibkb  |        0|      0|  0|  273|
    |operator_float_dibkb_U42  |operator_float_dibkb  |        0|      0|  0|  273|
    +--------------------------+----------------------+---------+-------+---+-----+
    |Total                     |                      |        0|      0|  0|11466|
    +--------------------------+----------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_225_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_fu_341_p2               |     +    |      0|  0|  33|           1|          26|
    |new_exp_V_1_fu_163_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_219_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp4_fu_243_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp8_fu_271_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_213_p2               |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_fu_151_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_2_fu_157_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_191_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_5_fu_197_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_7_fu_313_p2              |   lshr   |      0|  0|  64|          24|          24|
    |sel_tmp3_demorgan_fu_231_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_8_fu_177_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_183_p3          |  select  |      0|  0|   8|           1|           8|
    |p_new_exp_V_1_fu_169_p3      |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_249_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_257_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_277_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_143_p3  |  select  |      0|  0|   2|           1|           1|
    |xf_V_1_fu_293_p3             |  select  |      0|  0|  24|           1|          24|
    |xf_V_2_fu_333_p3             |  select  |      0|  0|  26|           1|          26|
    |tmp_6_fu_319_p2              |    shl   |      0|  0|  85|          32|          32|
    |sel_tmp3_fu_237_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp7_fu_265_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 404|         121|         212|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_99_p4  |   9|          2|   23|         46|
    |p_Repl2_s_reg_96                   |   9|          2|   23|         46|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  33|          7|   47|         95|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |agg_result_V_i2_i1_reg_6195  |   1|   0|    1|          0|
    |agg_result_V_i_i1_reg_6190   |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |p_Repl2_1_reg_6177           |   8|   0|    8|          0|
    |p_Repl2_4_reg_6200           |   4|   0|    4|          0|
    |p_Repl2_5_reg_6205           |   4|   0|    4|          0|
    |p_Repl2_6_reg_6210           |   4|   0|    4|          0|
    |p_Repl2_7_reg_6215           |   4|   0|    4|          0|
    |p_Repl2_8_reg_6220           |   4|   0|    4|          0|
    |p_Repl2_9_reg_6163           |   1|   0|    1|          0|
    |p_Repl2_s_reg_96             |  23|   0|   23|          0|
    |p_Result_1_reg_6182          |   6|   0|    6|          0|
    |tmp_1_reg_6173               |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  63|   0|   63|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div3 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

