// Seed: 166014182
module module_0 #(
    parameter id_1 = 32'd97,
    parameter id_2 = 32'd55,
    parameter id_4 = 32'd72
) ();
  wire _id_1;
  wire [-1 : id_1] _id_2, id_3;
  logic _id_4;
  wire [id_1 : (  id_4  )  ==  id_2] id_5;
  wire id_6;
  logic id_7;
  assign id_3 = id_7;
  wire id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    input tri0 id_0
);
  int   id_2;
  logic id_3;
  ;
  module_0 modCall_1 ();
  assign id_3 = -1;
  always id_3 = id_2;
endmodule
