<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CE3001ProjectPart3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_4_stage_pipeline_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bench_4_stage_pipeline_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_bench_4_stage_pipeline_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1428999778" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1428999778">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1428999778" xil_pn:in_ck="-8580623514505944042" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1428999778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DM_WB_stage.v"/>
      <outfile xil_pn:name="EXE_DM_stage.v"/>
      <outfile xil_pn:name="ID_EXE_stage.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="define.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="pipelined_4_stage.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="test_bench_4_stage_pipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1428999778" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4902614612822081073" xil_pn:start_ts="1428999778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428999778" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7747837148349294609" xil_pn:start_ts="1428999778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428999778" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2053873001829200943" xil_pn:start_ts="1428999778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428999778" xil_pn:in_ck="-8580623514505944042" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1428999778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DM_WB_stage.v"/>
      <outfile xil_pn:name="EXE_DM_stage.v"/>
      <outfile xil_pn:name="ID_EXE_stage.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="define.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="pipelined_4_stage.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="test_bench_4_stage_pipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1428999786" xil_pn:in_ck="-8580623514505944042" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2510188208654623007" xil_pn:start_ts="1428999778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_bench_4_stage_pipeline_beh.prj"/>
      <outfile xil_pn:name="test_bench_4_stage_pipeline_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1428999787" xil_pn:in_ck="-8803882558445807767" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="155985223279686852" xil_pn:start_ts="1428999786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_bench_4_stage_pipeline_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
