{
    "code": "module TopModule(\n    input wire d,\n    input wire ena,\n    output reg q\n);\n    always @(*) begin\n        if (ena) begin\n            q = d;\n        end\n        // No else condition is needed because q retains its state when ena is low\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}