Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 10 20:40:09 2025
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bintogray_timing_summary_routed.rpt -pb bintogray_timing_summary_routed.pb -rpx bintogray_timing_summary_routed.rpx -warn_on_violation
| Design       : bintogray
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin[3]
                            (input port)
  Destination:            gray[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.206ns  (logic 5.154ns (55.981%)  route 4.052ns (44.019%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  bin[3] (IN)
                         net (fo=0)                   0.000     0.000    bin[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  bin_IBUF[3]_inst/O
                         net (fo=2, routed)           1.807     3.284    gray_OBUF[3]
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.124     3.408 r  gray_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.245     5.654    gray_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.206 r  gray_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.206    gray[2]
    J13                                                               r  gray[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[1]
                            (input port)
  Destination:            gray[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.816ns  (logic 5.352ns (60.706%)  route 3.464ns (39.294%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  bin[1] (IN)
                         net (fo=0)                   0.000     0.000    bin[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  bin_IBUF[1]_inst/O
                         net (fo=2, routed)           1.389     2.868    bin_IBUF[1]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.150     3.018 r  gray_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.076     5.094    gray_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     8.816 r  gray_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.816    gray[0]
    H17                                                               r  gray[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            gray[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 5.144ns (61.745%)  route 3.187ns (38.255%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  bin_IBUF[2]_inst/O
                         net (fo=2, routed)           1.520     3.005    bin_IBUF[2]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     3.129 r  gray_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.796    gray_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.332 r  gray_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.332    gray[1]
    K15                                                               r  gray[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[3]
                            (input port)
  Destination:            gray[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.256ns  (logic 5.028ns (69.288%)  route 2.228ns (30.712%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  bin[3] (IN)
                         net (fo=0)                   0.000     0.000    bin[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  bin_IBUF[3]_inst/O
                         net (fo=2, routed)           2.228     3.706    gray_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.256 r  gray_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.256    gray[3]
    N14                                                               r  gray[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin[3]
                            (input port)
  Destination:            gray[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.496ns (74.081%)  route 0.523ns (25.919%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  bin[3] (IN)
                         net (fo=0)                   0.000     0.000    bin[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  bin_IBUF[3]_inst/O
                         net (fo=2, routed)           0.523     0.769    gray_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.020 r  gray_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.020    gray[3]
    N14                                                               r  gray[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[1]
                            (input port)
  Destination:            gray[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.529ns (64.100%)  route 0.856ns (35.900%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  bin[1] (IN)
                         net (fo=0)                   0.000     0.000    bin[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  bin_IBUF[1]_inst/O
                         net (fo=2, routed)           0.538     0.785    bin_IBUF[1]
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.045     0.830 r  gray_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.148    gray_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.385 r  gray_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.385    gray[1]
    K15                                                               r  gray[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[0]
                            (input port)
  Destination:            gray[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.571ns (63.126%)  route 0.918ns (36.874%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  bin[0] (IN)
                         net (fo=0)                   0.000     0.000    bin[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  bin_IBUF[0]_inst/O
                         net (fo=1, routed)           0.407     0.652    bin_IBUF[0]
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.042     0.694 r  gray_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.205    gray_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.488 r  gray_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.488    gray[0]
    H17                                                               r  gray[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            gray[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.551ns (57.370%)  route 1.153ns (42.630%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  bin_IBUF[2]_inst/O
                         net (fo=2, routed)           0.577     0.830    bin_IBUF[2]
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.045     0.875 r  gray_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.575     1.451    gray_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.704 r  gray_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.704    gray[2]
    J13                                                               r  gray[2] (OUT)
  -------------------------------------------------------------------    -------------------





