--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y9.BX       net (fanout=2)        1.197   ftop/clkN210/unlock2
    SLICE_X57Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.695ns logic, 1.197ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.049 - 0.062)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y9.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y9.G2       net (fanout=1)        0.372   ftop/clkN210/locked_d
    SLICE_X57Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (1.197ns logic, 0.372ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y9.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y9.G2       net (fanout=1)        0.298   ftop/clkN210/locked_d
    SLICE_X57Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.883ns logic, 0.298ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y9.BX       net (fanout=2)        0.958   ftop/clkN210/unlock2
    SLICE_X57Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.481ns logic, 0.958ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.996ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.167ns (0.798 - 0.965)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y109.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X111Y112.F1    net (fanout=5)        0.706   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X110Y94.F1     net (fanout=40)       1.810   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (3.663ns logic, 4.166ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.801ns (Levels of Logic = 5)
  Clock Path Skew:      -0.132ns (0.798 - 0.930)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y109.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X111Y113.G2    net (fanout=5)        0.606   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X111Y113.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X110Y94.F1     net (fanout=40)       1.810   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.801ns (3.735ns logic, 4.066ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.763ns (Levels of Logic = 5)
  Clock Path Skew:      -0.167ns (0.798 - 0.965)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y108.XQ    Tcko                  0.521   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X111Y112.G1    net (fanout=5)        0.643   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X110Y94.F1     net (fanout=40)       1.810   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.763ns (3.660ns logic, 4.103ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.760ns (Levels of Logic = 5)
  Clock Path Skew:      -0.132ns (0.798 - 0.930)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y108.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X111Y112.F3    net (fanout=5)        0.565   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X110Y94.F1     net (fanout=40)       1.810   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (3.735ns logic, 4.025ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 5)
  Clock Path Skew:      -0.167ns (0.798 - 0.965)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y109.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X111Y112.F1    net (fanout=5)        0.706   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X110Y94.F4     net (fanout=40)       1.680   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (3.663ns logic, 4.036ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.449 - 0.548)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y109.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X111Y112.F1    net (fanout=5)        0.706   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X112Y105.G1    net (fanout=40)       1.581   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X112Y105.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X113Y105.SR    net (fanout=1)        1.196   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X113Y105.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (3.678ns logic, 4.088ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 5)
  Clock Path Skew:      -0.130ns (0.798 - 0.928)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y112.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X111Y113.F1    net (fanout=5)        0.499   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X111Y113.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X110Y94.F1     net (fanout=40)       1.810   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (3.735ns logic, 3.959ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.132ns (0.798 - 0.930)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y109.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X111Y113.G2    net (fanout=5)        0.606   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X111Y113.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X110Y94.F4     net (fanout=40)       1.680   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (3.735ns logic, 3.936ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.738ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.449 - 0.513)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y109.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X111Y113.G2    net (fanout=5)        0.606   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X111Y113.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X112Y105.G1    net (fanout=40)       1.581   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X112Y105.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X113Y105.SR    net (fanout=1)        1.196   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X113Y105.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.738ns (3.750ns logic, 3.988ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 5)
  Clock Path Skew:      -0.167ns (0.798 - 0.965)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y108.XQ    Tcko                  0.521   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X111Y112.G1    net (fanout=5)        0.643   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X110Y94.F4     net (fanout=40)       1.680   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (3.660ns logic, 3.973ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.449 - 0.548)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y108.XQ    Tcko                  0.521   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X111Y112.G1    net (fanout=5)        0.643   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X112Y105.G1    net (fanout=40)       1.581   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X112Y105.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X113Y105.SR    net (fanout=1)        1.196   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X113Y105.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (3.675ns logic, 4.025ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 5)
  Clock Path Skew:      -0.151ns (0.798 - 0.949)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y111.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X111Y113.F3    net (fanout=5)        0.438   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X111Y113.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X110Y94.F1     net (fanout=40)       1.810   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (3.735ns logic, 3.898ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 5)
  Clock Path Skew:      -0.132ns (0.798 - 0.930)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y108.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X111Y112.F3    net (fanout=5)        0.565   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X110Y94.F4     net (fanout=40)       1.680   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (3.735ns logic, 3.895ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.449 - 0.513)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y108.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X111Y112.F3    net (fanout=5)        0.565   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X112Y105.G1    net (fanout=40)       1.581   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X112Y105.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X113Y105.SR    net (fanout=1)        1.196   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X113Y105.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (3.750ns logic, 3.947ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.798 - 0.859)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_outF/full_reg to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y119.XQ    Tcko                  0.521   ftop/gbe0/gmac/txfun_outF_FULL_N
                                                       ftop/gbe0/gmac/txfun_outF/full_reg
    SLICE_X109Y106.G4    net (fanout=6)        1.044   ftop/gbe0/gmac/txfun_outF_FULL_N
    SLICE_X109Y106.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ_SW0
    SLICE_X109Y106.F1    net (fanout=1)        0.383   ftop/gbe0/gmac/txfun_inF_DEQ_SW0/O
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X110Y94.F1     net (fanout=40)       1.810   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (3.294ns logic, 4.377ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y156.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X100Y164.G1    net (fanout=4)        0.919   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X100Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X104Y169.G3    net (fanout=17)       1.497   ftop/gbe0/gmac/gmac/N29
    SLICE_X104Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X104Y169.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X104Y169.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X102Y171.G4    net (fanout=5)        0.416   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X102Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X101Y175.F4    net (fanout=4)        0.520   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X101Y175.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X100Y175.G4    net (fanout=1)        0.075   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X100Y175.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (4.203ns logic, 3.448ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.631ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.633 - 0.703)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y167.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X103Y167.G2    net (fanout=5)        0.685   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X103Y167.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y167.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y167.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X100Y166.G4    net (fanout=10)       0.406   ftop/gbe0/gmac/gmac/N34
    SLICE_X100Y166.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y168.F3    net (fanout=11)       0.577   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X101Y169.G4    net (fanout=8)        0.045   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X101Y170.F1    net (fanout=9)        0.451   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X101Y170.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X101Y173.F2    net (fanout=4)        0.763   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X101Y173.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (4.661ns logic, 2.970ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.130ns (0.798 - 0.928)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y112.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X111Y113.F1    net (fanout=5)        0.499   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X111Y113.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X110Y94.F4     net (fanout=40)       1.680   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<16>_SW0
    SLICE_X111Y95.SR     net (fanout=1)        1.045   ftop/gbe0/gmac/txfun_inF/N64
    SLICE_X111Y95.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<16>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (3.735ns logic, 3.829ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 5)
  Clock Path Skew:      -0.191ns (0.774 - 0.965)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y109.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X111Y112.F1    net (fanout=5)        0.706   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X111Y112.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X110Y94.G1     net (fanout=40)       1.815   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X110Y93.SR     net (fanout=1)        0.699   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X110Y93.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (3.678ns logic, 3.825ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.631ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.449 - 0.511)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y112.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X111Y113.F1    net (fanout=5)        0.499   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X111Y113.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X111Y112.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X109Y106.F4    net (fanout=3)        0.510   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X109Y106.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.G3    net (fanout=7)        0.095   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y106.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X112Y105.G1    net (fanout=40)       1.581   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X112Y105.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X113Y105.SR    net (fanout=1)        1.196   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X113Y105.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (3.750ns logic, 3.881ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.660ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.803 - 0.651)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_25 to ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y72.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    SLICE_X112Y71.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/rxfun_sr<25>
    SLICE_X112Y71.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.498ns logic, 0.314ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.122ns (0.543 - 0.421)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_29 to ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y66.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    SLICE_X110Y66.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<29>
    SLICE_X110Y66.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.422 - 0.332)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y63.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X105Y62.BX     net (fanout=3)        0.346   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X105Y62.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_15 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (0.562 - 0.463)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_15 to ftop/gbe0/gmac/txfun_inF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<15>
                                                       ftop/gbe0/gmac/txF/dDoutReg_15
    SLICE_X110Y99.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/txF_dD_OUT<15>
    SLICE_X110Y99.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<15>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_24 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.803 - 0.651)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_24 to ftop/gbe0/gmac/rxfun_outF/data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y72.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_24
    SLICE_X112Y71.BY     net (fanout=2)        0.314   ftop/gbe0/gmac/rxfun_sr<24>
    SLICE_X112Y71.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxfun_outF/data1_reg<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.556ns logic, 0.314ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.495 - 0.462)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y66.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X109Y67.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X109Y67.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y142.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X101Y142.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X101Y142.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y105.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X101Y105.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X101Y105.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_14 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (0.562 - 0.463)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_14 to ftop/gbe0/gmac/txfun_inF/data1_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/txF_dD_OUT<15>
                                                       ftop/gbe0/gmac/txF/dDoutReg_14
    SLICE_X110Y99.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/txF_dD_OUT<14>
    SLICE_X110Y99.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txfun_inF/data1_reg<15>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.556ns logic, 0.326ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateD (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.416 - 0.348)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateD to ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y181.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txOperateD
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateD
    SLICE_X108Y181.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/txRS_txOperateD
    SLICE_X108Y181.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.056 - 0.068)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y81.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X111Y82.BX     net (fanout=2)        0.297   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X111Y82.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.479ns logic, 0.297ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.083 - 0.071)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y133.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3
    SLICE_X101Y132.BX    net (fanout=5)        0.345   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>
    SLICE_X101Y132.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.458ns logic, 0.345ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.408 - 0.345)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txOper/dSyncReg1 to ftop/gbe0/gmac/txOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y181.YQ    Tcko                  0.419   ftop/gbe0/gmac/txOper/dSyncReg1
                                                       ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X106Y181.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X106Y181.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txOper_dD_OUT
                                                       ftop/gbe0/gmac/txOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_20 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.422 - 0.332)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_20 to ftop/gbe0/gmac/rxfun_outF/data1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_20
    SLICE_X104Y63.BY     net (fanout=2)        0.327   ftop/gbe0/gmac/rxfun_sr<20>
    SLICE_X104Y63.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.556ns logic, 0.327ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.075 - 0.064)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y130.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X100Y131.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X100Y131.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.019 - 0.015)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_sr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y63.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X103Y62.BX     net (fanout=3)        0.346   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X103Y62.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y138.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X102Y139.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X102Y139.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.006 - 0.015)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y155.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X100Y152.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X100Y152.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.498ns logic, 0.295ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_27 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.095 - 0.074)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_27 to ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y76.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<27>
                                                       ftop/gbe0/gmac/rxfun_sr_27
    SLICE_X106Y74.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxfun_sr<27>
    SLICE_X106Y74.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_5 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_5 to ftop/gbe0/gmac/rxfun_outF/data1_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y85.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<5>
                                                       ftop/gbe0/gmac/rxfun_sr_5
    SLICE_X108Y85.BX     net (fanout=3)        0.317   ftop/gbe0/gmac/rxfun_sr<5>
    SLICE_X108Y85.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.498ns logic, 0.317ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X112Y88.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X112Y88.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X112Y88.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X112Y88.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X108Y70.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X108Y70.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X108Y70.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X108Y70.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X108Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X108Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X100Y157.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X100Y157.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X100Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X100Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X100Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X100Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3/SR
  Location pin: SLICE_X104Y109.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3/SR
  Location pin: SLICE_X104Y109.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_2/SR
  Location pin: SLICE_X104Y109.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_2/SR
  Location pin: SLICE_X104Y109.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.308ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.211ns (0.559 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y145.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X113Y133.F2    net (fanout=2)        0.844   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y121.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (2.530ns logic, 3.567ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.211ns (0.559 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y145.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X113Y133.F2    net (fanout=2)        0.844   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y121.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (2.530ns logic, 3.567ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (0.567 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y145.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X113Y133.F2    net (fanout=2)        0.844   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y122.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (2.530ns logic, 3.567ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (0.567 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y145.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X113Y133.F2    net (fanout=2)        0.844   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y122.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (2.530ns logic, 3.567ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 3)
  Clock Path Skew:      -0.211ns (0.559 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_5 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y145.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_5
    SLICE_X113Y133.F1    net (fanout=2)        0.910   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y121.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (2.455ns logic, 3.633ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 3)
  Clock Path Skew:      -0.211ns (0.559 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_5 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y145.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_5
    SLICE_X113Y133.F1    net (fanout=2)        0.910   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y121.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (2.455ns logic, 3.633ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (0.567 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_5 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y145.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_5
    SLICE_X113Y133.F1    net (fanout=2)        0.910   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y122.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (2.455ns logic, 3.633ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (0.567 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_5 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y145.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_5
    SLICE_X113Y133.F1    net (fanout=2)        0.910   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y122.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (2.455ns logic, 3.633ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.215ns (0.559 - 0.774)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y140.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_2
    SLICE_X113Y133.F4    net (fanout=2)        0.872   ftop/gbe0/gmac/gmac/rxRS_rxData<2>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y121.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.458ns logic, 3.595ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.215ns (0.559 - 0.774)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y140.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_2
    SLICE_X113Y133.F4    net (fanout=2)        0.872   ftop/gbe0/gmac/gmac/rxRS_rxData<2>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y121.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.458ns logic, 3.595ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (0.348 - 0.438)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y125.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y119.F2    net (fanout=4)        0.842   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y120.G2    net (fanout=25)       0.724   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y120.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y120.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y121.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (3.074ns logic, 3.103ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (0.348 - 0.438)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y125.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y119.F2    net (fanout=4)        0.842   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y120.G2    net (fanout=25)       0.724   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y120.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y120.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y121.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (3.074ns logic, 3.103ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.207ns (0.567 - 0.774)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y140.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_2
    SLICE_X113Y133.F4    net (fanout=2)        0.872   ftop/gbe0/gmac/gmac/rxRS_rxData<2>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y122.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.458ns logic, 3.595ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.207ns (0.567 - 0.774)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y140.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_2
    SLICE_X113Y133.F4    net (fanout=2)        0.872   ftop/gbe0/gmac/gmac/rxRS_rxData<2>
    SLICE_X113Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.F2    net (fanout=1)        1.221   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y122.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.458ns logic, 3.595ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.356 - 0.438)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y125.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y119.F2    net (fanout=4)        0.842   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y120.G2    net (fanout=25)       0.724   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y120.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y120.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y122.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (3.074ns logic, 3.103ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.356 - 0.438)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y125.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y119.F2    net (fanout=4)        0.842   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X107Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y120.G2    net (fanout=25)       0.724   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y120.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y120.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y118.G1    net (fanout=2)        0.704   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y122.CE    net (fanout=2)        0.798   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (3.074ns logic, 3.103ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.305 - 0.432)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y124.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y117.F1    net (fanout=20)       1.018   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y117.F2    net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y117.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y120.G1    net (fanout=34)       2.311   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y120.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (2.358ns logic, 3.683ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (0.305 - 0.420)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y115.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X107Y117.G3    net (fanout=4)        0.442   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X107Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X107Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y117.F2    net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y117.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y120.G1    net (fanout=34)       2.311   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y120.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (2.916ns logic, 3.129ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.305 - 0.432)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y124.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y117.F1    net (fanout=20)       1.018   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y117.F2    net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y117.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y120.F1    net (fanout=34)       2.306   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y120.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.021ns (2.343ns logic, 3.678ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.025ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (0.305 - 0.420)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y115.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X107Y117.G3    net (fanout=4)        0.442   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X107Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X107Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y117.F2    net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y117.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X100Y120.F1    net (fanout=34)       2.306   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X100Y120.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.025ns (2.901ns logic, 3.124ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.460 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y133.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X107Y130.BX    net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X107Y130.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.479ns logic, 0.326ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.447 - 0.384)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y111.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X106Y110.BX    net (fanout=4)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X106Y110.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.498ns logic, 0.301ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y108.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X103Y111.BX    net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X103Y111.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.077 - 0.066)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y107.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X104Y106.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X104Y106.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y112.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X103Y112.BX    net (fanout=6)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X103Y112.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.478ns logic, 0.328ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y130.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X104Y128.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X104Y128.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y107.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X100Y106.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X100Y106.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y108.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X103Y111.BY    net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X103Y111.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y129.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X104Y126.BX    net (fanout=2)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X104Y126.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.519ns logic, 0.313ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.447 - 0.384)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y111.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X106Y110.BY    net (fanout=6)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X106Y110.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.556ns logic, 0.356ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.077 - 0.066)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y107.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X104Y106.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X104Y106.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.471 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y104.G3    net (fanout=13)       0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y104.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.476ns logic, 0.477ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.471 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y104.G3    net (fanout=13)       0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y104.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.476ns logic, 0.477ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.051 - 0.048)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y131.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    SLICE_X106Y129.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<14>
    SLICE_X106Y129.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.468 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y107.G3    net (fanout=13)       0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y107.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.476ns logic, 0.477ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.051 - 0.048)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y130.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X107Y128.BY    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X107Y128.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.541ns logic, 0.327ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.468 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y107.G3    net (fanout=13)       0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y107.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.476ns logic, 0.477ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.471 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y104.G1    net (fanout=10)       0.522   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y104.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.476ns logic, 0.522ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.471 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y104.G1    net (fanout=10)       0.522   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y104.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.476ns logic, 0.522ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.468 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y107.G1    net (fanout=10)       0.522   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y107.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.476ns logic, 0.522ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X104Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X104Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X104Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X104Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X104Y113.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X104Y113.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X104Y111.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X104Y111.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.749ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 0)
  Clock Path Skew:      -4.777ns (-1.391 - 3.386)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y52.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y52.SR      net (fanout=3)        1.015   ftop/clkN210/rstInD
    SLICE_X72Y52.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.957ns logic, 1.015ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 0)
  Clock Path Skew:      -3.335ns (-0.626 - 2.709)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y52.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y52.SR      net (fanout=3)        0.812   ftop/clkN210/rstInD
    SLICE_X72Y52.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.709ns logic, 0.812ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3161672 paths analyzed, 49656 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.097ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.932ns (Levels of Logic = 11)
  Clock Path Skew:      -0.165ns (0.732 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_3
    SLICE_X33Y51.G2      net (fanout=5)        1.133   ftop/edp0/edp_outBF_rRdPtr<3>
    SLICE_X33Y51.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X34Y128.G1     net (fanout=135)      2.664   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X34Y128.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N198
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<134>_SW0
    SLICE_X35Y128.SR     net (fanout=1)        1.209   ftop/edp0/edp_tlpBRAM_mRespF/N198
    SLICE_X35Y128.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<134>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    -------------------------------------------------  ---------------------------
    Total                                     18.932ns (6.882ns logic, 12.050ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.943ns (Levels of Logic = 10)
  Clock Path Skew:      -0.151ns (0.732 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_4
    SLICE_X33Y52.F2      net (fanout=5)        1.286   ftop/edp0/edp_outBF_rRdPtr<4>
    SLICE_X33Y52.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X34Y128.G1     net (fanout=135)      2.664   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X34Y128.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N198
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<134>_SW0
    SLICE_X35Y128.SR     net (fanout=1)        1.209   ftop/edp0/edp_tlpBRAM_mRespF/N198
    SLICE_X35Y128.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<134>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    -------------------------------------------------  ---------------------------
    Total                                     18.943ns (6.740ns logic, 12.203ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.905ns (Levels of Logic = 11)
  Clock Path Skew:      -0.165ns (0.732 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<0>
                                                       ftop/edp0/edp_outBF_rRdPtr_0
    SLICE_X33Y51.F2      net (fanout=5)        1.118   ftop/edp0/edp_outBF_rRdPtr<0>
    SLICE_X33Y51.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X34Y128.G1     net (fanout=135)      2.664   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X34Y128.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N198
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<134>_SW0
    SLICE_X35Y128.SR     net (fanout=1)        1.209   ftop/edp0/edp_tlpBRAM_mRespF/N198
    SLICE_X35Y128.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<134>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    -------------------------------------------------  ---------------------------
    Total                                     18.905ns (6.870ns logic, 12.035ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.843ns (Levels of Logic = 11)
  Clock Path Skew:      -0.220ns (0.677 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_3
    SLICE_X33Y51.G2      net (fanout=5)        1.133   ftop/edp0/edp_outBF_rRdPtr<3>
    SLICE_X33Y51.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X6Y121.G4      net (fanout=135)      2.807   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X6Y121.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<38>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<94>_SW0
    SLICE_X7Y121.SR      net (fanout=1)        0.977   ftop/edp0/edp_tlpBRAM_mRespF/N12
    SLICE_X7Y121.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    -------------------------------------------------  ---------------------------
    Total                                     18.843ns (6.882ns logic, 11.961ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.854ns (Levels of Logic = 10)
  Clock Path Skew:      -0.206ns (0.677 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_4
    SLICE_X33Y52.F2      net (fanout=5)        1.286   ftop/edp0/edp_outBF_rRdPtr<4>
    SLICE_X33Y52.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X6Y121.G4      net (fanout=135)      2.807   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X6Y121.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<38>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<94>_SW0
    SLICE_X7Y121.SR      net (fanout=1)        0.977   ftop/edp0/edp_tlpBRAM_mRespF/N12
    SLICE_X7Y121.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    -------------------------------------------------  ---------------------------
    Total                                     18.854ns (6.740ns logic, 12.114ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.816ns (Levels of Logic = 11)
  Clock Path Skew:      -0.220ns (0.677 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<0>
                                                       ftop/edp0/edp_outBF_rRdPtr_0
    SLICE_X33Y51.F2      net (fanout=5)        1.118   ftop/edp0/edp_outBF_rRdPtr<0>
    SLICE_X33Y51.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X6Y121.G4      net (fanout=135)      2.807   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X6Y121.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<38>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<94>_SW0
    SLICE_X7Y121.SR      net (fanout=1)        0.977   ftop/edp0/edp_tlpBRAM_mRespF/N12
    SLICE_X7Y121.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    -------------------------------------------------  ---------------------------
    Total                                     18.816ns (6.870ns logic, 11.946ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_2 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.814ns (Levels of Logic = 11)
  Clock Path Skew:      -0.151ns (0.732 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_2 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_2
    SLICE_X33Y51.G4      net (fanout=9)        1.044   ftop/edp0/edp_outBF_rWrPtr<2>
    SLICE_X33Y51.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X34Y128.G1     net (fanout=135)      2.664   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X34Y128.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N198
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<134>_SW0
    SLICE_X35Y128.SR     net (fanout=1)        1.209   ftop/edp0/edp_tlpBRAM_mRespF/N198
    SLICE_X35Y128.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<134>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    -------------------------------------------------  ---------------------------
    Total                                     18.814ns (6.853ns logic, 11.961ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.804ns (Levels of Logic = 11)
  Clock Path Skew:      -0.138ns (0.759 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_3
    SLICE_X33Y51.G2      net (fanout=5)        1.133   ftop/edp0/edp_outBF_rRdPtr<3>
    SLICE_X33Y51.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X23Y123.G3     net (fanout=7)        0.652   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X23Y123.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X4Y140.G4      net (fanout=135)      2.583   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X4Y140.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<122>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<34>_SW0
    SLICE_X5Y141.SR      net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N144
    SLICE_X5Y141.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<34>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     18.804ns (6.827ns logic, 11.977ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.815ns (Levels of Logic = 10)
  Clock Path Skew:      -0.124ns (0.759 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_4
    SLICE_X33Y52.F2      net (fanout=5)        1.286   ftop/edp0/edp_outBF_rRdPtr<4>
    SLICE_X33Y52.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X23Y123.G3     net (fanout=7)        0.652   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X23Y123.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X4Y140.G4      net (fanout=135)      2.583   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X4Y140.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<122>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<34>_SW0
    SLICE_X5Y141.SR      net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N144
    SLICE_X5Y141.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<34>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     18.815ns (6.685ns logic, 12.130ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_2 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.725ns (Levels of Logic = 11)
  Clock Path Skew:      -0.206ns (0.677 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_2 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_2
    SLICE_X33Y51.G4      net (fanout=9)        1.044   ftop/edp0/edp_outBF_rWrPtr<2>
    SLICE_X33Y51.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X6Y121.G4      net (fanout=135)      2.807   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X6Y121.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<38>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<94>_SW0
    SLICE_X7Y121.SR      net (fanout=1)        0.977   ftop/edp0/edp_tlpBRAM_mRespF/N12
    SLICE_X7Y121.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    -------------------------------------------------  ---------------------------
    Total                                     18.725ns (6.853ns logic, 11.872ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_5 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.779ns (Levels of Logic = 10)
  Clock Path Skew:      -0.151ns (0.732 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_5 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<4>
                                                       ftop/edp0/edp_outBF_rWrPtr_5
    SLICE_X33Y52.F4      net (fanout=9)        1.093   ftop/edp0/edp_outBF_rWrPtr<5>
    SLICE_X33Y52.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X34Y128.G1     net (fanout=135)      2.664   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X34Y128.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N198
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<134>_SW0
    SLICE_X35Y128.SR     net (fanout=1)        1.209   ftop/edp0/edp_tlpBRAM_mRespF/N198
    SLICE_X35Y128.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<134>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    -------------------------------------------------  ---------------------------
    Total                                     18.779ns (6.769ns logic, 12.010ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.777ns (Levels of Logic = 11)
  Clock Path Skew:      -0.138ns (0.759 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<0>
                                                       ftop/edp0/edp_outBF_rRdPtr_0
    SLICE_X33Y51.F2      net (fanout=5)        1.118   ftop/edp0/edp_outBF_rRdPtr<0>
    SLICE_X33Y51.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X23Y123.G3     net (fanout=7)        0.652   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X23Y123.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X4Y140.G4      net (fanout=135)      2.583   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X4Y140.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<122>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<34>_SW0
    SLICE_X5Y141.SR      net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N144
    SLICE_X5Y141.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<34>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     18.777ns (6.815ns logic, 11.962ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_5 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.690ns (Levels of Logic = 10)
  Clock Path Skew:      -0.206ns (0.677 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_5 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<4>
                                                       ftop/edp0/edp_outBF_rWrPtr_5
    SLICE_X33Y52.F4      net (fanout=9)        1.093   ftop/edp0/edp_outBF_rWrPtr<5>
    SLICE_X33Y52.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X6Y121.G4      net (fanout=135)      2.807   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X6Y121.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<38>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<94>_SW0
    SLICE_X7Y121.SR      net (fanout=1)        0.977   ftop/edp0/edp_tlpBRAM_mRespF/N12
    SLICE_X7Y121.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_94
    -------------------------------------------------  ---------------------------
    Total                                     18.690ns (6.769ns logic, 11.921ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.725ns (Levels of Logic = 11)
  Clock Path Skew:      -0.165ns (0.732 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_3
    SLICE_X33Y51.G2      net (fanout=5)        1.133   ftop/edp0/edp_outBF_rRdPtr<3>
    SLICE_X33Y51.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X23Y123.G3     net (fanout=7)        0.652   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X23Y123.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X34Y128.G3     net (fanout=135)      2.309   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X34Y128.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N198
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<134>_SW0
    SLICE_X35Y128.SR     net (fanout=1)        1.209   ftop/edp0/edp_tlpBRAM_mRespF/N198
    SLICE_X35Y128.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<134>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    -------------------------------------------------  ---------------------------
    Total                                     18.725ns (6.827ns logic, 11.898ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.724ns (Levels of Logic = 11)
  Clock Path Skew:      -0.164ns (0.733 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_3
    SLICE_X33Y51.G2      net (fanout=5)        1.133   ftop/edp0/edp_outBF_rRdPtr<3>
    SLICE_X33Y51.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X23Y123.G3     net (fanout=7)        0.652   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X23Y123.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X8Y146.G1      net (fanout=135)      2.552   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X8Y146.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N150
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<31>_SW0
    SLICE_X9Y146.SR      net (fanout=1)        0.965   ftop/edp0/edp_tlpBRAM_mRespF/N150
    SLICE_X9Y146.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<31>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     18.724ns (6.827ns logic, 11.897ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.736ns (Levels of Logic = 10)
  Clock Path Skew:      -0.151ns (0.732 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_4
    SLICE_X33Y52.F2      net (fanout=5)        1.286   ftop/edp0/edp_outBF_rRdPtr<4>
    SLICE_X33Y52.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X23Y123.G3     net (fanout=7)        0.652   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X23Y123.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X34Y128.G3     net (fanout=135)      2.309   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X34Y128.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N198
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<134>_SW0
    SLICE_X35Y128.SR     net (fanout=1)        1.209   ftop/edp0/edp_tlpBRAM_mRespF/N198
    SLICE_X35Y128.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<134>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    -------------------------------------------------  ---------------------------
    Total                                     18.736ns (6.685ns logic, 12.051ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.735ns (Levels of Logic = 10)
  Clock Path Skew:      -0.150ns (0.733 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_4
    SLICE_X33Y52.F2      net (fanout=5)        1.286   ftop/edp0/edp_outBF_rRdPtr<4>
    SLICE_X33Y52.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X23Y123.G3     net (fanout=7)        0.652   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X23Y123.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X8Y146.G1      net (fanout=135)      2.552   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X8Y146.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N150
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<31>_SW0
    SLICE_X9Y146.SR      net (fanout=1)        0.965   ftop/edp0/edp_tlpBRAM_mRespF/N150
    SLICE_X9Y146.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<31>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     18.735ns (6.685ns logic, 12.050ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_1 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.720ns (Levels of Logic = 11)
  Clock Path Skew:      -0.164ns (0.732 - 0.896)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_1 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y45.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_1
    SLICE_X33Y51.F1      net (fanout=9)        0.904   ftop/edp0/edp_outBF_rWrPtr<1>
    SLICE_X33Y51.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X24Y122.G4     net (fanout=7)        0.449   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X24Y122.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X34Y128.G1     net (fanout=135)      2.664   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X34Y128.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N198
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<134>_SW0
    SLICE_X35Y128.SR     net (fanout=1)        1.209   ftop/edp0/edp_tlpBRAM_mRespF/N198
    SLICE_X35Y128.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<134>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_134
    -------------------------------------------------  ---------------------------
    Total                                     18.720ns (6.899ns logic, 11.821ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.705ns (Levels of Logic = 11)
  Clock Path Skew:      -0.178ns (0.719 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.YQ      Tcko                  0.524   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_3
    SLICE_X33Y51.G2      net (fanout=5)        1.133   ftop/edp0/edp_outBF_rRdPtr<3>
    SLICE_X33Y51.COUT    Topcyg                1.009   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<1>
    SLICE_X33Y52.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X23Y123.G3     net (fanout=7)        0.652   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X23Y123.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X8Y147.G1      net (fanout=135)      2.552   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X8Y147.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<97>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<25>_SW0
    SLICE_X9Y149.SR      net (fanout=1)        0.946   ftop/edp0/edp_tlpBRAM_mRespF/N164
    SLICE_X9Y149.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<25>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     18.705ns (6.827ns logic, 11.878ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.716ns (Levels of Logic = 10)
  Clock Path Skew:      -0.164ns (0.719 - 0.883)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_4
    SLICE_X33Y52.F2      net (fanout=5)        1.286   ftop/edp0/edp_outBF_rRdPtr<4>
    SLICE_X33Y52.COUT    Topcyf                1.026   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_lut<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<3>
    SLICE_X33Y53.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.F3      net (fanout=8)        1.839   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1452_cy<5>
    SLICE_X27Y77.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y90.G1      net (fanout=61)       1.728   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y90.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.F4      net (fanout=40)       0.332   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y90.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X27Y102.G2     net (fanout=377)      1.664   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X27Y102.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.F3     net (fanout=20)       0.034   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X27Y102.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X26Y120.G1     net (fanout=3)        0.998   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X26Y120.Y      Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X23Y123.G3     net (fanout=7)        0.652   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X23Y123.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X8Y147.G1      net (fanout=135)      2.552   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X8Y147.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<97>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<25>_SW0
    SLICE_X9Y149.SR      net (fanout=1)        0.946   ftop/edp0/edp_tlpBRAM_mRespF/N164
    SLICE_X9Y149.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<25>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     18.716ns (6.685ns logic, 12.031ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_26 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.179ns (0.866 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_26 to ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_26
    SLICE_X38Y40.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<26>
    SLICE_X38Y40.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.289ns logic, 0.336ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_26 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.179ns (0.866 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_26 to ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_26
    SLICE_X38Y40.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<26>
    SLICE_X38Y40.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.290ns logic, 0.336ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_1 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.835 - 0.701)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_1 to ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y39.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<1>
                                                       ftop/cp/wci_reqF_3_q_0_1
    SLICE_X70Y40.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_9_MData<1>
    SLICE_X70Y40.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.287ns logic, 0.336ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_1 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.835 - 0.701)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_1 to ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y39.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<1>
                                                       ftop/cp/wci_reqF_3_q_0_1
    SLICE_X70Y40.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_9_MData<1>
    SLICE_X70Y40.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.288ns logic, 0.336ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_1 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.952 - 0.813)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_1 to ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y104.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<1>
                                                       ftop/cp/wci_reqF_2_q_0_1
    SLICE_X54Y102.BY     net (fanout=2)        0.347   ftop/cp_wci_Vm_7_MData<1>
    SLICE_X54Y102.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.287ns logic, 0.347ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_1 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.952 - 0.813)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_1 to ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y104.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<1>
                                                       ftop/cp/wci_reqF_2_q_0_1
    SLICE_X54Y102.BY     net (fanout=2)        0.347   ftop/cp_wci_Vm_7_MData<1>
    SLICE_X54Y102.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.288ns logic, 0.347ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_12 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.473 - 0.386)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_12 to ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y32.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_q_0_12
    SLICE_X34Y32.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<12>
    SLICE_X34Y32.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_12 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.473 - 0.386)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_12 to ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y32.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_q_0_12
    SLICE_X34Y32.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<12>
    SLICE_X34Y32.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.479 - 0.384)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y112.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X60Y113.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X60Y113.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.479 - 0.384)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y112.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X60Y113.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X60Y113.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.290ns logic, 0.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.376 - 0.308)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y63.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_27
    SLICE_X18Y62.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X18Y62.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.376 - 0.308)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y63.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_27
    SLICE_X18Y62.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X18Y62.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.480 - 0.401)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y122.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X60Y124.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X60Y124.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.480 - 0.401)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y122.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X60Y124.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X60Y124.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_2 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.472 - 0.404)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_2 to ftop/pwrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y117.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_2
    SLICE_X54Y117.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<2>
    SLICE_X54Y117.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.475 - 0.414)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X36Y39.BY      net (fanout=2)        0.343   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X36Y39.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.266ns logic, 0.343ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.530 - 0.433)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y169.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X68Y168.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X68Y168.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.289ns logic, 0.356ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_2 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.472 - 0.404)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_2 to ftop/pwrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y117.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_2
    SLICE_X54Y117.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<2>
    SLICE_X54Y117.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_27 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.156 - 0.143)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_27 to ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y164.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_27
    SLICE_X64Y162.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_6_MData<27>
    SLICE_X64Y162.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.475 - 0.414)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X36Y39.BY      net (fanout=2)        0.343   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X36Y39.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.267ns logic, 0.343ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X100Y198.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X100Y198.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X100Y198.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X100Y198.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_1/SR
  Location pin: SLICE_X96Y127.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_1/SR
  Location pin: SLICE_X96Y127.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_0/SR
  Location pin: SLICE_X96Y127.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_0/SR
  Location pin: SLICE_X96Y127.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X98Y124.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X98Y124.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X98Y124.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X98Y124.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X96Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X96Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X96Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X96Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_7/SR
  Location pin: SLICE_X98Y126.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_7/SR
  Location pin: SLICE_X98Y126.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_6/SR
  Location pin: SLICE_X98Y126.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_6/SR
  Location pin: SLICE_X98Y126.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.549ns|            0|            0|            2|      3161673|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.749ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.097ns|          N/A|            0|            0|      3161672|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.308|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.996|         |    3.465|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.097|         |         |         |
sys0_clkp      |   19.097|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.097|         |         |         |
sys0_clkp      |   19.097|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3177956 paths, 0 nets, and 92128 connections

Design statistics:
   Minimum period:  19.097ns{1}   (Maximum frequency:  52.364MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 15 12:14:04 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



