{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541457078920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541457078933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 17:31:18 2018 " "Processing started: Mon Nov 05 17:31:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541457078933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457078933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457078933 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541457079176 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1541457079176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541457079570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541457079570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541457089139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541457089141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541457089142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541457089149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541457089176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541457089282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_data_RGB332 DE0_NANO.v(54) " "Verilog HDL or VHDL warning at DE0_NANO.v(54): object \"pixel_data_RGB332\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541457089293 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(62) " "Verilog HDL assignment warning at DE0_NANO.v(62): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541457089294 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(131) " "Verilog HDL assignment warning at DE0_NANO.v(131): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541457089296 "|DE0_NANO"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "DE0_NANO.v(143) " "Verilog HDL Conditional Statement error at DE0_NANO.v(143): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 143 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541457089297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(155) " "Verilog HDL assignment warning at DE0_NANO.v(155): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541457089297 "|DE0_NANO"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "DE0_NANO.v(168) " "Verilog HDL Conditional Statement error at DE0_NANO.v(168): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 168 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541457089298 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_EN DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"W_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541457089315 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541457089315 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CAM_COUNT DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"CAM_COUNT\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541457089315 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "downsampled DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"downsampled\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541457089315 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_ADDR DE0_NANO.v(141) " "Verilog HDL Always Construct warning at DE0_NANO.v(141): inferring latch(es) for variable \"X_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541457089315 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(175) " "Verilog HDL assignment warning at DE0_NANO.v(175): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541457089315 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[32..24\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[32..24\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089317 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[22\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[22\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089317 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[20\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[20\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089325 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[18\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[18\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089325 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[16\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[16\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089325 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[14\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[14\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089325 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[12\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[12\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089326 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[10\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[10\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089326 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[8\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[8\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089326 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[6\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[6\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089326 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[4..0\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[4..0\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541457089326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_EN DE0_NANO.v(168) " "Inferred latch for \"W_EN\" at DE0_NANO.v(168)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAM_COUNT DE0_NANO.v(162) " "Inferred latch for \"CAM_COUNT\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[0\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[0\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089326 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[1\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[1\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[2\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[2\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[3\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[3\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[4\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[4\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[5\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[5\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[6\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[6\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[7\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[7\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[8\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[8\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[9\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[9\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[10\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[10\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[11\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[11\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089339 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[12\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[12\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089340 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[13\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[13\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_ADDR\[14\] DE0_NANO.v(162) " "Inferred latch for \"X_ADDR\[14\]\" at DE0_NANO.v(162)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[0\] DE0_NANO.v(160) " "Inferred latch for \"downsampled\[0\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[1\] DE0_NANO.v(160) " "Inferred latch for \"downsampled\[1\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[2\] DE0_NANO.v(160) " "Inferred latch for \"downsampled\[2\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089344 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[3\] DE0_NANO.v(160) " "Inferred latch for \"downsampled\[3\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[4\] DE0_NANO.v(160) " "Inferred latch for \"downsampled\[4\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[5\] DE0_NANO.v(160) " "Inferred latch for \"downsampled\[5\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[6\] DE0_NANO.v(160) " "Inferred latch for \"downsampled\[6\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downsampled\[7\] DE0_NANO.v(160) " "Inferred latch for \"downsampled\[7\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] DE0_NANO.v(160) " "Inferred latch for \"data\[3\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] DE0_NANO.v(160) " "Inferred latch for \"data\[4\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] DE0_NANO.v(160) " "Inferred latch for \"data\[8\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089345 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] DE0_NANO.v(160) " "Inferred latch for \"data\[9\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] DE0_NANO.v(160) " "Inferred latch for \"data\[10\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] DE0_NANO.v(160) " "Inferred latch for \"data\[13\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] DE0_NANO.v(160) " "Inferred latch for \"data\[14\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089360 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] DE0_NANO.v(160) " "Inferred latch for \"data\[15\]\" at DE0_NANO.v(160)" {  } { { "DE0_NANO.v" "" { Text "F:/ECE3400/Lab4_FPGA_Template/DE0_NANO.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457089360 "|DE0_NANO"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541457089363 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541457090219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 05 17:31:30 2018 " "Processing ended: Mon Nov 05 17:31:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541457090219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541457090219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541457090219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457090219 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541457091263 ""}
