--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml top_tdc.twx top_tdc.ncd -o top_tdc.twr top_tdc.pcf

Design file:              top_tdc.ncd
Physical constraint file: top_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.815ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X68Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y136.AQ     Tcko                  0.447   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2
    SLICE_X68Y55.CX      net (fanout=1)        5.413   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<2>
    SLICE_X68Y55.CLK     Tds                  -0.045   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (0.402ns logic, 5.413ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X68Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.716ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y136.DMUX   Tshcko                0.461   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3
    SLICE_X68Y55.BX      net (fanout=1)        5.335   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<3>
    SLICE_X68Y55.CLK     Tds                  -0.080   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (0.381ns logic, 5.335ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X68Y116.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_1 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y138.BQ     Tcko                  0.391   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<1>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_1
    SLICE_X68Y116.CX     net (fanout=1)        2.306   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<1>
    SLICE_X68Y116.CLK    Tds                  -0.045   cmp_tdc1_clks_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (0.346ns logic, 2.306ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_sync_irq1/d_in2out_0 (SLICE_X78Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_sync_irq1/in_ext (FF)
  Destination:          cmp_sync_irq1/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_sync_irq1/in_ext to cmp_sync_irq1/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.AQ      Tcko                  0.198   cmp_sync_irq1/d_out2in<2>
                                                       cmp_sync_irq1/in_ext
    SLICE_X78Y62.AX      net (fanout=2)        0.144   cmp_sync_irq1/in_ext
    SLICE_X78Y62.CLK     Tckdi       (-Th)    -0.048   cmp_sync_irq1/d_in2out<2>
                                                       cmp_sync_irq1/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_sync_irq0/d_in2out_0 (SLICE_X90Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_sync_irq0/in_ext (FF)
  Destination:          cmp_sync_irq0/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_sync_irq0/in_ext to cmp_sync_irq0/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y119.AQ     Tcko                  0.234   cmp_sync_irq0/d_out2in<2>
                                                       cmp_sync_irq0/in_ext
    SLICE_X90Y118.BX     net (fanout=2)        0.293   cmp_sync_irq0/in_ext
    SLICE_X90Y118.CLK    Tckdi       (-Th)    -0.041   cmp_sync_irq0/d_in2out<2>
                                                       cmp_sync_irq0/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.275ns logic, 0.293ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (SLICE_X40Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_gray_2 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y137.BQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_gray_2
    SLICE_X40Y118.BX     net (fanout=2)        1.000   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<2>
    SLICE_X40Y118.CLK    Tdh         (-Th)     0.080   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.118ns logic, 1.000ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.761ns.
--------------------------------------------------------------------------------

Paths for end point cmp_sync_irq1/d_out2in_2 (SLICE_X79Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_sync_irq1/d_out2in_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_sync_irq1/d_out2in_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.BQ     Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X57Y103.D4     net (fanout=89)       0.253   rst_n_sys
    SLICE_X57Y103.D      Tilo                  0.259   rst_n_sys
                                                       rst_n_sys_inv1_INV_0
    SLICE_X79Y62.SR      net (fanout=128)      4.545   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv
    SLICE_X79Y62.CLK     Trck                  0.313   cmp_sync_irq1/d_out2in<2>
                                                       cmp_sync_irq1/d_out2in_2
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (0.963ns logic, 4.798ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_sync_irq1/d_out2in_1 (SLICE_X79Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_sync_irq1/d_out2in_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_sync_irq1/d_out2in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.BQ     Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X57Y103.D4     net (fanout=89)       0.253   rst_n_sys
    SLICE_X57Y103.D      Tilo                  0.259   rst_n_sys
                                                       rst_n_sys_inv1_INV_0
    SLICE_X79Y62.SR      net (fanout=128)      4.545   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv
    SLICE_X79Y62.CLK     Trck                  0.289   cmp_sync_irq1/d_out2in<2>
                                                       cmp_sync_irq1/d_out2in_1
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (0.939ns logic, 4.798ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_sync_irq1/d_out2in_0 (SLICE_X79Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_sync_irq1/d_out2in_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_sync_irq1/d_out2in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.BQ     Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X57Y103.D4     net (fanout=89)       0.253   rst_n_sys
    SLICE_X57Y103.D      Tilo                  0.259   rst_n_sys
                                                       rst_n_sys_inv1_INV_0
    SLICE_X79Y62.SR      net (fanout=128)      4.545   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv
    SLICE_X79Y62.CLK     Trck                  0.269   cmp_sync_irq1/d_out2in<2>
                                                       cmp_sync_irq1/d_out2in_0
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (0.919ns logic, 4.798ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_sync_irq1/d_out2in_0 (SLICE_X79Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_sync_irq1/out_ext (FF)
  Destination:          cmp_sync_irq1/d_out2in_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_sync_irq1/out_ext to cmp_sync_irq1/d_out2in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y64.AQ      Tcko                  0.234   cmp_sync_irq1/out_ext
                                                       cmp_sync_irq1/out_ext
    SLICE_X79Y62.BX      net (fanout=2)        0.330   cmp_sync_irq1/out_ext
    SLICE_X79Y62.CLK     Tckdi       (-Th)    -0.059   cmp_sync_irq1/d_out2in<2>
                                                       cmp_sync_irq1/d_out2in_0
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.293ns logic, 0.330ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------

Paths for end point cmp_sync_irq0/d_out2in_0 (SLICE_X90Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_sync_irq0/out_ext (FF)
  Destination:          cmp_sync_irq0/d_out2in_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_sync_irq0/out_ext to cmp_sync_irq0/d_out2in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y116.AQ     Tcko                  0.234   cmp_sync_irq0/q_p_o
                                                       cmp_sync_irq0/out_ext
    SLICE_X90Y119.BX     net (fanout=2)        0.416   cmp_sync_irq0/out_ext
    SLICE_X90Y119.CLK    Tckdi       (-Th)    -0.041   cmp_sync_irq0/d_out2in<2>
                                                       cmp_sync_irq0/d_out2in_0
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.275ns logic, 0.416ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X40Y128.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y129.BQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X40Y128.CI     net (fanout=2)        0.615   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X40Y128.CLK    Tdh         (-Th)    -0.050   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.248ns logic, 0.615ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock4 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "clk_20m_vcxo_i" 200 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.246ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (SLICE_X63Y146.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    191.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.BQ     Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X71Y79.B4      net (fanout=89)       2.694   rst_n_sys
    SLICE_X71Y79.BMUX    Tilo                  0.313   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X63Y146.SR     net (fanout=1)        4.544   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X63Y146.CLK    Trck                  0.304   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      8.246ns (1.008ns logic, 7.238ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    193.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y88.AQ      Tcko                  0.391   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X71Y79.B3      net (fanout=2)        1.104   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X71Y79.BMUX    Tilo                  0.313   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X63Y146.SR     net (fanout=1)        4.544   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X63Y146.CLK    Trck                  0.304   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (1.008ns logic, 5.648ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X63Y146.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    191.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      8.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.BQ     Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X71Y79.B4      net (fanout=89)       2.694   rst_n_sys
    SLICE_X71Y79.BMUX    Tilo                  0.313   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X63Y146.SR     net (fanout=1)        4.544   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X63Y146.CLK    Trck                  0.302   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      8.244ns (1.006ns logic, 7.238ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    193.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y88.AQ      Tcko                  0.391   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X71Y79.B3      net (fanout=2)        1.104   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X71Y79.BMUX    Tilo                  0.313   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X63Y146.SR     net (fanout=1)        4.544   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X63Y146.CLK    Trck                  0.302   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (1.006ns logic, 5.648ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X71Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    196.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.BQ     Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X71Y79.B4      net (fanout=89)       2.694   rst_n_sys
    SLICE_X71Y79.B       Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X71Y79.SR      net (fanout=1)        0.302   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X71Y79.CLK     Trck                  0.304   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (0.954ns logic, 2.996ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    198.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y79.AMUX    Tshcko                0.455   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X71Y79.B1      net (fanout=2)        0.617   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X71Y79.B       Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X71Y79.SR      net (fanout=1)        0.302   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X71Y79.CLK     Trck                  0.304   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (1.018ns logic, 0.919ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock4 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "clk_20m_vcxo_i" 200 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (SLICE_X71Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y79.AMUX    Tshcko                0.238   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X71Y79.B1      net (fanout=2)        0.365   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X71Y79.B       Tilo                  0.156   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X71Y79.SR      net (fanout=1)        0.157   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X71Y79.CLK     Tremck      (-Th)    -0.179   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.573ns logic, 0.522ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.BQ     Tcko                  0.198   rst_n_sys
                                                       rst_n_sys
    SLICE_X71Y79.B4      net (fanout=89)       1.612   rst_n_sys
    SLICE_X71Y79.B       Tilo                  0.156   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X71Y79.SR      net (fanout=1)        0.157   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X71Y79.CLK     Tremck      (-Th)    -0.179   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.533ns logic, 1.769ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X71Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.098ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y79.AMUX    Tshcko                0.238   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X71Y79.B1      net (fanout=2)        0.365   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X71Y79.B       Tilo                  0.156   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X71Y79.SR      net (fanout=1)        0.157   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X71Y79.CLK     Tremck      (-Th)    -0.182   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.576ns logic, 0.522ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X71Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.305ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.BQ     Tcko                  0.198   rst_n_sys
                                                       rst_n_sys
    SLICE_X71Y79.B4      net (fanout=89)       1.612   rst_n_sys
    SLICE_X71Y79.B       Tilo                  0.156   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X71Y79.SR      net (fanout=1)        0.157   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X71Y79.CLK     Tremck      (-Th)    -0.182   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.536ns logic, 1.769ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X63Y146.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y88.AQ      Tcko                  0.198   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X71Y79.B3      net (fanout=2)        0.625   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X71Y79.BMUX    Tilo                  0.203   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X63Y146.SR     net (fanout=1)        2.710   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X63Y146.CLK    Tremck      (-Th)    -0.179   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (0.580ns logic, 3.335ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X63Y146.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.BQ     Tcko                  0.198   rst_n_sys
                                                       rst_n_sys
    SLICE_X71Y79.B4      net (fanout=89)       1.612   rst_n_sys
    SLICE_X71Y79.BMUX    Tilo                  0.203   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X63Y146.SR     net (fanout=1)        2.710   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X63Y146.CLK    Tremck      (-Th)    -0.179   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (0.580ns logic, 4.322ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1303 paths analyzed, 495 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.101ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/pll_sdi_o (OLOGIC_X11Y175.D1), 213 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.791ns (Levels of Logic = 4)
  Clock Path Skew:      0.725ns (1.358 - 0.633)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y150.AMUX   Tshcko                0.488   cmp_tdc1_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc1_clks_rsts_mgment/dac_bit_index_1
    SLICE_X95Y150.A4     net (fanout=11)       1.041   cmp_tdc1_clks_rsts_mgment/dac_bit_index<1>
    SLICE_X95Y150.A      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/dac_word<3>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X88Y150.C2     net (fanout=1)        0.853   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X88Y150.C      Tilo                  0.205   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X61Y153.C5     net (fanout=1)        1.555   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X61Y153.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X61Y153.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X61Y153.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        3.860   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.791ns (2.273ns logic, 7.518ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_word_4 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.694ns (Levels of Logic = 4)
  Clock Path Skew:      0.727ns (1.358 - 0.631)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_word_4 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y150.AQ     Tcko                  0.447   cmp_tdc1_clks_rsts_mgment/dac_word<7>
                                                       cmp_tdc1_clks_rsts_mgment/dac_word_4
    SLICE_X95Y150.A1     net (fanout=1)        0.985   cmp_tdc1_clks_rsts_mgment/dac_word<4>
    SLICE_X95Y150.A      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/dac_word<3>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X88Y150.C2     net (fanout=1)        0.853   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X88Y150.C      Tilo                  0.205   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X61Y153.C5     net (fanout=1)        1.555   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X61Y153.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X61Y153.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X61Y153.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        3.860   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.694ns (2.232ns logic, 7.462ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.598ns (Levels of Logic = 4)
  Clock Path Skew:      0.725ns (1.358 - 0.633)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y150.AMUX   Tshcko                0.488   cmp_tdc1_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc1_clks_rsts_mgment/dac_bit_index_1
    SLICE_X84Y147.A3     net (fanout=11)       0.730   cmp_tdc1_clks_rsts_mgment/dac_bit_index<1>
    SLICE_X84Y147.A      Tilo                  0.203   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_11
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X88Y150.C1     net (fanout=1)        1.027   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X88Y150.C      Tilo                  0.205   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X61Y153.C5     net (fanout=1)        1.555   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X61Y153.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X61Y153.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X61Y153.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        3.860   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.598ns (2.217ns logic, 7.381ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/pll_sdi_o (OLOGIC_X28Y1.D1), 209 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/pll_byte_index_5 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.427ns (Levels of Logic = 5)
  Clock Path Skew:      0.534ns (1.172 - 0.638)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/pll_byte_index_5 to cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y36.CQ      Tcko                  0.391   cmp_tdc2_clks_rsts_mgment/pll_byte_index<6>
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_5
    SLICE_X86Y24.A3      net (fanout=25)       2.584   cmp_tdc2_clks_rsts_mgment/pll_byte_index<5>
    SLICE_X86Y24.A       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n051551
    SLICE_X86Y24.B5      net (fanout=1)        0.358   cmp_tdc2_clks_rsts_mgment_Mram__n051551
    SLICE_X86Y24.B       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n051552
    SLICE_X86Y24.D1      net (fanout=1)        0.443   cmp_tdc2_clks_rsts_mgment/_n0515<12>
    SLICE_X86Y24.D       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_word_being_sent<5>11
    SLICE_X84Y24.C5      net (fanout=1)        0.371   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
    SLICE_X84Y24.CMUX    Tilo                  0.361   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_6
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X82Y24.D4      net (fanout=1)        0.443   cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X82Y24.D       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X28Y1.D1      net (fanout=1)        2.853   cmp_tdc2_clks_rsts_mgment/bit_being_sent
    OLOGIC_X28Y1.CLK0    Todck                 0.803   cmp_tdc2_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.427ns (2.375ns logic, 7.052ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/pll_byte_index_5 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.018ns (Levels of Logic = 4)
  Clock Path Skew:      0.534ns (1.172 - 0.638)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/pll_byte_index_5 to cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y36.CQ      Tcko                  0.391   cmp_tdc2_clks_rsts_mgment/pll_byte_index<6>
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_5
    SLICE_X86Y24.B1      net (fanout=25)       2.738   cmp_tdc2_clks_rsts_mgment/pll_byte_index<5>
    SLICE_X86Y24.B       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n051552
    SLICE_X86Y24.D1      net (fanout=1)        0.443   cmp_tdc2_clks_rsts_mgment/_n0515<12>
    SLICE_X86Y24.D       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_word_being_sent<5>11
    SLICE_X84Y24.C5      net (fanout=1)        0.371   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
    SLICE_X84Y24.CMUX    Tilo                  0.361   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_6
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X82Y24.D4      net (fanout=1)        0.443   cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X82Y24.D       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X28Y1.D1      net (fanout=1)        2.853   cmp_tdc2_clks_rsts_mgment/bit_being_sent
    OLOGIC_X28Y1.CLK0    Todck                 0.803   cmp_tdc2_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.018ns (2.170ns logic, 6.848ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/pll_byte_index_0 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.014ns (Levels of Logic = 5)
  Clock Path Skew:      0.534ns (1.172 - 0.638)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/pll_byte_index_0 to cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y36.AQ      Tcko                  0.447   cmp_tdc2_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_0
    SLICE_X86Y24.A1      net (fanout=20)       2.115   cmp_tdc2_clks_rsts_mgment/pll_byte_index<0>
    SLICE_X86Y24.A       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n051551
    SLICE_X86Y24.B5      net (fanout=1)        0.358   cmp_tdc2_clks_rsts_mgment_Mram__n051551
    SLICE_X86Y24.B       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n051552
    SLICE_X86Y24.D1      net (fanout=1)        0.443   cmp_tdc2_clks_rsts_mgment/_n0515<12>
    SLICE_X86Y24.D       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_word_being_sent<5>11
    SLICE_X84Y24.C5      net (fanout=1)        0.371   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<5>
    SLICE_X84Y24.CMUX    Tilo                  0.361   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_6
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X82Y24.D4      net (fanout=1)        0.443   cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X82Y24.D       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X28Y1.D1      net (fanout=1)        2.853   cmp_tdc2_clks_rsts_mgment/bit_being_sent
    OLOGIC_X28Y1.CLK0    Todck                 0.803   cmp_tdc2_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.014ns (2.431ns logic, 6.583ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/pll_status_synch_0 (ILOGIC_X34Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     41.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_status_synch_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.468ns (1.185 - 0.717)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc2_clks_rsts_mgment/pll_status_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y79.BQ      Tcko                  0.391   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    ILOGIC_X34Y2.SR      net (fanout=22)       7.798   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
    ILOGIC_X34Y2.CLK0    Tisrck                0.734   tdc2_pll_status_i_IBUF
                                                       cmp_tdc2_clks_rsts_mgment/pll_status_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      8.923ns (1.125ns logic, 7.798ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst (SLICE_X63Y145.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc1_clks_rsts_mgment/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y146.BQ     Tcko                  0.198   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    SLICE_X63Y145.SR     net (fanout=22)       0.145   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X63Y145.CLK    Tcksr       (-Th)    -0.049   cmp_tdc1_clks_rsts_mgment/rst
                                                       cmp_tdc1_clks_rsts_mgment/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.247ns logic, 0.145ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/pll_byte_index_3 (SLICE_X72Y36.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/pll_byte_index_6 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_byte_index_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/pll_byte_index_6 to cmp_tdc2_clks_rsts_mgment/pll_byte_index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y36.DQ      Tcko                  0.198   cmp_tdc2_clks_rsts_mgment/pll_byte_index<6>
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_6
    SLICE_X72Y36.C6      net (fanout=24)       0.038   cmp_tdc2_clks_rsts_mgment/pll_byte_index<6>
    SLICE_X72Y36.CLK     Tah         (-Th)    -0.197   cmp_tdc2_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc2_clks_rsts_mgment/Mcount_pll_byte_index_xor<3>11
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_3
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.395ns logic, 0.038ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/pll_byte_index_6 (SLICE_X73Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/pll_byte_index_6 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_byte_index_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/pll_byte_index_6 to cmp_tdc2_clks_rsts_mgment/pll_byte_index_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y36.DQ      Tcko                  0.198   cmp_tdc2_clks_rsts_mgment/pll_byte_index<6>
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_6
    SLICE_X73Y36.D6      net (fanout=24)       0.038   cmp_tdc2_clks_rsts_mgment/pll_byte_index<6>
    SLICE_X73Y36.CLK     Tah         (-Th)    -0.215   cmp_tdc2_clks_rsts_mgment/pll_byte_index<6>
                                                       cmp_tdc2_clks_rsts_mgment/Mcount_pll_byte_index_xor<6>1
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_6
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_20m_vcxo_buf_BUFG/I0
  Logical resource: clk_20m_vcxo_buf_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc1_clks_rsts_mgment/pll_cs_n_o/CLK0
  Logical resource: cmp_tdc1_clks_rsts_mgment/pll_cs_n_o/CK0
  Location pin: OLOGIC_X12Y175.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o/CLK0
  Logical resource: cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o/CK0
  Location pin: OLOGIC_X13Y174.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y84.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y84.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 542451 paths analyzed, 8690 endpoints analyzed, 6 failing endpoints
 6 timing errors detected. (6 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.309ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y84.DIA10), 26038 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.057ns (Levels of Logic = 9)
  Clock Path Skew:      -0.217ns (0.690 - 0.907)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.BQ     Tcko                  0.408   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1
    SLICE_X58Y166.B4     net (fanout=5)        0.732   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
    SLICE_X58Y166.BMUX   Tilo                  0.251   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.C4     net (fanout=2)        0.541   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>2
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X58Y167.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X58Y167.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X58Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X58Y168.BQ     Tito_logic            0.664   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>_rt
    SLICE_X60Y164.B4     net (fanout=1)        0.678   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>
    SLICE_X60Y164.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<9>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X56Y162.B6     net (fanout=2)        0.745   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X56Y162.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.DMUX   Tcind                 0.302   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y84.DIA10   net (fanout=1)        1.843   cmp_tdc1/tdc_core/circ_buff_class_data_wr<61>
    RAMB16_X3Y84.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.057ns (3.424ns logic, 4.633ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.057ns (Levels of Logic = 9)
  Clock Path Skew:      -0.217ns (0.690 - 0.907)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.BQ     Tcko                  0.408   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1
    SLICE_X58Y166.B4     net (fanout=5)        0.732   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
    SLICE_X58Y166.BMUX   Tilo                  0.251   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.C4     net (fanout=2)        0.541   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>2
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X58Y167.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X58Y167.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X58Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X58Y168.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X58Y169.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X58Y169.BQ     Tito_logic            0.664   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>_rt
    SLICE_X60Y165.B4     net (fanout=1)        0.678   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>
    SLICE_X60Y165.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<13>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X56Y162.B6     net (fanout=2)        0.745   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X56Y162.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.DMUX   Tcind                 0.302   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y84.DIA10   net (fanout=1)        1.843   cmp_tdc1/tdc_core/circ_buff_class_data_wr<61>
    RAMB16_X3Y84.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.057ns (3.424ns logic, 4.633ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.057ns (Levels of Logic = 9)
  Clock Path Skew:      -0.217ns (0.690 - 0.907)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.BQ     Tcko                  0.408   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1
    SLICE_X58Y166.B4     net (fanout=5)        0.732   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
    SLICE_X58Y166.BMUX   Tilo                  0.251   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.C4     net (fanout=2)        0.541   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>2
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X58Y167.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X58Y167.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X58Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X58Y168.BQ     Tito_logic            0.664   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>_rt
    SLICE_X60Y164.B4     net (fanout=1)        0.678   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>
    SLICE_X60Y164.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<9>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X56Y161.B6     net (fanout=2)        0.745   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<19>
    SLICE_X56Y161.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<19>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X56Y162.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X56Y162.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.DMUX   Tcind                 0.302   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y84.DIA10   net (fanout=1)        1.843   cmp_tdc1/tdc_core/circ_buff_class_data_wr<61>
    RAMB16_X3Y84.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.057ns (3.424ns logic, 4.633ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y84.DIA8), 19952 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.056ns (Levels of Logic = 9)
  Clock Path Skew:      -0.217ns (0.690 - 0.907)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.BQ     Tcko                  0.408   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1
    SLICE_X58Y166.B4     net (fanout=5)        0.732   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
    SLICE_X58Y166.BMUX   Tilo                  0.251   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.C4     net (fanout=2)        0.541   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>2
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X58Y167.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X58Y167.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X58Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X58Y168.BQ     Tito_logic            0.664   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>_rt
    SLICE_X60Y164.B4     net (fanout=1)        0.678   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>
    SLICE_X60Y164.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<9>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X56Y162.B6     net (fanout=2)        0.745   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X56Y162.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y84.DIA8    net (fanout=1)        1.852   cmp_tdc1/tdc_core/circ_buff_class_data_wr<59>
    RAMB16_X3Y84.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.056ns (3.414ns logic, 4.642ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.056ns (Levels of Logic = 9)
  Clock Path Skew:      -0.217ns (0.690 - 0.907)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.BQ     Tcko                  0.408   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1
    SLICE_X58Y166.B4     net (fanout=5)        0.732   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
    SLICE_X58Y166.BMUX   Tilo                  0.251   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.C4     net (fanout=2)        0.541   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>2
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X58Y167.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X58Y167.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X58Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X58Y168.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X58Y169.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X58Y169.BQ     Tito_logic            0.664   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>_rt
    SLICE_X60Y165.B4     net (fanout=1)        0.678   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>
    SLICE_X60Y165.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<13>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X56Y162.B6     net (fanout=2)        0.745   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X56Y162.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y84.DIA8    net (fanout=1)        1.852   cmp_tdc1/tdc_core/circ_buff_class_data_wr<59>
    RAMB16_X3Y84.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.056ns (3.414ns logic, 4.642ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.056ns (Levels of Logic = 9)
  Clock Path Skew:      -0.217ns (0.690 - 0.907)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.BQ     Tcko                  0.408   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1
    SLICE_X58Y166.B4     net (fanout=5)        0.732   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
    SLICE_X58Y166.BMUX   Tilo                  0.251   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.C4     net (fanout=2)        0.541   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>2
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X58Y167.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X58Y167.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X58Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X58Y168.BQ     Tito_logic            0.664   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>_rt
    SLICE_X60Y164.B4     net (fanout=1)        0.678   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>
    SLICE_X60Y164.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<9>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X56Y161.B6     net (fanout=2)        0.745   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<19>
    SLICE_X56Y161.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<19>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X56Y162.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X56Y162.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y84.DIA8    net (fanout=1)        1.852   cmp_tdc1/tdc_core/circ_buff_class_data_wr<59>
    RAMB16_X3Y84.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.056ns (3.414ns logic, 4.642ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y84.DIA9), 22860 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.025ns (Levels of Logic = 9)
  Clock Path Skew:      -0.217ns (0.690 - 0.907)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.BQ     Tcko                  0.408   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1
    SLICE_X58Y166.B4     net (fanout=5)        0.732   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
    SLICE_X58Y166.BMUX   Tilo                  0.251   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.C4     net (fanout=2)        0.541   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>2
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X58Y167.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X58Y167.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X58Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X58Y168.BQ     Tito_logic            0.664   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>_rt
    SLICE_X60Y164.B4     net (fanout=1)        0.678   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>
    SLICE_X60Y164.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<9>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X56Y162.B6     net (fanout=2)        0.745   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X56Y162.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CMUX   Tcinc                 0.261   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y84.DIA9    net (fanout=1)        1.852   cmp_tdc1/tdc_core/circ_buff_class_data_wr<60>
    RAMB16_X3Y84.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.025ns (3.383ns logic, 4.642ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.025ns (Levels of Logic = 9)
  Clock Path Skew:      -0.217ns (0.690 - 0.907)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.BQ     Tcko                  0.408   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1
    SLICE_X58Y166.B4     net (fanout=5)        0.732   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
    SLICE_X58Y166.BMUX   Tilo                  0.251   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.C4     net (fanout=2)        0.541   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>2
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X58Y167.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X58Y167.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X58Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X58Y168.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X58Y169.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X58Y169.BQ     Tito_logic            0.664   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>_rt
    SLICE_X60Y165.B4     net (fanout=1)        0.678   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>
    SLICE_X60Y165.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<13>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X60Y166.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X56Y162.B6     net (fanout=2)        0.745   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X56Y162.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CMUX   Tcinc                 0.261   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y84.DIA9    net (fanout=1)        1.852   cmp_tdc1/tdc_core/circ_buff_class_data_wr<60>
    RAMB16_X3Y84.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.025ns (3.383ns logic, 4.642ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.025ns (Levels of Logic = 9)
  Clock Path Skew:      -0.217ns (0.690 - 0.907)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y165.BQ     Tcko                  0.408   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_1
    SLICE_X58Y166.B4     net (fanout=5)        0.732   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<1>
    SLICE_X58Y166.BMUX   Tilo                  0.251   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.C4     net (fanout=2)        0.541   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd1
    SLICE_X58Y166.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>2
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X58Y167.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X58Y167.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X58Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X58Y168.BQ     Tito_logic            0.664   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>_rt
    SLICE_X60Y164.B4     net (fanout=1)        0.678   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>
    SLICE_X60Y164.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<9>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X60Y165.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X56Y161.B6     net (fanout=2)        0.745   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<19>
    SLICE_X56Y161.COUT   Topcyb                0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<19>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X56Y162.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X56Y162.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X56Y163.CMUX   Tcinc                 0.261   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y84.DIA9    net (fanout=1)        1.852   cmp_tdc1/tdc_core/circ_buff_class_data_wr<60>
    RAMB16_X3Y84.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.025ns (3.383ns logic, 4.642ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_sync_irq1/d_out2in_2 (SLICE_X79Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_sync_irq1/d_out2in_1 (FF)
  Destination:          cmp_sync_irq1/d_out2in_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_sync_irq1/d_out2in_1 to cmp_sync_irq1/d_out2in_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.CQ      Tcko                  0.198   cmp_sync_irq1/d_out2in<2>
                                                       cmp_sync_irq1/d_out2in_1
    SLICE_X79Y62.DX      net (fanout=1)        0.136   cmp_sync_irq1/d_out2in<1>
    SLICE_X79Y62.CLK     Tckdi       (-Th)    -0.059   cmp_sync_irq1/d_out2in<2>
                                                       cmp_sync_irq1/d_out2in_2
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0 (SLICE_X86Y146.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_1 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_1 to cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y146.BQ     Tcko                  0.200   cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_1
    SLICE_X86Y146.B5     net (fanout=2)        0.076   cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
    SLICE_X86Y146.CLK    Tah         (-Th)    -0.121   cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0_glue_set
                                                       cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y82.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp_9 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.071 - 0.068)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp_9 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y164.BQ     Tcko                  0.198   cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp_9
    RAMB16_X3Y82.DIA0    net (fanout=2)        0.265   cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp<9>
    RAMB16_X3Y82.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.145ns logic, 0.265ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y84.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y84.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y12.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X5Y12.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y14.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 542446 paths analyzed, 8662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.757ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X5Y12.WEB3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAM)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (0.694 - 0.901)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y14.DOADO1   Trcko_DOA             1.850   cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
                                                       cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    SLICE_X88Y28.B4      net (fanout=30)       2.982   tdc2_slave_in_we
    SLICE_X88Y28.BMUX    Tilo                  0.251   cmp_tdc2/cnx_master_out[3]_we
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[4]_we1
    RAMB16_X5Y12.WEB3    net (fanout=16)       2.132   cmp_tdc2/cnx_master_out[4]_we
    RAMB16_X5Y12.CLKB    Trcck_WEB             0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (2.401ns logic, 5.114ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_4 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.238 - 0.258)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_4 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y30.CQ      Tcko                  0.391   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<5>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_4
    SLICE_X88Y28.B3      net (fanout=59)       1.538   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<4>
    SLICE_X88Y28.BMUX    Tilo                  0.251   cmp_tdc2/cnx_master_out[3]_we
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[4]_we1
    RAMB16_X5Y12.WEB3    net (fanout=16)       2.132   cmp_tdc2/cnx_master_out[4]_we
    RAMB16_X5Y12.CLKB    Trcck_WEB             0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (0.942ns logic, 3.670ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X5Y14.ADDRB6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAM)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 1)
  Clock Path Skew:      -0.198ns (0.703 - 0.901)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y14.DOADO8   Trcko_DOA             1.850   cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
                                                       cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    SLICE_X91Y29.A5      net (fanout=7)        3.145   tdc2_slave_in_adr<6>
    SLICE_X91Y29.A       Tilo                  0.259   cmp_tdc2/tdc_core/data_formatting_block/previous_utc<27>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<6>1
    RAMB16_X5Y14.ADDRB6  net (fanout=4)        1.918   cmp_tdc2/cnx_master_out[4]_adr<6>
    RAMB16_X5Y14.CLKB    Trcck_ADDRB           0.350   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (2.459ns logic, 5.063ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_4 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.247 - 0.258)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_4 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y30.CQ      Tcko                  0.391   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<5>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_4
    SLICE_X91Y29.A3      net (fanout=59)       1.222   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<4>
    SLICE_X91Y29.A       Tilo                  0.259   cmp_tdc2/tdc_core/data_formatting_block/previous_utc<27>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<6>1
    RAMB16_X5Y14.ADDRB6  net (fanout=4)        1.918   cmp_tdc2/cnx_master_out[4]_adr<6>
    RAMB16_X5Y14.CLKB    Trcck_ADDRB           0.350   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.000ns logic, 3.140ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X5Y12.ADDRB6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAM)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.501ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (0.694 - 0.901)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y14.DOADO8   Trcko_DOA             1.850   cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
                                                       cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    SLICE_X91Y29.A5      net (fanout=7)        3.145   tdc2_slave_in_adr<6>
    SLICE_X91Y29.A       Tilo                  0.259   cmp_tdc2/tdc_core/data_formatting_block/previous_utc<27>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<6>1
    RAMB16_X5Y12.ADDRB6  net (fanout=4)        1.897   cmp_tdc2/cnx_master_out[4]_adr<6>
    RAMB16_X5Y12.CLKB    Trcck_ADDRB           0.350   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (2.459ns logic, 5.042ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_4 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.119ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.238 - 0.258)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_4 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y30.CQ      Tcko                  0.391   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<5>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_4
    SLICE_X91Y29.A3      net (fanout=59)       1.222   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<4>
    SLICE_X91Y29.A       Tilo                  0.259   cmp_tdc2/tdc_core/data_formatting_block/previous_utc<27>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<6>1
    RAMB16_X5Y12.ADDRB6  net (fanout=4)        1.897   cmp_tdc2/cnx_master_out[4]_adr<6>
    RAMB16_X5Y12.CLKB    Trcck_ADDRB           0.350   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (1.000ns logic, 3.119ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram (RAMB8_X3Y20.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/sfifo/w_idx_bnry_3 (FF)
  Destination:          cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/sfifo/w_idx_bnry_3 to cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X84Y41.DQ          Tcko                  0.234   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<3>
                                                           cmp_tdc2_clks_crossing/sfifo/w_idx_bnry_3
    RAMB8_X3Y20.ADDRAWRADDR8 net (fanout=4)        0.169   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<3>
    RAMB8_X3Y20.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram
                                                           cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.337ns (0.168ns logic, 0.169ns route)
                                                           (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram (RAMB8_X3Y20.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/sfifo/w_idx_bnry_2 (FF)
  Destination:          cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/sfifo/w_idx_bnry_2 to cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X84Y41.CQ          Tcko                  0.234   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<3>
                                                           cmp_tdc2_clks_crossing/sfifo/w_idx_bnry_2
    RAMB8_X3Y20.ADDRAWRADDR7 net (fanout=6)        0.177   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<2>
    RAMB8_X3Y20.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram
                                                           cmp_tdc2_clks_crossing/sfifo/ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.345ns (0.168ns logic, 0.177ns route)
                                                           (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1 (SLICE_X82Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2 to cmp_tdc2/tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y41.AQ      Tcko                  0.198   cmp_tdc2/tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2
                                                       cmp_tdc2/tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2
    SLICE_X82Y41.AX      net (fanout=1)        0.144   cmp_tdc2/tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2
    SLICE_X82Y41.CLK     Tckdi       (-Th)    -0.048   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_ack_o_pipe0
                                                       cmp_tdc2/tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y12.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X5Y12.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y14.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    9.101|         |         |         |
tdc1_125m_clk_n_i|    5.815|         |         |         |
tdc1_125m_clk_p_i|    5.815|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    5.761|         |         |         |
tdc1_125m_clk_n_i|    8.309|         |         |         |
tdc1_125m_clk_p_i|    8.309|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    5.761|         |         |         |
tdc1_125m_clk_n_i|    8.309|         |         |         |
tdc1_125m_clk_p_i|    8.309|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    7.757|         |         |         |
tdc2_125m_clk_p_i|    7.757|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    7.757|         |         |         |
tdc2_125m_clk_p_i|    7.757|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 6  Score: 1323  (Setup/Max: 1323, Hold: 0)

Constraints cover 1086239 paths, 0 nets, and 24036 connections

Design statistics:
   Minimum period:   9.101ns{1}   (Maximum frequency: 109.878MHz)
   Maximum path delay from/to any node:   8.246ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 06 19:46:21 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



