<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_clk_gen/bsg_dram_clk_gen.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// This is the toplevel module for the clock generator. The clock generator</span>
<a name="l-2"></a><span class="c1">// internally contains a bsg_tag node, a ring oscillator, and a clock</span>
<a name="l-3"></a><span class="c1">// downsampler as well as a external clock pass through. The ring oscillator</span>
<a name="l-4"></a><span class="c1">// also has its own bsg_tag node.</span>
<a name="l-5"></a>
<a name="l-6"></a><span class="c1">// To select between</span>
<a name="l-7"></a><span class="c1">// the ring oscillator, the downsampled ring oscillator and the external</span>
<a name="l-8"></a><span class="c1">// pass-through clock use the 2-bit select_i signal.</span>
<a name="l-9"></a><span class="c1">//</span>
<a name="l-10"></a><span class="c1">// Here are the two bsg_tag payloads for this module:</span>
<a name="l-11"></a><span class="c1">//</span>
<a name="l-12"></a><span class="c1">// 1. downsampler</span>
<a name="l-13"></a><span class="c1">//</span>
<a name="l-14"></a><span class="c1">// n..1: &lt;n-bit downsampler value&gt;</span>
<a name="l-15"></a><span class="c1">// 0..0: &lt;1-bit posedge reset value&gt;</span>
<a name="l-16"></a><span class="c1">//</span>
<a name="l-17"></a><span class="c1">// all 0&#39;s is the fastest setting, and sampling increases as the counter is incremented</span>
<a name="l-18"></a><span class="c1">//</span>
<a name="l-19"></a><span class="c1">// 2. oscillator</span>
<a name="l-20"></a><span class="c1">//</span>
<a name="l-21"></a><span class="c1">// 4+n .. 4: ADG ctrl - control speed of n ADG stages</span>
<a name="l-22"></a><span class="c1">//   3 .. 2: CDT ctrl - control speed of CDT stage</span>
<a name="l-23"></a><span class="c1">//   1 .. 0: FDT ctrl - control speed of FDT stage</span>
<a name="l-24"></a><span class="c1">//</span>
<a name="l-25"></a><span class="c1">// all 0&#39;s is the slowest setting, and delay decreases as you increment the counter</span>
<a name="l-26"></a><span class="c1">//</span>
<a name="l-27"></a><span class="c1">// 3. oscillator trigger (VERSION 2 only)</span>
<a name="l-28"></a><span class="c1">//  0: =1 allow oscillator control value into configuration registers of oscillator</span>
<a name="l-29"></a><span class="c1">//     =0 block oscillator control value into configuration registers of oscillators</span>
<a name="l-30"></a><span class="c1">//</span>
<a name="l-31"></a><span class="c1">// PREFERRED BOOTUP SEQUENCE (assuming the bypass external clock is not used)</span>
<a name="l-32"></a><span class="c1">//</span>
<a name="l-33"></a><span class="c1">// 1. reset the bsg_tag_master</span>
<a name="l-34"></a><span class="c1">//</span>
<a name="l-35"></a><span class="c1">//    a. reset the bsg_tag_master</span>
<a name="l-36"></a><span class="c1">//        - send a 1 on bsg_tag and then a stream of 0&#39;s to reset the bsg_tag_master</span>
<a name="l-37"></a><span class="c1">//        - check bsg_tag.vh for a macro that says how many 0&#39;s to send</span>
<a name="l-38"></a><span class="c1">//</span>
<a name="l-39"></a><span class="c1">//</span>
<a name="l-40"></a><span class="c1">// 2. foreach bsg_clk_gen</span>
<a name="l-41"></a><span class="c1">//    a. program the oscillator</span>
<a name="l-42"></a><span class="c1">//</span>
<a name="l-43"></a><span class="c1">//      1. (version 1) reset the oscillator&#39;s bsg_tag_client</span>
<a name="l-44"></a><span class="c1">//           - send a reset packet (data_not_reset) to the oscillator&#39;s bsg_tag_client using bsg_tag</span>
<a name="l-45"></a><span class="c1">//      1. (version 2) send a trigger packet with value 0 to the oscillator trigger&#39;s client bsg_tag</span>
<a name="l-46"></a><span class="c1">//      2. reset the oscillator&#39;s internal registers</span>
<a name="l-47"></a><span class="c1">//           - assert the async_osc_reset_i to force the oscillator&#39;s internal registers to its lowest frequency setting</span>
<a name="l-48"></a><span class="c1">//           - deassert the async_osc_reset_i, which will cause the oscillator to start oscillating</span>
<a name="l-49"></a><span class="c1">//      3. program the oscillator using bsg_tag</span>
<a name="l-50"></a><span class="c1">//           - send a data_not_reset packet with clock value to the oscillator client via bsg_tag</span>
<a name="l-51"></a><span class="c1">//           - (version 2) send a trigger packet with value 1 to the oscillator trigger client via bsg_tag</span>
<a name="l-52"></a><span class="c1">//           - (version 2) send a trigger packet with value 0 to the oscillator trigger client via bsg_tag</span>
<a name="l-53"></a><span class="c1">//    b. program the downsampler (should be done after step 2)</span>
<a name="l-54"></a><span class="c1">//</span>
<a name="l-55"></a><span class="c1">//      1. reset the downsampler&#39;s bsg_tag_client</span>
<a name="l-56"></a><span class="c1">//         - send a reset packet (data_not_reset) to the downsampler&#39;s bsg_tag_client using bsg_tag</span>
<a name="l-57"></a><span class="c1">//      2. reset and deactiveate the downsampler</span>
<a name="l-58"></a><span class="c1">//         - send a packet to the downsampler&#39;s bsg_tag_client with low bit set to 1</span>
<a name="l-59"></a><span class="c1">//      3. optionally, activate the downsampler</span>
<a name="l-60"></a><span class="c1">//         - send a packet to program the downsampler with a new value and set low bit to 0, ending reset</span>
<a name="l-61"></a><span class="c1">//</span>
<a name="l-62"></a><span class="c1">// 3. make use of the stable clocks</span>
<a name="l-63"></a><span class="c1">//</span>
<a name="l-64"></a><span class="c1">// DEADBUG MODE</span>
<a name="l-65"></a><span class="c1">//</span>
<a name="l-66"></a><span class="c1">// 1. Apply voltage to all voltage domains (I/O, Core, and possibly Clock)</span>
<a name="l-67"></a><span class="c1">//    - (Oscillator probably will be oscillating at a random frequency</span>
<a name="l-68"></a><span class="c1">// 2. Apply brief voltage to async_osc_reset_i</span>
<a name="l-69"></a><span class="c1">//    - (Oscillator will now be oscillating at lowest frequency</span>
<a name="l-70"></a><span class="c1">// 3. Should be able to probe pin to see something (maybe very noisy because not 50 ohm terminated)</span>
<a name="l-71"></a><span class="c1">//</span>
<a name="l-72"></a>
<a name="l-73"></a><span class="no">`include</span> <span class="s">&quot;bsg_clk_gen.vh&quot;</span>
<a name="l-74"></a><span class="kn">import</span> <span class="nn">bsg_tag_pkg::bsg_tag_s</span><span class="p">;</span>
<a name="l-75"></a><span class="k">module</span> <span class="n">bsg_dram_clk_gen</span> <span class="p">#</span>
<a name="l-76"></a>  <span class="p">(</span><span class="k">parameter</span> <span class="n">num_lines_p</span>        <span class="o">=</span> <span class="mi">1</span>
<a name="l-77"></a>  <span class="p">,</span><span class="k">parameter</span> <span class="n">downsample_width_p</span> <span class="o">=</span> <span class="mi">8</span>
<a name="l-78"></a>  <span class="p">,</span><span class="k">parameter</span> <span class="n">num_adgs_p</span>         <span class="o">=</span> <span class="mi">1</span>
<a name="l-79"></a>  <span class="p">,</span><span class="k">parameter</span> <span class="n">version_p</span>          <span class="o">=</span> <span class="mi">2</span><span class="p">)</span>      <span class="c1">// alternative, use version_p = 2</span>
<a name="l-80"></a>  <span class="p">(</span><span class="k">input</span>  <span class="n">bsg_tag_s</span>         <span class="n">bsg_osc_tag_i</span>
<a name="l-81"></a>  <span class="p">,</span><span class="k">input</span>  <span class="n">bsg_tag_s</span>         <span class="n">bsg_osc_trigger_tag_i</span> <span class="c1">// used only by version_p = 2</span>
<a name="l-82"></a>  <span class="p">,</span><span class="k">input</span>  <span class="n">bsg_tag_s</span>         <span class="n">bsg_ds_tag_i</span>
<a name="l-83"></a>
<a name="l-84"></a>  <span class="p">,</span><span class="k">input</span>                    <span class="n">async_osc_reset_i</span>
<a name="l-85"></a>
<a name="l-86"></a>  <span class="p">,</span><span class="k">output</span>                   <span class="n">osc_clk_o</span>
<a name="l-87"></a>  <span class="p">,</span><span class="k">output</span>                   <span class="n">div_clk_o</span>
<a name="l-88"></a>
<a name="l-89"></a>  <span class="p">,</span><span class="k">input</span>  <span class="p">[</span><span class="n">num_lines_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dly_clk_i</span>
<a name="l-90"></a>  <span class="p">,</span><span class="k">output</span> <span class="p">[</span><span class="n">num_lines_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dly_clk_o</span><span class="p">);</span>
<a name="l-91"></a>
<a name="l-92"></a>  <span class="k">genvar</span> <span class="n">i</span><span class="p">;</span>
<a name="l-93"></a>  <span class="k">localparam</span> <span class="n">debug_level_lp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-94"></a>
<a name="l-95"></a>
<a name="l-96"></a>  <span class="c1">// Clock Generator (CG) Instance</span>
<a name="l-97"></a>  <span class="c1">//</span>
<a name="l-98"></a>
<a name="l-99"></a><span class="c1">// if statement is nice but messes up naming in bsg_clk_gen_timing.tcl .. fix later</span>
<a name="l-100"></a><span class="c1">// maybe by adding unused input to bsg_clk_gen_osc</span>
<a name="l-101"></a><span class="cm">/*</span>
<a name="l-102"></a><span class="cm">  if (version_p == 1)</span>
<a name="l-103"></a><span class="cm">    begin: v1</span>
<a name="l-104"></a><span class="cm">       bsg_clk_gen_osc #(.num_adgs_p(num_adgs_p))  clk_gen_osc_inst</span>
<a name="l-105"></a><span class="cm">         (</span>
<a name="l-106"></a><span class="cm">          .bsg_tag_i          (bsg_osc_tag_i    )</span>
<a name="l-107"></a><span class="cm">          ,.async_reset_i     (async_osc_reset_i)</span>
<a name="l-108"></a><span class="cm">          ,.clk_o             (osc_clk_out      )</span>
<a name="l-109"></a><span class="cm">          );</span>
<a name="l-110"></a><span class="cm">    end</span>
<a name="l-111"></a><span class="cm">  else</span>
<a name="l-112"></a><span class="cm">    begin: v2</span>
<a name="l-113"></a><span class="cm"> */</span>
<a name="l-114"></a>  <span class="n">bsg_clk_gen_osc</span> <span class="p">#</span>
<a name="l-115"></a>    <span class="p">(.</span><span class="n">num_adgs_p</span>        <span class="p">(</span> <span class="n">num_adgs_p</span>            <span class="p">))</span>
<a name="l-116"></a>  <span class="n">clk_gen_osc_inst</span>
<a name="l-117"></a>    <span class="p">(.</span><span class="n">bsg_tag_i</span>         <span class="p">(</span> <span class="n">bsg_osc_tag_i</span>         <span class="p">)</span>
<a name="l-118"></a>    <span class="p">,.</span><span class="n">bsg_tag_trigger_i</span> <span class="p">(</span> <span class="n">bsg_osc_trigger_tag_i</span> <span class="p">)</span>
<a name="l-119"></a>    <span class="p">,.</span><span class="n">async_reset_i</span>     <span class="p">(</span> <span class="n">async_osc_reset_i</span>     <span class="p">)</span>
<a name="l-120"></a>    <span class="p">,.</span><span class="n">clk_o</span>             <span class="p">(</span> <span class="n">osc_clk_o</span>             <span class="p">));</span>
<a name="l-121"></a><span class="cm">/*    end */</span>
<a name="l-122"></a>
<a name="l-123"></a>  <span class="no">`declare_bsg_clk_gen_ds_tag_payload_s</span><span class="p">(</span><span class="n">downsample_width_p</span><span class="p">)</span>
<a name="l-124"></a>
<a name="l-125"></a>  <span class="n">bsg_clk_gen_ds_tag_payload_s</span> <span class="n">ds_tag_payload_r</span><span class="p">;</span>
<a name="l-126"></a>
<a name="l-127"></a>  <span class="kt">wire</span> <span class="n">ds_tag_payload_new_r</span><span class="p">;</span>
<a name="l-128"></a>
<a name="l-129"></a>  <span class="c1">// fixme: maybe wire up a default and deal with reset issue?</span>
<a name="l-130"></a>  <span class="c1">// downsampler bsg_tag interface</span>
<a name="l-131"></a>  <span class="n">bsg_tag_client</span> <span class="p">#</span>
<a name="l-132"></a>    <span class="p">(.</span><span class="n">width_p</span>       <span class="p">(</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">bsg_clk_gen_ds_tag_payload_s</span><span class="p">)</span> <span class="p">)</span>
<a name="l-133"></a>    <span class="p">,.</span><span class="n">default_p</span>     <span class="p">(</span> <span class="mi">0</span>                                   <span class="p">)</span>
<a name="l-134"></a>    <span class="p">,.</span><span class="n">harden_p</span>      <span class="p">(</span> <span class="mi">1</span>                                   <span class="p">))</span>
<a name="l-135"></a>  <span class="n">btc_ds</span>
<a name="l-136"></a>    <span class="p">(.</span><span class="n">bsg_tag_i</span><span class="p">(</span><span class="n">bsg_ds_tag_i</span><span class="p">)</span>
<a name="l-137"></a>    <span class="p">,.</span><span class="n">recv_clk_i</span>    <span class="p">(</span> <span class="n">osc_clk_o</span>            <span class="p">)</span>
<a name="l-138"></a>    <span class="p">,.</span><span class="n">recv_reset_i</span>  <span class="p">(</span> <span class="mb">1&#39;b0</span>                 <span class="p">)</span>   <span class="c1">// node must be programmed by bsg tag</span>
<a name="l-139"></a>    <span class="p">,.</span><span class="n">recv_new_r_o</span>  <span class="p">(</span> <span class="n">ds_tag_payload_new_r</span> <span class="p">)</span>   <span class="c1">// we don&#39;t require notification</span>
<a name="l-140"></a>    <span class="p">,.</span><span class="n">recv_data_r_o</span> <span class="p">(</span> <span class="n">ds_tag_payload_r</span>     <span class="p">));</span>
<a name="l-141"></a>
<a name="l-142"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">debug_level_lp</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
<a name="l-143"></a>  <span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">osc_clk_o</span><span class="p">)</span>
<a name="l-144"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">ds_tag_payload_new_r</span><span class="p">)</span>
<a name="l-145"></a>      <span class="p">$</span><span class="n">display</span><span class="p">(</span><span class="s">&quot;## bsg_clk_gen downsampler received configuration state: %b&quot;</span><span class="p">,</span><span class="n">ds_tag_payload_r</span><span class="p">);</span>
<a name="l-146"></a>
<a name="l-147"></a>  <span class="c1">// clock downsampler</span>
<a name="l-148"></a>  <span class="c1">//</span>
<a name="l-149"></a>  <span class="c1">// we allow the clock downsample reset to be accessed via bsg_tag; this way</span>
<a name="l-150"></a>  <span class="c1">// we can turn it off by holding reset high to save power.</span>
<a name="l-151"></a>  <span class="c1">//</span>
<a name="l-152"></a>
<a name="l-153"></a>  <span class="n">bsg_counter_clock_downsample</span> <span class="p">#</span>
<a name="l-154"></a>    <span class="p">(.</span><span class="n">width_p</span>  <span class="p">(</span> <span class="n">downsample_width_p</span>     <span class="p">)</span>
<a name="l-155"></a>    <span class="p">,.</span><span class="n">harden_p</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span>                      <span class="p">)</span>
<a name="l-156"></a>  <span class="n">clk_gen_ds_inst</span>
<a name="l-157"></a>    <span class="p">(.</span><span class="n">clk_i</span>    <span class="p">(</span> <span class="n">osc_clk_o</span>              <span class="p">)</span>
<a name="l-158"></a>    <span class="p">,.</span><span class="n">reset_i</span>  <span class="p">(</span> <span class="n">ds_tag_payload_r</span><span class="p">.</span><span class="n">reset</span> <span class="p">)</span>
<a name="l-159"></a>    <span class="p">,.</span><span class="n">val_i</span>    <span class="p">(</span> <span class="n">ds_tag_payload_r</span><span class="p">.</span><span class="n">val</span>   <span class="p">)</span>
<a name="l-160"></a>    <span class="p">,.</span><span class="n">clk_r_o</span>  <span class="p">(</span> <span class="n">div_clk_o</span>              <span class="p">));</span>
<a name="l-161"></a>
<a name="l-162"></a>  <span class="k">generate</span>
<a name="l-163"></a>    <span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="o">&lt;</span><span class="n">num_lines_p</span><span class="p">;</span><span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span><span class="n">dly_line</span>
<a name="l-164"></a>      <span class="n">bsg_dly_line</span> <span class="p">#</span>
<a name="l-165"></a>        <span class="p">(.</span><span class="n">num_adgs_p</span>        <span class="p">(</span> <span class="n">num_adgs_p</span>            <span class="p">))</span>
<a name="l-166"></a>      <span class="n">dly_line_inst</span>
<a name="l-167"></a>        <span class="p">(.</span><span class="n">bsg_tag_i</span>         <span class="p">(</span> <span class="n">bsg_osc_tag_i</span>         <span class="p">)</span>
<a name="l-168"></a>        <span class="p">,.</span><span class="n">bsg_tag_trigger_i</span> <span class="p">(</span> <span class="n">bsg_osc_trigger_tag_i</span> <span class="p">)</span>
<a name="l-169"></a>        <span class="p">,.</span><span class="n">async_reset_i</span>     <span class="p">(</span> <span class="n">async_osc_reset_i</span>     <span class="p">)</span>
<a name="l-170"></a>        <span class="p">,.</span><span class="n">clk_i</span>             <span class="p">(</span> <span class="n">dly_clk_i</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>          <span class="p">)</span>
<a name="l-171"></a>        <span class="p">,.</span><span class="n">clk_o</span>             <span class="p">(</span> <span class="n">dly_clk_o</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>          <span class="p">));</span>
<a name="l-172"></a>    <span class="k">end</span>
<a name="l-173"></a>  <span class="k">endgenerate</span>
<a name="l-174"></a>
<a name="l-175"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>