// Seed: 1263114021
module module_0 ();
  assign module_1.id_4 = "";
  wire id_2;
  assign module_2.id_7 = 0;
  initial assume (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  string id_4;
  module_0 modCall_1 ();
  assign id_4 = "";
  assign id_1 = 1'd0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_6;
  tri0  id_7;
  module_0 modCall_1 ();
  initial
    forever begin : LABEL_0
      id_7 = id_6 == id_4;
    end
endmodule
