# serbenas.github.Spartan6---DSP48A1
here is a RTL design in verilog for e DSP48A1 slice in Spartan FPGAs  and a test bench to check functionality :using stage by stage technique in top module
