// Seed: 276490030
module module_0;
  assign id_1 = (-1);
  wire id_3;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    input  uwire id_4,
    output uwire id_5,
    output tri   id_6
);
  id_8(
      .id_0((-1 ? -1 : 1 == id_3)), .id_1(""), .id_2(1), .id_3(-1), .id_4(1)
  );
  module_0 modCall_1 ();
  wire id_9, id_10;
endmodule
