Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 58 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PackFP'
  Processing 'FPnormalize_SIG_width28_0'
  Processing 'FPmul_stage4'
  Processing 'FPround_SIG_width28'
  Processing 'FPmul_stage3'
  Processing 'FPmul_stage2_mbe'
  Processing 'UnpackFP_0'
  Processing 'FPmul_stage1'
  Processing 'FPmul'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPnormalize_SIG_width28_1_DW01_add_0'
  Processing 'FPround_SIG_width28_DW01_inc_0'
  Processing 'FPnormalize_SIG_width28_0_DW01_add_0'
  Processing 'FPmul_stage2_mbe_DW01_add_0'
  Mapping 'FPmul_stage2_mbe_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 252 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
Information: The register 'I3/SIG_out_round_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:21    6613.3      1.72     139.3     172.7                          
    0:05:25    6614.9      1.72     139.2     172.7                          
    0:05:25    6614.9      1.72     139.2     172.7                          
    0:05:28    6609.8      1.72     139.2     157.6                          
    0:05:29    6609.8      1.72     139.2     157.6                          
    0:06:03    5498.2      1.75     134.1       0.0                          
    0:06:16    5495.8      1.68     131.5       0.0                          
    0:06:18    5497.2      1.66     130.7       0.0                          
    0:06:21    5499.0      1.64     130.5       0.0                          
    0:06:24    5498.8      1.64     130.5       0.0                          
    0:06:26    5498.8      1.63     130.4       0.0                          
    0:06:28    5500.6      1.63     130.3       0.0                          
    0:06:30    5500.9      1.62     130.3       0.0                          
    0:06:32    5502.5      1.62     130.3       0.0                          
    0:06:32    5502.5      1.62     130.3       0.0                          
    0:06:32    5502.5      1.62     130.3       0.0                          
    0:06:33    5502.5      1.62     130.3       0.0                          
    0:06:33    5502.5      1.62     130.3       0.0                          
    0:06:33    5502.5      1.62     130.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:33    5502.5      1.62     130.3       0.0                          
    0:06:38    5506.5      1.61     130.1       0.0 I2/SIG_in_REG_reg[25]/D  
    0:06:43    5516.8      1.60     129.9       0.0 I2/SIG_in_REG_reg[25]/D  
    0:06:48    5518.2      1.60     129.8       0.0 I2/SIG_in_REG_reg[21]/D  
    0:06:54    5524.8      1.59     129.7       0.0 I2/SIG_in_REG_reg[21]/D  
    0:06:58    5535.2      1.59     129.6       0.0 I2/SIG_in_REG_reg[21]/D  
    0:07:03    5537.9      1.59     129.6       0.0 I2/SIG_in_REG_reg[21]/D  
    0:07:08    5538.1      1.58     129.4       0.0 I2/SIG_in_REG_reg[21]/D  
    0:07:13    5538.9      1.58     129.4       0.0 I2/SIG_in_REG_reg[25]/D  
    0:07:18    5540.2      1.58     129.3       0.0 I2/SIG_in_REG_reg[21]/D  
    0:07:23    5540.5      1.57     129.2       0.0 I2/SIG_in_REG_reg[25]/D  
    0:07:26    5543.2      1.57     129.1       0.0 I2/SIG_in_REG_reg[21]/D  
    0:07:31    5542.9      1.56     128.9       0.0 I2/SIG_in_REG_reg[25]/D  
    0:07:37    5543.2      1.56     128.8       0.0 I2/SIG_in_REG_reg[21]/D  
    0:07:43    5543.7      1.55     128.6       0.0 I2/SIG_in_REG_reg[21]/D  
    0:07:49    5543.2      1.55     128.5       0.0 I2/SIG_in_REG_reg[21]/D  
    0:07:54    5546.4      1.54     128.4       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:00    5550.1      1.54     128.4       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:04    5554.9      1.54     128.4       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:10    5557.5      1.53     128.4       0.0 I2/SIG_in_REG_reg[25]/D  
    0:08:14    5562.9      1.53     128.3       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:19    5567.4      1.53     128.2       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:24    5566.6      1.53     128.1       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:29    5567.4      1.53     128.1       0.0 I2/SIG_in_REG_reg[25]/D  
    0:08:35    5568.7      1.52     128.0       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:43    5570.3      1.52     128.0       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:45    5572.7      1.52     127.9       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:50    5573.0      1.52     127.9       0.0 I2/SIG_in_REG_reg[21]/D  
    0:08:57    5570.0      1.51     127.8       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:02    5570.0      1.51     127.8       0.0 I2/SIG_in_REG_reg[25]/D  
    0:09:06    5573.0      1.51     127.8       0.0 I2/SIG_in_REG_reg[25]/D  
    0:09:10    5573.8      1.51     127.8       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:14    5579.9      1.50     127.8       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:19    5581.2      1.50     127.8       0.0 I2/SIG_in_REG_reg[25]/D  
    0:09:23    5584.9      1.50     127.8       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:26    5590.5      1.50     127.8       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:32    5593.2      1.50     127.7       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:38    5594.5      1.50     127.7       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:42    5602.8      1.50     127.7       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:46    5605.9      1.50     127.7       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:50    5605.9      1.49     127.6       0.0 I2/SIG_in_REG_reg[21]/D  
    0:09:54    5609.1      1.49     127.6       0.0 I2/SIG_in_REG_reg[25]/D  
    0:09:58    5612.1      1.49     127.7       0.0 I2/SIG_in_REG_reg[25]/D  
    0:10:08    5615.3      1.49     127.6       0.0 I2/SIG_in_REG_reg[25]/D  
    0:10:12    5615.3      1.49     127.6       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:15    5615.0      1.49     127.6       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:20    5624.3      1.49     127.6       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:24    5627.2      1.49     127.6       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:28    5628.0      1.49     127.6       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:31    5630.2      1.49     127.6       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:35    5629.1      1.49     127.5       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:40    5630.7      1.48     127.5       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:44    5636.5      1.48     127.5       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:50    5640.0      1.48     127.5       0.0 I2/SIG_in_REG_reg[24]/D  
    0:10:55    5642.7      1.48     127.5       0.0 I2/SIG_in_REG_reg[24]/D  
    0:11:04    5647.7      1.48     127.5       0.0 I2/SIG_in_REG_reg[24]/D  
    0:11:16    5647.7      1.48     127.5       0.0                          
    0:11:28    5649.3      1.48     127.5       0.0                          
    0:11:35    5653.0      1.48     127.5       0.0 I2/SIG_in_REG_reg[22]/D  
    0:11:40    5653.8      1.48     127.5       0.0 I2/SIG_in_REG_reg[22]/D  
    0:11:44    5654.6      1.48     127.5       0.0 I2/SIG_in_REG_reg[22]/D  
    0:11:48    5653.6      1.48     127.5       0.0 I2/SIG_in_REG_reg[22]/D  
    0:12:00    5654.4      1.48     127.5       0.0                          
    0:12:03    5653.6      1.48     127.5       0.0                          
    0:12:06    5654.1      1.48     127.5       0.0                          
    0:12:11    5655.2      1.48     127.4       0.0                          
    0:12:14    5657.0      1.48     127.4       0.0                          
    0:12:17    5658.6      1.48     127.4       0.0                          
    0:12:23    5661.3      1.48     127.3       0.0                          
    0:12:25    5662.3      1.48     127.4       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:12:25    5662.3      1.48     127.4       0.0                          
    0:12:25    5662.3      1.48     127.4       0.0                          
    0:12:33    5648.0      1.48     127.4       0.0                          
    0:12:35    5644.3      1.48     127.4       0.0                          
    0:12:36    5642.4      1.48     127.4       0.0                          
    0:12:37    5641.3      1.48     127.4       0.0                          
    0:12:37    5640.8      1.48     127.4       0.0                          
    0:12:37    5640.8      1.48     127.4       0.0                          
    0:12:38    5640.8      1.48     127.4       0.0                          
    0:12:40    5637.1      1.48     127.4       0.0                          
    0:12:40    5637.1      1.48     127.4       0.0                          
    0:12:40    5637.1      1.48     127.4       0.0                          
    0:12:40    5637.1      1.48     127.4       0.0                          
    0:12:40    5637.1      1.48     127.4       0.0                          
    0:12:40    5637.1      1.48     127.4       0.0                          
    0:12:46    5640.3      1.48     127.4       0.0 I2/SIG_in_REG_reg[22]/D  
    0:12:57    5640.0      1.48     127.4       0.0                          
    0:13:09    5636.0      1.48     127.4       0.0                          
    0:13:12    5638.7      1.48     127.3       0.0                          
    0:13:19    5639.7      1.48     127.3       0.0                          
    0:13:23    5639.5      1.48     127.3       0.0                          
    0:13:26    5640.8      1.48     127.3       0.0                          
    0:13:29    5640.8      1.48     127.3       0.0 I2/SIG_in_REG_reg[25]/D  
    0:13:33    5641.1      1.48     127.3       0.0 I2/SIG_in_REG_reg[25]/D  
    0:13:41    5640.5      1.48     127.2       0.0 I2/SIG_in_REG_reg[26]/D  
    0:13:47    5639.2      1.48     127.1       0.0 I2/SIG_in_REG_reg[24]/D  
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
