0.6
2019.1
May 24 2019
15:06:07
C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sim_1/new/CPU_tb.v,1590498991,verilog,,,,CPU_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/ip/mem/sim/mem.v,1590573328,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/ALU.v,,mem,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/ALU.v,1589678532,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/CPU.v,,alu,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/CPU.v,1590586916,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/mux4.v,,CPU,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/mux4.v,1590491293,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/reg_file.v,,mux2;mux4,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/reg_file.v,1590582991,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/register.v,,reg_file,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/register.v,1590493515,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sim_1/new/CPU_tb.v,,register,,,,,,,,
