// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "11/23/2019 15:14:19"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TFT_display_top (
	clk_50m,
	rst_n,
	tft_rgb,
	tft_vsync,
	tft_hsync,
	tft_clk,
	tft_de,
	tft_pwm,
	tft_blank_n);
input 	clk_50m;
input 	rst_n;
output 	[15:0] tft_rgb;
output 	tft_vsync;
output 	tft_hsync;
output 	tft_clk;
output 	tft_de;
output 	tft_pwm;
output 	tft_blank_n;

// Design Ports Information
// tft_rgb[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[1]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[2]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[3]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[4]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[5]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[6]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[8]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[9]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[10]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[11]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[12]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[13]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[14]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_rgb[15]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_vsync	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_hsync	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_clk	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_de	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_pwm	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_blank_n	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50m	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u0|Mult0~mac_resulta ;
wire \u0|Mult0~322 ;
wire \u0|Mult0~8 ;
wire \u0|Mult0~9 ;
wire \u0|Mult0~10 ;
wire \u0|Mult0~11 ;
wire \u0|Mult0~12 ;
wire \u0|Mult0~13 ;
wire \u0|Mult0~14 ;
wire \u0|Mult0~15 ;
wire \u0|Mult0~16 ;
wire \u0|Mult0~17 ;
wire \u0|Mult0~18 ;
wire \u0|Mult0~19 ;
wire \u0|Mult0~20 ;
wire \u0|Mult0~21 ;
wire \u0|Mult0~22 ;
wire \u0|Mult0~23 ;
wire \u0|Mult0~24 ;
wire \u0|Mult0~25 ;
wire \u0|Mult0~26 ;
wire \u0|Mult0~27 ;
wire \u0|Mult0~28 ;
wire \u0|Mult0~29 ;
wire \u0|Mult0~30 ;
wire \u0|Mult0~31 ;
wire \u0|Mult0~32 ;
wire \u0|Mult0~33 ;
wire \u0|Mult0~34 ;
wire \u0|Mult0~35 ;
wire \u0|Mult0~36 ;
wire \u0|Mult0~37 ;
wire \u0|Mult0~38 ;
wire \u0|Mult0~39 ;
wire \u0|Mult0~40 ;
wire \u0|Mult0~41 ;
wire \u0|Mult0~42 ;
wire \u0|Mult0~43 ;
wire \u0|Mult0~44 ;
wire \u0|Mult0~45 ;
wire \u0|Mult0~46 ;
wire \u0|Mult0~47 ;
wire \u0|Mult0~48 ;
wire \u0|Mult0~49 ;
wire \u0|Mult0~50 ;
wire \u0|Mult0~51 ;
wire \u0|Mult0~52 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_50m~input_o ;
wire \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \rst_n~input_o ;
wire \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \u1|Add0~29_sumout ;
wire \u1|Equal0~1_combout ;
wire \u1|Add0~10 ;
wire \u1|Add0~41_sumout ;
wire \u1|Equal0~0_combout ;
wire \u1|Equal0~2_combout ;
wire \u1|Add0~30 ;
wire \u1|Add0~17_sumout ;
wire \u1|hcount_r[1]~DUPLICATE_q ;
wire \u1|Add0~18 ;
wire \u1|Add0~25_sumout ;
wire \u1|hcount_r[2]~DUPLICATE_q ;
wire \u1|Add0~26 ;
wire \u1|Add0~21_sumout ;
wire \u1|hcount_r[3]~DUPLICATE_q ;
wire \u1|Add0~22 ;
wire \u1|Add0~13_sumout ;
wire \u1|hcount_r[4]~DUPLICATE_q ;
wire \u1|Add0~14 ;
wire \u1|Add0~1_sumout ;
wire \u1|Add0~2 ;
wire \u1|Add0~37_sumout ;
wire \u1|hcount_r[6]~DUPLICATE_q ;
wire \u1|Add0~38 ;
wire \u1|Add0~33_sumout ;
wire \u1|hcount_r[7]~DUPLICATE_q ;
wire \u1|Add0~34 ;
wire \u1|Add0~5_sumout ;
wire \u1|Add0~6 ;
wire \u1|Add0~9_sumout ;
wire \u1|hcount_r[9]~DUPLICATE_q ;
wire \u1|LessThan3~0_combout ;
wire \u1|Add1~41_sumout ;
wire \u1|Equal1~0_combout ;
wire \u1|LessThan4~0_combout ;
wire \u1|Equal1~1_combout ;
wire \u1|Add1~42 ;
wire \u1|Add1~25_sumout ;
wire \u1|Add1~26 ;
wire \u1|Add1~17_sumout ;
wire \u1|Add1~18 ;
wire \u1|Add1~13_sumout ;
wire \u1|Add1~14 ;
wire \u1|Add1~21_sumout ;
wire \u1|Add1~22 ;
wire \u1|Add1~9_sumout ;
wire \u1|Add1~10 ;
wire \u1|Add1~29_sumout ;
wire \u1|Add1~30 ;
wire \u1|Add1~33_sumout ;
wire \u1|Add1~34 ;
wire \u1|Add1~37_sumout ;
wire \u1|Add1~38 ;
wire \u1|Add1~5_sumout ;
wire \u1|vcount_r[9]~DUPLICATE_q ;
wire \u1|Add1~6 ;
wire \u1|Add1~1_sumout ;
wire \u1|tft_req~0_combout ;
wire \u1|LessThan2~0_combout ;
wire \u1|tft_req~1_combout ;
wire \u1|Add3~9_sumout ;
wire \u1|tft_req~4_combout ;
wire \u1|tft_req~2_combout ;
wire \u1|vcount[1]~0_combout ;
wire \u1|Add3~10 ;
wire \u1|Add3~13_sumout ;
wire \u1|vcount[2]~1_combout ;
wire \u1|Add3~14 ;
wire \u1|Add3~17_sumout ;
wire \u1|vcount[3]~2_combout ;
wire \u1|Add3~18 ;
wire \u1|Add3~21_sumout ;
wire \u1|vcount[4]~3_combout ;
wire \u1|vcount_r[5]~DUPLICATE_q ;
wire \u1|Add3~22 ;
wire \u1|Add3~25_sumout ;
wire \u1|vcount[5]~4_combout ;
wire \u1|Add3~26 ;
wire \u1|Add3~29_sumout ;
wire \u1|vcount[6]~5_combout ;
wire \u1|Add3~30 ;
wire \u1|Add3~33_sumout ;
wire \u1|vcount[7]~6_combout ;
wire \u1|Add3~34 ;
wire \u1|Add3~37_sumout ;
wire \u1|vcount[8]~7_combout ;
wire \u1|Add3~38 ;
wire \u1|Add3~1_sumout ;
wire \u1|vcount[9]~8_combout ;
wire \u1|Add3~2 ;
wire \u1|Add3~5_sumout ;
wire \u1|vcount[10]~9_combout ;
wire \u1|Add2~29_sumout ;
wire \u1|hcount[1]~1_combout ;
wire \u1|Add2~30 ;
wire \u1|Add2~33_sumout ;
wire \u1|hcount[2]~2_combout ;
wire \u1|Add2~34 ;
wire \u1|Add2~37_sumout ;
wire \u1|hcount[3]~3_combout ;
wire \u1|Add2~38 ;
wire \u1|Add2~25_sumout ;
wire \u1|hcount[4]~4_combout ;
wire \u1|Add2~26 ;
wire \u1|Add2~17_sumout ;
wire \u1|hcount[5]~5_combout ;
wire \u1|Add2~18 ;
wire \u1|Add2~21_sumout ;
wire \u1|hcount[6]~6_combout ;
wire \u1|Add2~22 ;
wire \u1|Add2~1_sumout ;
wire \u1|hcount[7]~7_combout ;
wire \u1|Add2~2 ;
wire \u1|Add2~5_sumout ;
wire \u1|hcount[8]~0_combout ;
wire \u1|Add2~6 ;
wire \u1|Add2~9_sumout ;
wire \u1|hcount[9]~8_combout ;
wire \u1|Add2~10 ;
wire \u1|Add2~13_sumout ;
wire \u1|hcount[10]~9_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ;
wire \u0|rom_rd_en~0_combout ;
wire \u0|rom_rd_en~2_combout ;
wire \u0|rom_rd_en~1_combout ;
wire \u0|rom_rd_en~3_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \u0|rom_rd_en~4_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ;
wire \u1|tft_rgb[0]~0_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3]~0_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \u1|tft_rgb[0]~3_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \u1|tft_rgb[0]~2_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \u1|tft_rgb[0]~1_combout ;
wire \u1|tft_rgb[0]~4_combout ;
wire \u0|rom_valid~q ;
wire \u1|tft_rgb[0]~5_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \u1|tft_rgb[1]~7_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \u1|tft_rgb[1]~6_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \u1|tft_rgb[1]~8_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \u1|tft_rgb[1]~9_combout ;
wire \u1|tft_rgb[1]~10_combout ;
wire \u1|tft_rgb[1]~11_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \u1|tft_rgb[2]~14_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \u1|tft_rgb[2]~15_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \u1|tft_rgb[2]~12_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \u1|tft_rgb[2]~13_combout ;
wire \u1|tft_rgb[2]~16_combout ;
wire \u1|tft_rgb[2]~17_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \u1|tft_rgb[3]~19_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \u1|tft_rgb[3]~18_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \u1|tft_rgb[3]~20_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \u1|tft_rgb[3]~21_combout ;
wire \u1|tft_rgb[3]~22_combout ;
wire \u1|tft_rgb[3]~23_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \u1|tft_rgb[4]~27_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \u1|tft_rgb[4]~25_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \u1|tft_rgb[4]~26_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \u1|tft_rgb[4]~24_combout ;
wire \u1|tft_rgb[4]~28_combout ;
wire \u1|tft_rgb[4]~29_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \u1|tft_rgb[5]~32_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \u1|tft_rgb[5]~30_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \u1|tft_rgb[5]~33_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \u1|tft_rgb[5]~31_combout ;
wire \u1|tft_rgb[5]~34_combout ;
wire \u1|tft_rgb[5]~35_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \u1|tft_rgb[6]~38_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \u1|tft_rgb[6]~39_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \u1|tft_rgb[6]~36_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \u1|tft_rgb[6]~37_combout ;
wire \u1|tft_rgb[6]~40_combout ;
wire \u1|tft_rgb[6]~41_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \u1|tft_rgb[7]~45_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \u1|tft_rgb[7]~43_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \u1|tft_rgb[7]~44_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \u1|tft_rgb[7]~42_combout ;
wire \u1|tft_rgb[7]~46_combout ;
wire \u1|tft_rgb[7]~47_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \u1|tft_rgb[8]~48_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \u1|tft_rgb[8]~51_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \u1|tft_rgb[8]~49_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \u1|tft_rgb[8]~50_combout ;
wire \u1|tft_rgb[8]~52_combout ;
wire \u1|tft_rgb[8]~53_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \u1|tft_rgb[9]~55_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \u1|tft_rgb[9]~57_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \u1|tft_rgb[9]~54_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \u1|tft_rgb[9]~56_combout ;
wire \u1|tft_rgb[9]~58_combout ;
wire \u1|tft_rgb[9]~59_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \u1|tft_rgb[10]~60_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \u1|tft_rgb[10]~63_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \u1|tft_rgb[10]~61_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \u1|tft_rgb[10]~62_combout ;
wire \u1|tft_rgb[10]~64_combout ;
wire \u1|tft_rgb[10]~65_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \u1|tft_rgb[11]~69_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \u1|tft_rgb[11]~68_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \u1|tft_rgb[11]~66_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \u1|tft_rgb[11]~67_combout ;
wire \u1|tft_rgb[11]~70_combout ;
wire \u1|tft_rgb[11]~71_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \u1|tft_rgb[12]~73_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \u1|tft_rgb[12]~72_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \u1|tft_rgb[12]~74_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \u1|tft_rgb[12]~75_combout ;
wire \u1|tft_rgb[12]~76_combout ;
wire \u1|tft_rgb[12]~77_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \u1|tft_rgb[13]~80_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \u1|tft_rgb[13]~81_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \u1|tft_rgb[13]~79_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \u1|tft_rgb[13]~78_combout ;
wire \u1|tft_rgb[13]~82_combout ;
wire \u1|tft_rgb[13]~83_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \u1|tft_rgb[14]~87_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \u1|tft_rgb[14]~84_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \u1|tft_rgb[14]~85_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \u1|tft_rgb[14]~86_combout ;
wire \u1|tft_rgb[14]~88_combout ;
wire \u1|tft_rgb[14]~89_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \u1|tft_rgb[15]~91_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \u1|tft_rgb[15]~92_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \u1|tft_rgb[15]~93_combout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \u1|tft_rgb[15]~90_combout ;
wire \u1|tft_rgb[15]~94_combout ;
wire \u1|tft_rgb[15]~95_combout ;
wire \u1|LessThan1~1_combout ;
wire \u1|LessThan1~0_combout ;
wire \u1|LessThan1~2_combout ;
wire \u1|LessThan0~0_combout ;
wire \u1|tft_req~3_combout ;
wire [16:0] \u0|rom_addr ;
wire [10:0] \u1|hcount_r ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w ;
wire [10:0] \u1|vcount_r ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w ;
wire [3:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w ;
wire [0:0] \pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [63:0] \u0|Mult0~mac_RESULTA_bus ;
wire [7:0] \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \u0|rom_addr [0] = \u0|Mult0~mac_RESULTA_bus [0];
assign \u0|rom_addr [1] = \u0|Mult0~mac_RESULTA_bus [1];
assign \u0|rom_addr [2] = \u0|Mult0~mac_RESULTA_bus [2];
assign \u0|rom_addr [3] = \u0|Mult0~mac_RESULTA_bus [3];
assign \u0|rom_addr [4] = \u0|Mult0~mac_RESULTA_bus [4];
assign \u0|rom_addr [5] = \u0|Mult0~mac_RESULTA_bus [5];
assign \u0|rom_addr [6] = \u0|Mult0~mac_RESULTA_bus [6];
assign \u0|rom_addr [7] = \u0|Mult0~mac_RESULTA_bus [7];
assign \u0|rom_addr [8] = \u0|Mult0~mac_RESULTA_bus [8];
assign \u0|rom_addr [9] = \u0|Mult0~mac_RESULTA_bus [9];
assign \u0|rom_addr [10] = \u0|Mult0~mac_RESULTA_bus [10];
assign \u0|rom_addr [11] = \u0|Mult0~mac_RESULTA_bus [11];
assign \u0|rom_addr [12] = \u0|Mult0~mac_RESULTA_bus [12];
assign \u0|rom_addr [13] = \u0|Mult0~mac_RESULTA_bus [13];
assign \u0|rom_addr [14] = \u0|Mult0~mac_RESULTA_bus [14];
assign \u0|rom_addr [15] = \u0|Mult0~mac_RESULTA_bus [15];
assign \u0|rom_addr [16] = \u0|Mult0~mac_RESULTA_bus [16];
assign \u0|Mult0~mac_resulta  = \u0|Mult0~mac_RESULTA_bus [17];
assign \u0|Mult0~322  = \u0|Mult0~mac_RESULTA_bus [18];
assign \u0|Mult0~8  = \u0|Mult0~mac_RESULTA_bus [19];
assign \u0|Mult0~9  = \u0|Mult0~mac_RESULTA_bus [20];
assign \u0|Mult0~10  = \u0|Mult0~mac_RESULTA_bus [21];
assign \u0|Mult0~11  = \u0|Mult0~mac_RESULTA_bus [22];
assign \u0|Mult0~12  = \u0|Mult0~mac_RESULTA_bus [23];
assign \u0|Mult0~13  = \u0|Mult0~mac_RESULTA_bus [24];
assign \u0|Mult0~14  = \u0|Mult0~mac_RESULTA_bus [25];
assign \u0|Mult0~15  = \u0|Mult0~mac_RESULTA_bus [26];
assign \u0|Mult0~16  = \u0|Mult0~mac_RESULTA_bus [27];
assign \u0|Mult0~17  = \u0|Mult0~mac_RESULTA_bus [28];
assign \u0|Mult0~18  = \u0|Mult0~mac_RESULTA_bus [29];
assign \u0|Mult0~19  = \u0|Mult0~mac_RESULTA_bus [30];
assign \u0|Mult0~20  = \u0|Mult0~mac_RESULTA_bus [31];
assign \u0|Mult0~21  = \u0|Mult0~mac_RESULTA_bus [32];
assign \u0|Mult0~22  = \u0|Mult0~mac_RESULTA_bus [33];
assign \u0|Mult0~23  = \u0|Mult0~mac_RESULTA_bus [34];
assign \u0|Mult0~24  = \u0|Mult0~mac_RESULTA_bus [35];
assign \u0|Mult0~25  = \u0|Mult0~mac_RESULTA_bus [36];
assign \u0|Mult0~26  = \u0|Mult0~mac_RESULTA_bus [37];
assign \u0|Mult0~27  = \u0|Mult0~mac_RESULTA_bus [38];
assign \u0|Mult0~28  = \u0|Mult0~mac_RESULTA_bus [39];
assign \u0|Mult0~29  = \u0|Mult0~mac_RESULTA_bus [40];
assign \u0|Mult0~30  = \u0|Mult0~mac_RESULTA_bus [41];
assign \u0|Mult0~31  = \u0|Mult0~mac_RESULTA_bus [42];
assign \u0|Mult0~32  = \u0|Mult0~mac_RESULTA_bus [43];
assign \u0|Mult0~33  = \u0|Mult0~mac_RESULTA_bus [44];
assign \u0|Mult0~34  = \u0|Mult0~mac_RESULTA_bus [45];
assign \u0|Mult0~35  = \u0|Mult0~mac_RESULTA_bus [46];
assign \u0|Mult0~36  = \u0|Mult0~mac_RESULTA_bus [47];
assign \u0|Mult0~37  = \u0|Mult0~mac_RESULTA_bus [48];
assign \u0|Mult0~38  = \u0|Mult0~mac_RESULTA_bus [49];
assign \u0|Mult0~39  = \u0|Mult0~mac_RESULTA_bus [50];
assign \u0|Mult0~40  = \u0|Mult0~mac_RESULTA_bus [51];
assign \u0|Mult0~41  = \u0|Mult0~mac_RESULTA_bus [52];
assign \u0|Mult0~42  = \u0|Mult0~mac_RESULTA_bus [53];
assign \u0|Mult0~43  = \u0|Mult0~mac_RESULTA_bus [54];
assign \u0|Mult0~44  = \u0|Mult0~mac_RESULTA_bus [55];
assign \u0|Mult0~45  = \u0|Mult0~mac_RESULTA_bus [56];
assign \u0|Mult0~46  = \u0|Mult0~mac_RESULTA_bus [57];
assign \u0|Mult0~47  = \u0|Mult0~mac_RESULTA_bus [58];
assign \u0|Mult0~48  = \u0|Mult0~mac_RESULTA_bus [59];
assign \u0|Mult0~49  = \u0|Mult0~mac_RESULTA_bus [60];
assign \u0|Mult0~50  = \u0|Mult0~mac_RESULTA_bus [61];
assign \u0|Mult0~51  = \u0|Mult0~mac_RESULTA_bus [62];
assign \u0|Mult0~52  = \u0|Mult0~mac_RESULTA_bus [63];

assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \tft_rgb[0]~output (
	.i(\u1|tft_rgb[0]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[0]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[0]~output .bus_hold = "false";
defparam \tft_rgb[0]~output .open_drain_output = "false";
defparam \tft_rgb[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \tft_rgb[1]~output (
	.i(\u1|tft_rgb[1]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[1]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[1]~output .bus_hold = "false";
defparam \tft_rgb[1]~output .open_drain_output = "false";
defparam \tft_rgb[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \tft_rgb[2]~output (
	.i(\u1|tft_rgb[2]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[2]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[2]~output .bus_hold = "false";
defparam \tft_rgb[2]~output .open_drain_output = "false";
defparam \tft_rgb[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \tft_rgb[3]~output (
	.i(\u1|tft_rgb[3]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[3]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[3]~output .bus_hold = "false";
defparam \tft_rgb[3]~output .open_drain_output = "false";
defparam \tft_rgb[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \tft_rgb[4]~output (
	.i(\u1|tft_rgb[4]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[4]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[4]~output .bus_hold = "false";
defparam \tft_rgb[4]~output .open_drain_output = "false";
defparam \tft_rgb[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \tft_rgb[5]~output (
	.i(\u1|tft_rgb[5]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[5]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[5]~output .bus_hold = "false";
defparam \tft_rgb[5]~output .open_drain_output = "false";
defparam \tft_rgb[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \tft_rgb[6]~output (
	.i(\u1|tft_rgb[6]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[6]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[6]~output .bus_hold = "false";
defparam \tft_rgb[6]~output .open_drain_output = "false";
defparam \tft_rgb[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \tft_rgb[7]~output (
	.i(\u1|tft_rgb[7]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[7]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[7]~output .bus_hold = "false";
defparam \tft_rgb[7]~output .open_drain_output = "false";
defparam \tft_rgb[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \tft_rgb[8]~output (
	.i(\u1|tft_rgb[8]~53_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[8]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[8]~output .bus_hold = "false";
defparam \tft_rgb[8]~output .open_drain_output = "false";
defparam \tft_rgb[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \tft_rgb[9]~output (
	.i(\u1|tft_rgb[9]~59_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[9]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[9]~output .bus_hold = "false";
defparam \tft_rgb[9]~output .open_drain_output = "false";
defparam \tft_rgb[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \tft_rgb[10]~output (
	.i(\u1|tft_rgb[10]~65_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[10]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[10]~output .bus_hold = "false";
defparam \tft_rgb[10]~output .open_drain_output = "false";
defparam \tft_rgb[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \tft_rgb[11]~output (
	.i(\u1|tft_rgb[11]~71_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[11]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[11]~output .bus_hold = "false";
defparam \tft_rgb[11]~output .open_drain_output = "false";
defparam \tft_rgb[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \tft_rgb[12]~output (
	.i(\u1|tft_rgb[12]~77_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[12]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[12]~output .bus_hold = "false";
defparam \tft_rgb[12]~output .open_drain_output = "false";
defparam \tft_rgb[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \tft_rgb[13]~output (
	.i(\u1|tft_rgb[13]~83_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[13]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[13]~output .bus_hold = "false";
defparam \tft_rgb[13]~output .open_drain_output = "false";
defparam \tft_rgb[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \tft_rgb[14]~output (
	.i(\u1|tft_rgb[14]~89_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[14]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[14]~output .bus_hold = "false";
defparam \tft_rgb[14]~output .open_drain_output = "false";
defparam \tft_rgb[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \tft_rgb[15]~output (
	.i(\u1|tft_rgb[15]~95_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_rgb[15]),
	.obar());
// synopsys translate_off
defparam \tft_rgb[15]~output .bus_hold = "false";
defparam \tft_rgb[15]~output .open_drain_output = "false";
defparam \tft_rgb[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \tft_vsync~output (
	.i(\u1|LessThan1~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_vsync),
	.obar());
// synopsys translate_off
defparam \tft_vsync~output .bus_hold = "false";
defparam \tft_vsync~output .open_drain_output = "false";
defparam \tft_vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \tft_hsync~output (
	.i(\u1|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_hsync),
	.obar());
// synopsys translate_off
defparam \tft_hsync~output .bus_hold = "false";
defparam \tft_hsync~output .open_drain_output = "false";
defparam \tft_hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \tft_clk~output (
	.i(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_clk),
	.obar());
// synopsys translate_off
defparam \tft_clk~output .bus_hold = "false";
defparam \tft_clk~output .open_drain_output = "false";
defparam \tft_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \tft_de~output (
	.i(\u1|tft_req~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_de),
	.obar());
// synopsys translate_off
defparam \tft_de~output .bus_hold = "false";
defparam \tft_de~output .open_drain_output = "false";
defparam \tft_de~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \tft_pwm~output (
	.i(\rst_n~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_pwm),
	.obar());
// synopsys translate_off
defparam \tft_pwm~output .bus_hold = "false";
defparam \tft_pwm~output .open_drain_output = "false";
defparam \tft_pwm~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \tft_blank_n~output (
	.i(\u1|tft_req~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_blank_n),
	.obar());
// synopsys translate_off
defparam \tft_blank_n~output .bus_hold = "false";
defparam \tft_blank_n~output .open_drain_output = "false";
defparam \tft_blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_50m~input (
	.i(clk_50m),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_50m~input_o ));
// synopsys translate_off
defparam \clk_50m~input .bus_hold = "false";
defparam \clk_50m~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk_50m~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\rst_n~input_o ),
	.pfden(gnd),
	.refclkin(\pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1265.0 mhz";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 127;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 126;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 5;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 5;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 19;
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 19;
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "33.289473 mhz";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N0
cyclonev_lcell_comb \u1|Add0~29 (
// Equation(s):
// \u1|Add0~29_sumout  = SUM(( \u1|hcount_r [0] ) + ( VCC ) + ( !VCC ))
// \u1|Add0~30  = CARRY(( \u1|hcount_r [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~29_sumout ),
	.cout(\u1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~29 .extended_lut = "off";
defparam \u1|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N22
dffeas \u1|hcount_r[7] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[7] .is_wysiwyg = "true";
defparam \u1|hcount_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N39
cyclonev_lcell_comb \u1|Equal0~1 (
// Equation(s):
// \u1|Equal0~1_combout  = ( !\u1|hcount_r [8] & ( (!\u1|hcount_r [0] & (!\u1|hcount_r[3]~DUPLICATE_q  & (!\u1|hcount_r [7] & !\u1|hcount_r[9]~DUPLICATE_q ))) ) )

	.dataa(!\u1|hcount_r [0]),
	.datab(!\u1|hcount_r[3]~DUPLICATE_q ),
	.datac(!\u1|hcount_r [7]),
	.datad(!\u1|hcount_r[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|hcount_r [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Equal0~1 .extended_lut = "off";
defparam \u1|Equal0~1 .lut_mask = 64'h8000800000000000;
defparam \u1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N27
cyclonev_lcell_comb \u1|Add0~9 (
// Equation(s):
// \u1|Add0~9_sumout  = SUM(( \u1|hcount_r[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~6  ))
// \u1|Add0~10  = CARRY(( \u1|hcount_r[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~6  ))

	.dataa(!\u1|hcount_r[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~9_sumout ),
	.cout(\u1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~9 .extended_lut = "off";
defparam \u1|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N30
cyclonev_lcell_comb \u1|Add0~41 (
// Equation(s):
// \u1|Add0~41_sumout  = SUM(( \u1|hcount_r [10] ) + ( GND ) + ( \u1|Add0~10  ))

	.dataa(gnd),
	.datab(!\u1|hcount_r [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~41 .extended_lut = "off";
defparam \u1|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N32
dffeas \u1|hcount_r[10] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[10] .is_wysiwyg = "true";
defparam \u1|hcount_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N4
dffeas \u1|hcount_r[1] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[1] .is_wysiwyg = "true";
defparam \u1|hcount_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N13
dffeas \u1|hcount_r[4] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[4] .is_wysiwyg = "true";
defparam \u1|hcount_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N6
cyclonev_lcell_comb \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = ( \u1|hcount_r [5] & ( !\u1|hcount_r [4] & ( (!\u1|hcount_r[2]~DUPLICATE_q  & !\u1|hcount_r [1]) ) ) )

	.dataa(gnd),
	.datab(!\u1|hcount_r[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u1|hcount_r [1]),
	.datae(!\u1|hcount_r [5]),
	.dataf(!\u1|hcount_r [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Equal0~0 .extended_lut = "off";
defparam \u1|Equal0~0 .lut_mask = 64'h0000CC0000000000;
defparam \u1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N45
cyclonev_lcell_comb \u1|Equal0~2 (
// Equation(s):
// \u1|Equal0~2_combout  = ( \u1|Equal0~0_combout  & ( (!\u1|hcount_r[6]~DUPLICATE_q  & (\u1|Equal0~1_combout  & \u1|hcount_r [10])) ) )

	.dataa(!\u1|hcount_r[6]~DUPLICATE_q ),
	.datab(!\u1|Equal0~1_combout ),
	.datac(!\u1|hcount_r [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Equal0~2 .extended_lut = "off";
defparam \u1|Equal0~2 .lut_mask = 64'h0000000002020202;
defparam \u1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N2
dffeas \u1|hcount_r[0] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[0] .is_wysiwyg = "true";
defparam \u1|hcount_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N3
cyclonev_lcell_comb \u1|Add0~17 (
// Equation(s):
// \u1|Add0~17_sumout  = SUM(( \u1|hcount_r[1]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~30  ))
// \u1|Add0~18  = CARRY(( \u1|hcount_r[1]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~30  ))

	.dataa(!\u1|hcount_r[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~17_sumout ),
	.cout(\u1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~17 .extended_lut = "off";
defparam \u1|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N5
dffeas \u1|hcount_r[1]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|hcount_r[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N6
cyclonev_lcell_comb \u1|Add0~25 (
// Equation(s):
// \u1|Add0~25_sumout  = SUM(( \u1|hcount_r[2]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~18  ))
// \u1|Add0~26  = CARRY(( \u1|hcount_r[2]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~18  ))

	.dataa(gnd),
	.datab(!\u1|hcount_r[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~25_sumout ),
	.cout(\u1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~25 .extended_lut = "off";
defparam \u1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N8
dffeas \u1|hcount_r[2]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|hcount_r[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N9
cyclonev_lcell_comb \u1|Add0~21 (
// Equation(s):
// \u1|Add0~21_sumout  = SUM(( \u1|hcount_r[3]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~26  ))
// \u1|Add0~22  = CARRY(( \u1|hcount_r[3]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~21_sumout ),
	.cout(\u1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~21 .extended_lut = "off";
defparam \u1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N11
dffeas \u1|hcount_r[3]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|hcount_r[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N12
cyclonev_lcell_comb \u1|Add0~13 (
// Equation(s):
// \u1|Add0~13_sumout  = SUM(( \u1|hcount_r[4]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~22  ))
// \u1|Add0~14  = CARRY(( \u1|hcount_r[4]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~22  ))

	.dataa(gnd),
	.datab(!\u1|hcount_r[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~13_sumout ),
	.cout(\u1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~13 .extended_lut = "off";
defparam \u1|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N14
dffeas \u1|hcount_r[4]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|hcount_r[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N15
cyclonev_lcell_comb \u1|Add0~1 (
// Equation(s):
// \u1|Add0~1_sumout  = SUM(( \u1|hcount_r [5] ) + ( GND ) + ( \u1|Add0~14  ))
// \u1|Add0~2  = CARRY(( \u1|hcount_r [5] ) + ( GND ) + ( \u1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~1_sumout ),
	.cout(\u1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~1 .extended_lut = "off";
defparam \u1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N16
dffeas \u1|hcount_r[5] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[5] .is_wysiwyg = "true";
defparam \u1|hcount_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N18
cyclonev_lcell_comb \u1|Add0~37 (
// Equation(s):
// \u1|Add0~37_sumout  = SUM(( \u1|hcount_r[6]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~2  ))
// \u1|Add0~38  = CARRY(( \u1|hcount_r[6]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~37_sumout ),
	.cout(\u1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~37 .extended_lut = "off";
defparam \u1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N20
dffeas \u1|hcount_r[6]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|hcount_r[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N21
cyclonev_lcell_comb \u1|Add0~33 (
// Equation(s):
// \u1|Add0~33_sumout  = SUM(( \u1|hcount_r[7]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~38  ))
// \u1|Add0~34  = CARRY(( \u1|hcount_r[7]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~38  ))

	.dataa(!\u1|hcount_r[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~33_sumout ),
	.cout(\u1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~33 .extended_lut = "off";
defparam \u1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N23
dffeas \u1|hcount_r[7]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|hcount_r[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N24
cyclonev_lcell_comb \u1|Add0~5 (
// Equation(s):
// \u1|Add0~5_sumout  = SUM(( \u1|hcount_r [8] ) + ( GND ) + ( \u1|Add0~34  ))
// \u1|Add0~6  = CARRY(( \u1|hcount_r [8] ) + ( GND ) + ( \u1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~5_sumout ),
	.cout(\u1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~5 .extended_lut = "off";
defparam \u1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N26
dffeas \u1|hcount_r[8] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[8] .is_wysiwyg = "true";
defparam \u1|hcount_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N29
dffeas \u1|hcount_r[9]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|hcount_r[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N42
cyclonev_lcell_comb \u1|LessThan3~0 (
// Equation(s):
// \u1|LessThan3~0_combout  = ( \u1|hcount_r [8] & ( (\u1|hcount_r[6]~DUPLICATE_q  & (\u1|hcount_r[9]~DUPLICATE_q  & \u1|hcount_r[7]~DUPLICATE_q )) ) )

	.dataa(!\u1|hcount_r[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u1|hcount_r[9]~DUPLICATE_q ),
	.datad(!\u1|hcount_r[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|hcount_r [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan3~0 .extended_lut = "off";
defparam \u1|LessThan3~0 .lut_mask = 64'h0000000000050005;
defparam \u1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N28
dffeas \u1|hcount_r[9] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[9] .is_wysiwyg = "true";
defparam \u1|hcount_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N0
cyclonev_lcell_comb \u1|Add1~41 (
// Equation(s):
// \u1|Add1~41_sumout  = SUM(( \u1|vcount_r [0] ) + ( VCC ) + ( !VCC ))
// \u1|Add1~42  = CARRY(( \u1|vcount_r [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~41_sumout ),
	.cout(\u1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~41 .extended_lut = "off";
defparam \u1|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N36
cyclonev_lcell_comb \u1|Equal1~0 (
// Equation(s):
// \u1|Equal1~0_combout  = ( \u1|vcount_r [3] & ( (!\u1|vcount_r [10] & (\u1|vcount_r[9]~DUPLICATE_q  & (\u1|vcount_r [0] & \u1|vcount_r [2]))) ) )

	.dataa(!\u1|vcount_r [10]),
	.datab(!\u1|vcount_r[9]~DUPLICATE_q ),
	.datac(!\u1|vcount_r [0]),
	.datad(!\u1|vcount_r [2]),
	.datae(gnd),
	.dataf(!\u1|vcount_r [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Equal1~0 .extended_lut = "off";
defparam \u1|Equal1~0 .lut_mask = 64'h0000000000020002;
defparam \u1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N39
cyclonev_lcell_comb \u1|LessThan4~0 (
// Equation(s):
// \u1|LessThan4~0_combout  = ( !\u1|vcount_r [7] & ( (!\u1|vcount_r [8] & !\u1|vcount_r [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [8]),
	.datad(!\u1|vcount_r [6]),
	.datae(gnd),
	.dataf(!\u1|vcount_r [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan4~0 .extended_lut = "off";
defparam \u1|LessThan4~0 .lut_mask = 64'hF000F00000000000;
defparam \u1|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N48
cyclonev_lcell_comb \u1|Equal1~1 (
// Equation(s):
// \u1|Equal1~1_combout  = ( !\u1|vcount_r [5] & ( (!\u1|vcount_r [1] & (!\u1|vcount_r [4] & (\u1|Equal1~0_combout  & \u1|LessThan4~0_combout ))) ) )

	.dataa(!\u1|vcount_r [1]),
	.datab(!\u1|vcount_r [4]),
	.datac(!\u1|Equal1~0_combout ),
	.datad(!\u1|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\u1|vcount_r [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Equal1~1 .extended_lut = "off";
defparam \u1|Equal1~1 .lut_mask = 64'h0008000800000000;
defparam \u1|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N2
dffeas \u1|vcount_r[0] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[0] .is_wysiwyg = "true";
defparam \u1|vcount_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N3
cyclonev_lcell_comb \u1|Add1~25 (
// Equation(s):
// \u1|Add1~25_sumout  = SUM(( \u1|vcount_r [1] ) + ( GND ) + ( \u1|Add1~42  ))
// \u1|Add1~26  = CARRY(( \u1|vcount_r [1] ) + ( GND ) + ( \u1|Add1~42  ))

	.dataa(!\u1|vcount_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~25_sumout ),
	.cout(\u1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~25 .extended_lut = "off";
defparam \u1|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N4
dffeas \u1|vcount_r[1] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[1] .is_wysiwyg = "true";
defparam \u1|vcount_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N6
cyclonev_lcell_comb \u1|Add1~17 (
// Equation(s):
// \u1|Add1~17_sumout  = SUM(( \u1|vcount_r [2] ) + ( GND ) + ( \u1|Add1~26  ))
// \u1|Add1~18  = CARRY(( \u1|vcount_r [2] ) + ( GND ) + ( \u1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~17_sumout ),
	.cout(\u1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~17 .extended_lut = "off";
defparam \u1|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N7
dffeas \u1|vcount_r[2] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[2] .is_wysiwyg = "true";
defparam \u1|vcount_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N9
cyclonev_lcell_comb \u1|Add1~13 (
// Equation(s):
// \u1|Add1~13_sumout  = SUM(( \u1|vcount_r [3] ) + ( GND ) + ( \u1|Add1~18  ))
// \u1|Add1~14  = CARRY(( \u1|vcount_r [3] ) + ( GND ) + ( \u1|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~13_sumout ),
	.cout(\u1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~13 .extended_lut = "off";
defparam \u1|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N10
dffeas \u1|vcount_r[3] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[3] .is_wysiwyg = "true";
defparam \u1|vcount_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N12
cyclonev_lcell_comb \u1|Add1~21 (
// Equation(s):
// \u1|Add1~21_sumout  = SUM(( \u1|vcount_r [4] ) + ( GND ) + ( \u1|Add1~14  ))
// \u1|Add1~22  = CARRY(( \u1|vcount_r [4] ) + ( GND ) + ( \u1|Add1~14  ))

	.dataa(gnd),
	.datab(!\u1|vcount_r [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~21_sumout ),
	.cout(\u1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~21 .extended_lut = "off";
defparam \u1|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N13
dffeas \u1|vcount_r[4] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[4] .is_wysiwyg = "true";
defparam \u1|vcount_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N15
cyclonev_lcell_comb \u1|Add1~9 (
// Equation(s):
// \u1|Add1~9_sumout  = SUM(( \u1|vcount_r [5] ) + ( GND ) + ( \u1|Add1~22  ))
// \u1|Add1~10  = CARRY(( \u1|vcount_r [5] ) + ( GND ) + ( \u1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~9_sumout ),
	.cout(\u1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~9 .extended_lut = "off";
defparam \u1|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N17
dffeas \u1|vcount_r[5] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[5] .is_wysiwyg = "true";
defparam \u1|vcount_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N18
cyclonev_lcell_comb \u1|Add1~29 (
// Equation(s):
// \u1|Add1~29_sumout  = SUM(( \u1|vcount_r [6] ) + ( GND ) + ( \u1|Add1~10  ))
// \u1|Add1~30  = CARRY(( \u1|vcount_r [6] ) + ( GND ) + ( \u1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~29_sumout ),
	.cout(\u1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~29 .extended_lut = "off";
defparam \u1|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N19
dffeas \u1|vcount_r[6] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[6] .is_wysiwyg = "true";
defparam \u1|vcount_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N21
cyclonev_lcell_comb \u1|Add1~33 (
// Equation(s):
// \u1|Add1~33_sumout  = SUM(( \u1|vcount_r [7] ) + ( GND ) + ( \u1|Add1~30  ))
// \u1|Add1~34  = CARRY(( \u1|vcount_r [7] ) + ( GND ) + ( \u1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~33_sumout ),
	.cout(\u1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~33 .extended_lut = "off";
defparam \u1|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N22
dffeas \u1|vcount_r[7] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[7] .is_wysiwyg = "true";
defparam \u1|vcount_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N24
cyclonev_lcell_comb \u1|Add1~37 (
// Equation(s):
// \u1|Add1~37_sumout  = SUM(( \u1|vcount_r [8] ) + ( GND ) + ( \u1|Add1~34  ))
// \u1|Add1~38  = CARRY(( \u1|vcount_r [8] ) + ( GND ) + ( \u1|Add1~34  ))

	.dataa(gnd),
	.datab(!\u1|vcount_r [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~37_sumout ),
	.cout(\u1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~37 .extended_lut = "off";
defparam \u1|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N25
dffeas \u1|vcount_r[8] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[8] .is_wysiwyg = "true";
defparam \u1|vcount_r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N27
cyclonev_lcell_comb \u1|Add1~5 (
// Equation(s):
// \u1|Add1~5_sumout  = SUM(( \u1|vcount_r[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add1~38  ))
// \u1|Add1~6  = CARRY(( \u1|vcount_r[9]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~5_sumout ),
	.cout(\u1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~5 .extended_lut = "off";
defparam \u1|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N28
dffeas \u1|vcount_r[9]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|vcount_r[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N30
cyclonev_lcell_comb \u1|Add1~1 (
// Equation(s):
// \u1|Add1~1_sumout  = SUM(( \u1|vcount_r [10] ) + ( GND ) + ( \u1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~1 .extended_lut = "off";
defparam \u1|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N31
dffeas \u1|vcount_r[10] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[10] .is_wysiwyg = "true";
defparam \u1|vcount_r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N48
cyclonev_lcell_comb \u1|tft_req~0 (
// Equation(s):
// \u1|tft_req~0_combout  = ( \u1|hcount_r[7]~DUPLICATE_q  & ( !\u1|vcount_r [10] & ( (!\u1|hcount_r [10] & (((\u1|hcount_r [9]) # (\u1|hcount_r [8])) # (\u1|hcount_r[6]~DUPLICATE_q ))) ) ) ) # ( !\u1|hcount_r[7]~DUPLICATE_q  & ( !\u1|vcount_r [10] & ( 
// (!\u1|hcount_r [10] & ((\u1|hcount_r [9]) # (\u1|hcount_r [8]))) ) ) )

	.dataa(!\u1|hcount_r[6]~DUPLICATE_q ),
	.datab(!\u1|hcount_r [10]),
	.datac(!\u1|hcount_r [8]),
	.datad(!\u1|hcount_r [9]),
	.datae(!\u1|hcount_r[7]~DUPLICATE_q ),
	.dataf(!\u1|vcount_r [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_req~0 .extended_lut = "off";
defparam \u1|tft_req~0 .lut_mask = 64'h0CCC4CCC00000000;
defparam \u1|tft_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N7
dffeas \u1|hcount_r[2] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[2] .is_wysiwyg = "true";
defparam \u1|hcount_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N36
cyclonev_lcell_comb \u1|LessThan2~0 (
// Equation(s):
// \u1|LessThan2~0_combout  = ( \u1|hcount_r[4]~DUPLICATE_q  & ( ((\u1|hcount_r [0] & (\u1|hcount_r[1]~DUPLICATE_q  & \u1|hcount_r [2]))) # (\u1|hcount_r[3]~DUPLICATE_q ) ) )

	.dataa(!\u1|hcount_r [0]),
	.datab(!\u1|hcount_r[3]~DUPLICATE_q ),
	.datac(!\u1|hcount_r[1]~DUPLICATE_q ),
	.datad(!\u1|hcount_r [2]),
	.datae(gnd),
	.dataf(!\u1|hcount_r[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan2~0 .extended_lut = "off";
defparam \u1|LessThan2~0 .lut_mask = 64'h0000000033373337;
defparam \u1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N54
cyclonev_lcell_comb \u1|tft_req~1 (
// Equation(s):
// \u1|tft_req~1_combout  = ( \u1|LessThan2~0_combout  & ( \u1|hcount_r [5] & ( (!\u1|LessThan3~0_combout  & \u1|tft_req~0_combout ) ) ) ) # ( !\u1|LessThan2~0_combout  & ( \u1|hcount_r [5] & ( \u1|tft_req~0_combout  ) ) ) # ( \u1|LessThan2~0_combout  & ( 
// !\u1|hcount_r [5] & ( \u1|tft_req~0_combout  ) ) ) # ( !\u1|LessThan2~0_combout  & ( !\u1|hcount_r [5] & ( (\u1|tft_req~0_combout  & ((\u1|hcount_r [8]) # (\u1|hcount_r[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\u1|hcount_r[9]~DUPLICATE_q ),
	.datab(!\u1|LessThan3~0_combout ),
	.datac(!\u1|hcount_r [8]),
	.datad(!\u1|tft_req~0_combout ),
	.datae(!\u1|LessThan2~0_combout ),
	.dataf(!\u1|hcount_r [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_req~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_req~1 .extended_lut = "off";
defparam \u1|tft_req~1 .lut_mask = 64'h005F00FF00FF00CC;
defparam \u1|tft_req~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N30
cyclonev_lcell_comb \u1|Add3~9 (
// Equation(s):
// \u1|Add3~9_sumout  = SUM(( \u1|vcount_r [1] ) + ( VCC ) + ( !VCC ))
// \u1|Add3~10  = CARRY(( \u1|vcount_r [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~9_sumout ),
	.cout(\u1|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~9 .extended_lut = "off";
defparam \u1|Add3~9 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N29
dffeas \u1|vcount_r[9] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[9] .is_wysiwyg = "true";
defparam \u1|vcount_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N54
cyclonev_lcell_comb \u1|tft_req~4 (
// Equation(s):
// \u1|tft_req~4_combout  = ( \u1|vcount_r [1] & ( \u1|vcount_r [5] & ( !\u1|vcount_r [9] ) ) ) # ( !\u1|vcount_r [1] & ( \u1|vcount_r [5] & ( (!\u1|vcount_r [9] & (((\u1|vcount_r [3]) # (\u1|vcount_r [2])) # (\u1|vcount_r [4]))) ) ) ) # ( !\u1|vcount_r [1] 
// & ( !\u1|vcount_r [5] & ( (\u1|vcount_r [9] & (!\u1|vcount_r [4] & (!\u1|vcount_r [2] & !\u1|vcount_r [3]))) ) ) )

	.dataa(!\u1|vcount_r [9]),
	.datab(!\u1|vcount_r [4]),
	.datac(!\u1|vcount_r [2]),
	.datad(!\u1|vcount_r [3]),
	.datae(!\u1|vcount_r [1]),
	.dataf(!\u1|vcount_r [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_req~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_req~4 .extended_lut = "off";
defparam \u1|tft_req~4 .lut_mask = 64'h400000002AAAAAAA;
defparam \u1|tft_req~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N42
cyclonev_lcell_comb \u1|tft_req~2 (
// Equation(s):
// \u1|tft_req~2_combout  = ( \u1|vcount_r [7] & ( !\u1|vcount_r[9]~DUPLICATE_q  ) ) # ( !\u1|vcount_r [7] & ( (!\u1|vcount_r [6] & ((!\u1|vcount_r [8] & ((\u1|tft_req~4_combout ))) # (\u1|vcount_r [8] & (!\u1|vcount_r[9]~DUPLICATE_q )))) # (\u1|vcount_r [6] 
// & (!\u1|vcount_r[9]~DUPLICATE_q )) ) )

	.dataa(!\u1|vcount_r [6]),
	.datab(!\u1|vcount_r[9]~DUPLICATE_q ),
	.datac(!\u1|tft_req~4_combout ),
	.datad(!\u1|vcount_r [8]),
	.datae(gnd),
	.dataf(!\u1|vcount_r [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_req~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_req~2 .extended_lut = "off";
defparam \u1|tft_req~2 .lut_mask = 64'h4ECC4ECCCCCCCCCC;
defparam \u1|tft_req~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N45
cyclonev_lcell_comb \u1|vcount[1]~0 (
// Equation(s):
// \u1|vcount[1]~0_combout  = ( \u1|tft_req~2_combout  & ( (\u1|Add3~9_sumout  & \u1|tft_req~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|Add3~9_sumout ),
	.datad(!\u1|tft_req~1_combout ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[1]~0 .extended_lut = "off";
defparam \u1|vcount[1]~0 .lut_mask = 64'h00000000000F000F;
defparam \u1|vcount[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N33
cyclonev_lcell_comb \u1|Add3~13 (
// Equation(s):
// \u1|Add3~13_sumout  = SUM(( \u1|vcount_r [2] ) + ( VCC ) + ( \u1|Add3~10  ))
// \u1|Add3~14  = CARRY(( \u1|vcount_r [2] ) + ( VCC ) + ( \u1|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~13_sumout ),
	.cout(\u1|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~13 .extended_lut = "off";
defparam \u1|Add3~13 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N18
cyclonev_lcell_comb \u1|vcount[2]~1 (
// Equation(s):
// \u1|vcount[2]~1_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add3~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\u1|tft_req~1_combout ),
	.datac(!\u1|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[2]~1 .extended_lut = "off";
defparam \u1|vcount[2]~1 .lut_mask = 64'h0000000003030303;
defparam \u1|vcount[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N36
cyclonev_lcell_comb \u1|Add3~17 (
// Equation(s):
// \u1|Add3~17_sumout  = SUM(( \u1|vcount_r [3] ) + ( VCC ) + ( \u1|Add3~14  ))
// \u1|Add3~18  = CARRY(( \u1|vcount_r [3] ) + ( VCC ) + ( \u1|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~17_sumout ),
	.cout(\u1|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~17 .extended_lut = "off";
defparam \u1|Add3~17 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N24
cyclonev_lcell_comb \u1|vcount[3]~2 (
// Equation(s):
// \u1|vcount[3]~2_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add3~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\u1|tft_req~1_combout ),
	.datac(!\u1|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[3]~2 .extended_lut = "off";
defparam \u1|vcount[3]~2 .lut_mask = 64'h0000000003030303;
defparam \u1|vcount[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N39
cyclonev_lcell_comb \u1|Add3~21 (
// Equation(s):
// \u1|Add3~21_sumout  = SUM(( \u1|vcount_r [4] ) + ( VCC ) + ( \u1|Add3~18  ))
// \u1|Add3~22  = CARRY(( \u1|vcount_r [4] ) + ( VCC ) + ( \u1|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~21_sumout ),
	.cout(\u1|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~21 .extended_lut = "off";
defparam \u1|Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N27
cyclonev_lcell_comb \u1|vcount[4]~3 (
// Equation(s):
// \u1|vcount[4]~3_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add3~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\u1|tft_req~1_combout ),
	.datac(!\u1|Add3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[4]~3 .extended_lut = "off";
defparam \u1|vcount[4]~3 .lut_mask = 64'h0000000003030303;
defparam \u1|vcount[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N16
dffeas \u1|vcount_r[5]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|vcount_r[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|vcount_r[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|vcount_r[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N42
cyclonev_lcell_comb \u1|Add3~25 (
// Equation(s):
// \u1|Add3~25_sumout  = SUM(( \u1|vcount_r[5]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add3~22  ))
// \u1|Add3~26  = CARRY(( \u1|vcount_r[5]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~25_sumout ),
	.cout(\u1|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~25 .extended_lut = "off";
defparam \u1|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N12
cyclonev_lcell_comb \u1|vcount[5]~4 (
// Equation(s):
// \u1|vcount[5]~4_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add3~25_sumout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[5]~4 .extended_lut = "off";
defparam \u1|vcount[5]~4 .lut_mask = 64'h0000000000550055;
defparam \u1|vcount[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N45
cyclonev_lcell_comb \u1|Add3~29 (
// Equation(s):
// \u1|Add3~29_sumout  = SUM(( \u1|vcount_r [6] ) + ( VCC ) + ( \u1|Add3~26  ))
// \u1|Add3~30  = CARRY(( \u1|vcount_r [6] ) + ( VCC ) + ( \u1|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|vcount_r [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~29_sumout ),
	.cout(\u1|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~29 .extended_lut = "off";
defparam \u1|Add3~29 .lut_mask = 64'h00000000000000FF;
defparam \u1|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N15
cyclonev_lcell_comb \u1|vcount[6]~5 (
// Equation(s):
// \u1|vcount[6]~5_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add3~29_sumout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|Add3~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[6]~5 .extended_lut = "off";
defparam \u1|vcount[6]~5 .lut_mask = 64'h0000000005050505;
defparam \u1|vcount[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N48
cyclonev_lcell_comb \u1|Add3~33 (
// Equation(s):
// \u1|Add3~33_sumout  = SUM(( \u1|vcount_r [7] ) + ( VCC ) + ( \u1|Add3~30  ))
// \u1|Add3~34  = CARRY(( \u1|vcount_r [7] ) + ( VCC ) + ( \u1|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|vcount_r [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~33_sumout ),
	.cout(\u1|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~33 .extended_lut = "off";
defparam \u1|Add3~33 .lut_mask = 64'h00000000000000FF;
defparam \u1|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N18
cyclonev_lcell_comb \u1|vcount[7]~6 (
// Equation(s):
// \u1|vcount[7]~6_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add3~33_sumout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[7]~6 .extended_lut = "off";
defparam \u1|vcount[7]~6 .lut_mask = 64'h0000000005050505;
defparam \u1|vcount[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N51
cyclonev_lcell_comb \u1|Add3~37 (
// Equation(s):
// \u1|Add3~37_sumout  = SUM(( \u1|vcount_r [8] ) + ( VCC ) + ( \u1|Add3~34  ))
// \u1|Add3~38  = CARRY(( \u1|vcount_r [8] ) + ( VCC ) + ( \u1|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|vcount_r [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~37_sumout ),
	.cout(\u1|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~37 .extended_lut = "off";
defparam \u1|Add3~37 .lut_mask = 64'h00000000000000FF;
defparam \u1|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N21
cyclonev_lcell_comb \u1|vcount[8]~7 (
// Equation(s):
// \u1|vcount[8]~7_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add3~37_sumout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[8]~7 .extended_lut = "off";
defparam \u1|vcount[8]~7 .lut_mask = 64'h0000000005050505;
defparam \u1|vcount[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N54
cyclonev_lcell_comb \u1|Add3~1 (
// Equation(s):
// \u1|Add3~1_sumout  = SUM(( \u1|vcount_r[9]~DUPLICATE_q  ) + ( VCC ) + ( \u1|Add3~38  ))
// \u1|Add3~2  = CARRY(( \u1|vcount_r[9]~DUPLICATE_q  ) + ( VCC ) + ( \u1|Add3~38  ))

	.dataa(gnd),
	.datab(!\u1|vcount_r[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~1_sumout ),
	.cout(\u1|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~1 .extended_lut = "off";
defparam \u1|Add3~1 .lut_mask = 64'h0000000000003333;
defparam \u1|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N21
cyclonev_lcell_comb \u1|vcount[9]~8 (
// Equation(s):
// \u1|vcount[9]~8_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add3~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\u1|tft_req~1_combout ),
	.datac(gnd),
	.datad(!\u1|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[9]~8 .extended_lut = "off";
defparam \u1|vcount[9]~8 .lut_mask = 64'h0000000000330033;
defparam \u1|vcount[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N57
cyclonev_lcell_comb \u1|Add3~5 (
// Equation(s):
// \u1|Add3~5_sumout  = SUM(( \u1|vcount_r [10] ) + ( VCC ) + ( \u1|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|vcount_r [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add3~5 .extended_lut = "off";
defparam \u1|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N51
cyclonev_lcell_comb \u1|vcount[10]~9 (
// Equation(s):
// \u1|vcount[10]~9_combout  = ( \u1|tft_req~2_combout  & ( (\u1|Add3~5_sumout  & \u1|tft_req~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|Add3~5_sumout ),
	.datad(!\u1|tft_req~1_combout ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|vcount[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|vcount[10]~9 .extended_lut = "off";
defparam \u1|vcount[10]~9 .lut_mask = 64'h00000000000F000F;
defparam \u1|vcount[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N0
cyclonev_lcell_comb \u1|Add2~29 (
// Equation(s):
// \u1|Add2~29_sumout  = SUM(( \u1|hcount_r [1] ) + ( \u1|hcount_r [0] ) + ( !VCC ))
// \u1|Add2~30  = CARRY(( \u1|hcount_r [1] ) + ( \u1|hcount_r [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [0]),
	.datad(!\u1|hcount_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~29_sumout ),
	.cout(\u1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~29 .extended_lut = "off";
defparam \u1|Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \u1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N24
cyclonev_lcell_comb \u1|hcount[1]~1 (
// Equation(s):
// \u1|hcount[1]~1_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add2~29_sumout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[1]~1 .extended_lut = "off";
defparam \u1|hcount[1]~1 .lut_mask = 64'h0000000005050505;
defparam \u1|hcount[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N3
cyclonev_lcell_comb \u1|Add2~33 (
// Equation(s):
// \u1|Add2~33_sumout  = SUM(( \u1|hcount_r[2]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add2~30  ))
// \u1|Add2~34  = CARRY(( \u1|hcount_r[2]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~33_sumout ),
	.cout(\u1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~33 .extended_lut = "off";
defparam \u1|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N27
cyclonev_lcell_comb \u1|hcount[2]~2 (
// Equation(s):
// \u1|hcount[2]~2_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add2~33_sumout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|Add2~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[2]~2 .extended_lut = "off";
defparam \u1|hcount[2]~2 .lut_mask = 64'h0000000005050505;
defparam \u1|hcount[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N10
dffeas \u1|hcount_r[3] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[3] .is_wysiwyg = "true";
defparam \u1|hcount_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N6
cyclonev_lcell_comb \u1|Add2~37 (
// Equation(s):
// \u1|Add2~37_sumout  = SUM(( \u1|hcount_r [3] ) + ( VCC ) + ( \u1|Add2~34  ))
// \u1|Add2~38  = CARRY(( \u1|hcount_r [3] ) + ( VCC ) + ( \u1|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~37_sumout ),
	.cout(\u1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~37 .extended_lut = "off";
defparam \u1|Add2~37 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N42
cyclonev_lcell_comb \u1|hcount[3]~3 (
// Equation(s):
// \u1|hcount[3]~3_combout  = ( \u1|Add2~37_sumout  & ( (\u1|tft_req~1_combout  & \u1|tft_req~2_combout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|tft_req~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[3]~3 .extended_lut = "off";
defparam \u1|hcount[3]~3 .lut_mask = 64'h0000000005050505;
defparam \u1|hcount[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N9
cyclonev_lcell_comb \u1|Add2~25 (
// Equation(s):
// \u1|Add2~25_sumout  = SUM(( \u1|hcount_r [4] ) + ( GND ) + ( \u1|Add2~38  ))
// \u1|Add2~26  = CARRY(( \u1|hcount_r [4] ) + ( GND ) + ( \u1|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~25_sumout ),
	.cout(\u1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~25 .extended_lut = "off";
defparam \u1|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N45
cyclonev_lcell_comb \u1|hcount[4]~4 (
// Equation(s):
// \u1|hcount[4]~4_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add2~25_sumout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[4]~4 .extended_lut = "off";
defparam \u1|hcount[4]~4 .lut_mask = 64'h0000000005050505;
defparam \u1|hcount[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N12
cyclonev_lcell_comb \u1|Add2~17 (
// Equation(s):
// \u1|Add2~17_sumout  = SUM(( \u1|hcount_r [5] ) + ( VCC ) + ( \u1|Add2~26  ))
// \u1|Add2~18  = CARRY(( \u1|hcount_r [5] ) + ( VCC ) + ( \u1|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~17_sumout ),
	.cout(\u1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~17 .extended_lut = "off";
defparam \u1|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N48
cyclonev_lcell_comb \u1|hcount[5]~5 (
// Equation(s):
// \u1|hcount[5]~5_combout  = ( \u1|Add2~17_sumout  & ( (\u1|tft_req~1_combout  & \u1|tft_req~2_combout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|tft_req~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[5]~5 .extended_lut = "off";
defparam \u1|hcount[5]~5 .lut_mask = 64'h0000000005050505;
defparam \u1|hcount[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N19
dffeas \u1|hcount_r[6] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|hcount_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|hcount_r[6] .is_wysiwyg = "true";
defparam \u1|hcount_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N15
cyclonev_lcell_comb \u1|Add2~21 (
// Equation(s):
// \u1|Add2~21_sumout  = SUM(( \u1|hcount_r [6] ) + ( GND ) + ( \u1|Add2~18  ))
// \u1|Add2~22  = CARRY(( \u1|hcount_r [6] ) + ( GND ) + ( \u1|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~21_sumout ),
	.cout(\u1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~21 .extended_lut = "off";
defparam \u1|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N51
cyclonev_lcell_comb \u1|hcount[6]~6 (
// Equation(s):
// \u1|hcount[6]~6_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add2~21_sumout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[6]~6 .extended_lut = "off";
defparam \u1|hcount[6]~6 .lut_mask = 64'h0000000005050505;
defparam \u1|hcount[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N18
cyclonev_lcell_comb \u1|Add2~1 (
// Equation(s):
// \u1|Add2~1_sumout  = SUM(( \u1|hcount_r [7] ) + ( GND ) + ( \u1|Add2~22  ))
// \u1|Add2~2  = CARRY(( \u1|hcount_r [7] ) + ( GND ) + ( \u1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~1_sumout ),
	.cout(\u1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~1 .extended_lut = "off";
defparam \u1|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N57
cyclonev_lcell_comb \u1|hcount[7]~7 (
// Equation(s):
// \u1|hcount[7]~7_combout  = ( \u1|Add2~1_sumout  & ( (\u1|tft_req~2_combout  & \u1|tft_req~1_combout ) ) )

	.dataa(!\u1|tft_req~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|tft_req~1_combout ),
	.datae(gnd),
	.dataf(!\u1|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[7]~7 .extended_lut = "off";
defparam \u1|hcount[7]~7 .lut_mask = 64'h0000000000550055;
defparam \u1|hcount[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N21
cyclonev_lcell_comb \u1|Add2~5 (
// Equation(s):
// \u1|Add2~5_sumout  = SUM(( \u1|hcount_r [8] ) + ( VCC ) + ( \u1|Add2~2  ))
// \u1|Add2~6  = CARRY(( \u1|hcount_r [8] ) + ( VCC ) + ( \u1|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~5_sumout ),
	.cout(\u1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~5 .extended_lut = "off";
defparam \u1|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N48
cyclonev_lcell_comb \u1|hcount[8]~0 (
// Equation(s):
// \u1|hcount[8]~0_combout  = ( \u1|tft_req~1_combout  & ( \u1|tft_req~2_combout  & ( \u1|Add2~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|Add2~5_sumout ),
	.datad(gnd),
	.datae(!\u1|tft_req~1_combout ),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[8]~0 .extended_lut = "off";
defparam \u1|hcount[8]~0 .lut_mask = 64'h0000000000000F0F;
defparam \u1|hcount[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N24
cyclonev_lcell_comb \u1|Add2~9 (
// Equation(s):
// \u1|Add2~9_sumout  = SUM(( \u1|hcount_r [9] ) + ( VCC ) + ( \u1|Add2~6  ))
// \u1|Add2~10  = CARRY(( \u1|hcount_r [9] ) + ( VCC ) + ( \u1|Add2~6  ))

	.dataa(gnd),
	.datab(!\u1|hcount_r [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~9_sumout ),
	.cout(\u1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~9 .extended_lut = "off";
defparam \u1|Add2~9 .lut_mask = 64'h0000000000003333;
defparam \u1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N54
cyclonev_lcell_comb \u1|hcount[9]~8 (
// Equation(s):
// \u1|hcount[9]~8_combout  = ( \u1|tft_req~2_combout  & ( (\u1|Add2~9_sumout  & \u1|tft_req~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|Add2~9_sumout ),
	.datad(!\u1|tft_req~1_combout ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[9]~8 .extended_lut = "off";
defparam \u1|hcount[9]~8 .lut_mask = 64'h00000000000F000F;
defparam \u1|hcount[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N27
cyclonev_lcell_comb \u1|Add2~13 (
// Equation(s):
// \u1|Add2~13_sumout  = SUM(( \u1|hcount_r [10] ) + ( VCC ) + ( \u1|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|hcount_r [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add2~13 .extended_lut = "off";
defparam \u1|Add2~13 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N39
cyclonev_lcell_comb \u1|hcount[10]~9 (
// Equation(s):
// \u1|hcount[10]~9_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & \u1|Add2~13_sumout ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|hcount[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|hcount[10]~9 .extended_lut = "off";
defparam \u1|hcount[10]~9 .lut_mask = 64'h0000000000550055;
defparam \u1|hcount[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y10_N0
cyclonev_mac \u0|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd}),
	.ay({\u1|vcount[10]~9_combout ,\u1|vcount[9]~8_combout ,\u1|vcount[8]~7_combout ,\u1|vcount[7]~6_combout ,\u1|vcount[6]~5_combout ,\u1|vcount[5]~4_combout ,\u1|vcount[4]~3_combout ,\u1|vcount[3]~2_combout ,\u1|vcount[2]~1_combout ,\u1|vcount[1]~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|hcount[10]~9_combout ,\u1|hcount[9]~8_combout ,\u1|hcount[8]~0_combout ,\u1|hcount[7]~7_combout ,\u1|hcount[6]~6_combout ,\u1|hcount[5]~5_combout ,\u1|hcount[4]~4_combout ,\u1|hcount[3]~3_combout ,\u1|hcount[2]~2_combout ,
\u1|hcount[1]~1_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u0|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u0|Mult0~mac .accumulate_clock = "none";
defparam \u0|Mult0~mac .ax_clock = "none";
defparam \u0|Mult0~mac .ax_width = 9;
defparam \u0|Mult0~mac .ay_scan_in_clock = "none";
defparam \u0|Mult0~mac .ay_scan_in_width = 10;
defparam \u0|Mult0~mac .ay_use_scan_in = "false";
defparam \u0|Mult0~mac .az_clock = "none";
defparam \u0|Mult0~mac .bx_clock = "none";
defparam \u0|Mult0~mac .bx_width = 1;
defparam \u0|Mult0~mac .by_clock = "none";
defparam \u0|Mult0~mac .by_use_scan_in = "false";
defparam \u0|Mult0~mac .by_width = 18;
defparam \u0|Mult0~mac .bz_clock = "none";
defparam \u0|Mult0~mac .coef_a_0 = 0;
defparam \u0|Mult0~mac .coef_a_1 = 0;
defparam \u0|Mult0~mac .coef_a_2 = 0;
defparam \u0|Mult0~mac .coef_a_3 = 0;
defparam \u0|Mult0~mac .coef_a_4 = 0;
defparam \u0|Mult0~mac .coef_a_5 = 0;
defparam \u0|Mult0~mac .coef_a_6 = 0;
defparam \u0|Mult0~mac .coef_a_7 = 0;
defparam \u0|Mult0~mac .coef_b_0 = 0;
defparam \u0|Mult0~mac .coef_b_1 = 0;
defparam \u0|Mult0~mac .coef_b_2 = 0;
defparam \u0|Mult0~mac .coef_b_3 = 0;
defparam \u0|Mult0~mac .coef_b_4 = 0;
defparam \u0|Mult0~mac .coef_b_5 = 0;
defparam \u0|Mult0~mac .coef_b_6 = 0;
defparam \u0|Mult0~mac .coef_b_7 = 0;
defparam \u0|Mult0~mac .coef_sel_a_clock = "none";
defparam \u0|Mult0~mac .coef_sel_b_clock = "none";
defparam \u0|Mult0~mac .delay_scan_out_ay = "false";
defparam \u0|Mult0~mac .delay_scan_out_by = "false";
defparam \u0|Mult0~mac .enable_double_accum = "false";
defparam \u0|Mult0~mac .load_const_clock = "none";
defparam \u0|Mult0~mac .load_const_value = 0;
defparam \u0|Mult0~mac .mode_sub_location = 0;
defparam \u0|Mult0~mac .negate_clock = "none";
defparam \u0|Mult0~mac .operand_source_max = "input";
defparam \u0|Mult0~mac .operand_source_may = "input";
defparam \u0|Mult0~mac .operand_source_mbx = "input";
defparam \u0|Mult0~mac .operand_source_mby = "input";
defparam \u0|Mult0~mac .operation_mode = "m18x18_plus36";
defparam \u0|Mult0~mac .output_clock = "none";
defparam \u0|Mult0~mac .preadder_subtract_a = "false";
defparam \u0|Mult0~mac .preadder_subtract_b = "false";
defparam \u0|Mult0~mac .result_a_width = 64;
defparam \u0|Mult0~mac .signed_max = "false";
defparam \u0|Mult0~mac .signed_may = "false";
defparam \u0|Mult0~mac .signed_mbx = "false";
defparam \u0|Mult0~mac .signed_mby = "false";
defparam \u0|Mult0~mac .sub_clock = "none";
defparam \u0|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N30
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout  = ( \u0|rom_addr [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rom_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N36
cyclonev_lcell_comb \u0|rom_rd_en~0 (
// Equation(s):
// \u0|rom_rd_en~0_combout  = ( !\u1|Add2~17_sumout  & ( !\u1|Add2~21_sumout  ) )

	.dataa(gnd),
	.datab(!\u1|Add2~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rom_rd_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rom_rd_en~0 .extended_lut = "off";
defparam \u0|rom_rd_en~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \u0|rom_rd_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N9
cyclonev_lcell_comb \u0|rom_rd_en~2 (
// Equation(s):
// \u0|rom_rd_en~2_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & (((\u1|Add3~1_sumout ) # (\u1|Add3~5_sumout )) # (\u1|Add2~13_sumout ))) ) )

	.dataa(!\u1|Add2~13_sumout ),
	.datab(!\u1|tft_req~1_combout ),
	.datac(!\u1|Add3~5_sumout ),
	.datad(!\u1|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rom_rd_en~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rom_rd_en~2 .extended_lut = "off";
defparam \u0|rom_rd_en~2 .lut_mask = 64'h0000000013331333;
defparam \u0|rom_rd_en~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N54
cyclonev_lcell_comb \u0|rom_rd_en~1 (
// Equation(s):
// \u0|rom_rd_en~1_combout  = ( \u1|Add3~29_sumout  & ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & (\u1|Add3~25_sumout  & (\u1|Add3~33_sumout  & \u1|Add3~37_sumout ))) ) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u1|Add3~25_sumout ),
	.datac(!\u1|Add3~33_sumout ),
	.datad(!\u1|Add3~37_sumout ),
	.datae(!\u1|Add3~29_sumout ),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rom_rd_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rom_rd_en~1 .extended_lut = "off";
defparam \u0|rom_rd_en~1 .lut_mask = 64'h0000000000000001;
defparam \u0|rom_rd_en~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N3
cyclonev_lcell_comb \u0|rom_rd_en~3 (
// Equation(s):
// \u0|rom_rd_en~3_combout  = ( !\u0|rom_rd_en~1_combout  & ( \u1|Add2~1_sumout  & ( (!\u0|rom_rd_en~2_combout  & ((!\u1|hcount[8]~0_combout ) # (!\u1|Add2~9_sumout ))) ) ) ) # ( !\u0|rom_rd_en~1_combout  & ( !\u1|Add2~1_sumout  & ( (!\u0|rom_rd_en~2_combout 
//  & ((!\u1|hcount[8]~0_combout ) # ((!\u1|Add2~9_sumout ) # (\u0|rom_rd_en~0_combout )))) ) ) )

	.dataa(!\u1|hcount[8]~0_combout ),
	.datab(!\u0|rom_rd_en~0_combout ),
	.datac(!\u1|Add2~9_sumout ),
	.datad(!\u0|rom_rd_en~2_combout ),
	.datae(!\u0|rom_rd_en~1_combout ),
	.dataf(!\u1|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rom_rd_en~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rom_rd_en~3 .extended_lut = "off";
defparam \u0|rom_rd_en~3 .lut_mask = 64'hFB000000FA000000;
defparam \u0|rom_rd_en~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N31
dffeas \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|rom_rd_en~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N54
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3] = ( \u0|rom_addr [13] & ( (\u0|rom_addr [14] & (\u0|rom_rd_en~3_combout  & (\u0|rom_addr [16] & !\u0|rom_addr [15]))) ) )

	.dataa(!\u0|rom_addr [14]),
	.datab(!\u0|rom_rd_en~3_combout ),
	.datac(!\u0|rom_addr [16]),
	.datad(!\u0|rom_addr [15]),
	.datae(gnd),
	.dataf(!\u0|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w[3] .lut_mask = 64'h0000000001000100;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000FFFFFE67F0000D9FFE1E1FF03C8319CC0000FF81E07F83FFFFFFFFFFFE7FF1883C61F913EE01BF2000F870E41187FF18CCFFFFFFF8CFFFFF048FFC383FF01E438CCE0003FE0780FE13FFBF5FFF3E7E6600001DC1523E83E0241F927C39F647C7FE19CCFCFFFFF9CFFFFF06CFFFF07FE01E618C07000FF81F01F1FFFC1E0000000C0000300CA2F13EBBBE9601F07E398C9623FE3999F9FFFFF18FFFFFC64FFFE07FC03F31C603803FC07C3F87EA0E00000000D1B8207517899EE3F0A7D5FEDE3F19C8E3F3FC3391E6FFFFC31FFFFFC36FFF807F007F39E701C07F03E07023E000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "7E0033DFBE8820AFB010C1D00EFFEC100E061DF27DD1F87333CBFFFF861FFFFFE36780000000FF9DF3C0F1FC1F8381FF8007AFF6000063EFDAFC3F031F1FF2DCF45E9FF0EC23FCE1E0E667D4FFFC0C3FFFFFF12700000000FFCFFBE07FF07C0FA1F0083EC32002B83A86A1068278FF3E7D5BC51F8A24371DD0C1E0E667AAFD003C3FFFFFF12700000001FFC7FDE03FC1E07F0F8003F9FF080071DE35FC795B8700C006C3723FDA479999E76081C6CFAC0000F03FFFFFF9A700000001FFC7FFF10F0783F87C000F9FFE9B5C464894E339807800DF812E7F8FB7C9A6D0F4DC03CCCFAD000FE07FFFFFFCB700000001FFE39FF1801E07C0F07C7BF5FE2DAFC28EDD";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "7F7A59FBBF3FF8CCB98F86F98D5DCBA8078C9FAAE3FF807FFFFFFCB700000000FFE38FF3E07C3E07C3FF9DF7A2AEFE34975D219E3B07FF3C7E1958EFB472FE89F7A00F099FBAFFFC007FFFFFFCD700000000FFF387C3FFF0601C07CE7C32AC04B1E285CEBFFAA31FF27E0785D7791B627D083E001F191F957F80007FFFFFFE5380000003FFF1800E3FC0C0F00FF7B68FD6FC8B5CF2101D2EB63860FE03BBA42C98DC066C14007E333F9B000000FFFFFFFE53C0001FFFFFF1807C0E0F8FF00E961459AC98BEBC8B83734C767800FC03E91F7E3A33FED6EBE0FC737FCD000000FFFFFFFF49FFFFFFFFFFF18FE1801C3F00389EAB566C032A8D476FCD3D68F000FE";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N36
cyclonev_lcell_comb \u0|rom_rd_en~4 (
// Equation(s):
// \u0|rom_rd_en~4_combout  = ( \u1|tft_req~1_combout  & ( \u1|Add2~1_sumout  & ( (\u1|tft_req~2_combout  & (\u1|Add2~5_sumout  & \u1|Add2~9_sumout )) ) ) ) # ( \u1|tft_req~1_combout  & ( !\u1|Add2~1_sumout  & ( (\u1|tft_req~2_combout  & 
// (!\u0|rom_rd_en~0_combout  & (\u1|Add2~5_sumout  & \u1|Add2~9_sumout ))) ) ) )

	.dataa(!\u1|tft_req~2_combout ),
	.datab(!\u0|rom_rd_en~0_combout ),
	.datac(!\u1|Add2~5_sumout ),
	.datad(!\u1|Add2~9_sumout ),
	.datae(!\u1|tft_req~1_combout ),
	.dataf(!\u1|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rom_rd_en~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rom_rd_en~4 .extended_lut = "off";
defparam \u0|rom_rd_en~4 .lut_mask = 64'h0000000400000005;
defparam \u0|rom_rd_en~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N0
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0 (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0_combout  = ( !\u0|rom_addr [13] & ( \u0|rom_addr [14] ) )

	.dataa(!\u0|rom_addr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0 .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0 .lut_mask = 64'h5555555500000000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N18
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3] = ( !\u0|rom_addr [15] & ( \u0|rom_addr [16] & ( (!\u0|rom_rd_en~4_combout  & (!\u0|rom_rd_en~1_combout  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0_combout  & !\u0|rom_rd_en~2_combout ))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~1_combout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0_combout ),
	.datad(!\u0|rom_rd_en~2_combout ),
	.datae(!\u0|rom_addr [15]),
	.dataf(!\u0|rom_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w[3] .lut_mask = 64'h0000000008000000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "03D9FCE75B0FFE06957FF8667FCE000001FFFFFFFF69FFFFFFFFFFF1CF0FC070F803DFCF3CC22D6D4560115B2CF559F0006F07EC05E91D59C01C17FFF0CCFFC7000001FFFFFF072CFFFFFFFFFFE0C60FE7E9C03A9EE399473B71E95A06737803E3F0000FFFE8DC3186313B9F7FFFC1CCE7C3000001FFFFFE03A47FFFFFFFFFE0E70FEF9F849BE13337E5E20C47E49E337EFF97F0001FFFE63923385A11327FEF8199EFC1000001FFFFFC03B63FFFFFFFFFC0E387FE3B07BDA5F3E15E816F72F4FF1AA4504F80001FFFE31BC64091705229310393FFC0000001FFFFFC01970FFFFFFFFF01E387F87001F2E41B6C624C7CF5D175959A01380007FEFF06BB8CBF94";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "A6A231C60733FF80000000FFFFF801D387FFFFFFFE03C787E1E3FEA3DD32FBAEA856BA432CCD10CEB77F81FFF00D4D9D3FC2238F03EC0727FF000000007FFFE000C9C3FFFFFFFC078F0E0F83FF5CFEE2096FF028AC31B13ADC8B66E1FFFFB07EADB97FFF3ECD07C00E67FC000000003FFF8000ECE1FFFFFFF81F1C387F9BFFBD080613CD07C7EAE79E5291538C00017FCE3E7D317FBFFF360EC81E4FE00000000007FE00006661FFFFFFE03C7873F83FDE2C4573FF87439474BEAE7559A4DBC7F0237E1E01B27FFFFFB3D1803CCF80010000000000000031B0FFFFFFC078F396083EEC3A59D7BE080000BD8BBFB2DCF133EFFFC1380ED5B27FFFFE30910078CF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "3FFF000000000000001CB0FFFFFF81F1CE3E019FC79B31F58FF9EBBFE33E25D2FD9F03BFFFE1F81EDED303FFFC6E84F0799E4838000000000000000E987FFFFC03E311B781CD1C702A488CFC7F000071BC085E79FF8E1FC1F87FBF53F833FE0906C4799DA1CF0000000000000006587FFFF0078F73EBC6A47F06FE87D7C4FE037FE0F3838DE3FF8E0FE0F87D079786F9F247D418F119A30100000000000000035C3FFFC00F0C872D6B515A3625C37B88F03FCC1E137F00C63F8407E018CAAE3706F74DBD4ECCF303210100000000000000034C0FC1001E387E01661FF63336201F8FE1DD81C078C77C83DF8003E018030E212E9655A4BD65F3042D8700000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "000000016C0000007C66F3B95F3DC38D92A0FE7863FC85FF31C1C00E7F0003E01E9285A787FA41EF5801E30A2C8E0000000000000001AC000000F849F2441FBBD9B023D2DCFE03FC0199939E8CFF7F0F9C7806FB1B9CE64A48285D57E71FE18E0000000000000001AC000001F9A1EAAA92BD8D86E0D8A0FE13FC01C0E19EDEFFC0F02187DF86366332E9BE241C55E614DB330000000000000001AE000003F27A0FC1C03C8F1EFB8D1F781FC803C0FC9F538E3F4FFE20FFFE93491AD80AF5BE7BC63320C60000000000000000A7000007E56EF2B9C2CE158C7721C1471F800783BF9B1001C8800398000F4C1A00BCCED5FEF9CC2C0F3E0000000000000000B780";
// synopsys translate_on

// Location: FF_X56_Y10_N49
dffeas \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rom_addr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|rom_rd_en~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N15
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3] = ( \u0|rom_addr [13] & ( (!\u0|rom_addr [14] & (!\u0|rom_addr [15] & (\u0|rom_rd_en~3_combout  & \u0|rom_addr [16]))) ) )

	.dataa(!\u0|rom_addr [14]),
	.datab(!\u0|rom_addr [15]),
	.datac(!\u0|rom_rd_en~3_combout ),
	.datad(!\u0|rom_addr [16]),
	.datae(gnd),
	.dataf(!\u0|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w[3] .lut_mask = 64'h0000000000080008;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "001FE331C92F935DF874FE3B3D423B027303999FE0FE3F8F80C71807340F0B8F6ED5FE808C21DF9E0000000000000000D780001F9A5E56C44A5CE05C7EC5ECC19E08760011BDCBC0601FFC778F8799E2C3DE3E59FE91982259DF000000000000003857C0007F206426F6FA5C5B9D407708A0300B740010701F3FE23FFE73FE00E90AC422124DFFC2185C31D8000000000000007C53C003FF223723A75EEF14D8CEB5E2E3FC027E3800406073C77FFF18FE000C82452CBBD5FFDF9059B19300000000000000FE5BE007FF7666AF143E96D56DA8EDEDE65C007CF9048303E0EDFFFE0C7981F1371C2261CAFEC71043BFB500000000000000FE6BE00FFDAF25808C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "37D0C80832BEC061C01081F00F9C7FCE607F8E0EFFC3D9E66CE3C6F93FE33044BE6A00000000000001FE69F03FFBC2DE8E9ACA4E94D2FE503BE3807800F1F831F00E687F848E3FFE0C11161E6E793E03307891AA00000000000001FE29F87FC77E216DF5CFC64579FF530B42007801FFE3E7E01F683FFD8E0FFC0FC637CDCC057DC162B886B500000000000001FF29FFFFCEF906AAABAFEC7C9AA167D2BC027C03FF07C7801F243FFF8F02FC011C6FCB35FC7B2526B0F2B400000000000003FF25FFFF19FD9F5A937710B55FC59C4848067D0FE0078F063FA43FFF0F80700030E7E30DE2FC0666810AB600000000000003FF14FFFF1BC9DF28EFD5CB37F7F964";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "2B3E07FD3FE0FF8F803B8FF0FC038000E4E1F3FAFD9AF964CC81CA9300000000000003FF14FFFCA23A8F981FC23EA657818FADC2076D5007FE19E038CFF1F8038007FFC0E80075CAF485CC826ACC00000000000003FF14FFE13EB3E3F4A749A75EC1FAAFD9C00C5CC00FF83800186FF1F807B800FF00C0ECB7CBFE85CC842D3000000000000000FF167FD898AAD84851D16CA56876507A800C67801F0098001827F1F007FC00FF018FF395CBF7009C8BB6C700000000000000FF127F000341A645DD33A022D8F1807B3E39C101F301F800083FF1100FF0007C098FC7B44BF9A69CB6C99F000000000000007F1A7F4E9FC91A5FAD6810BC0DC3BE269DEE381FC0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "01F0000E7FF3001827FE3E0FC068A464FF6D9CA0333F000000000000007F1A7E378882F562ACE7504DC8F3DFF5D3A0D0FF8001F0000FBFFF797A0FF2035FC3ED2C2ECF949EAC663F000000000000007F1A3C6C0686B4C17A5AF13F92302013022F83FF8001E0001FFF2EFFF7F80FE173FED1A61AFEA4BEAFE63F00000000000000FF0ABF7A71BDAC9C9F290E659F7DF39E231C03C7C001E0000FFF80FFCC000061C1CDF3B39AD3153CA7F63F08000000000000FF0DB165B95A8D1F43474570284E62370FDEC7C7C000F19F87E68798181EFFC63806A3B7A62B833CAC1B3F3E000000000000FF82388586DB367787734835F0000DC97CFE0FFA0003F9FF8DC18F";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N3
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0 (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout  = ( !\u0|rom_addr [13] & ( !\u0|rom_addr [14] ) )

	.dataa(!\u0|rom_addr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0 .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N36
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3] = ( !\u0|rom_addr [15] & ( \u0|rom_addr [16] & ( (!\u0|rom_rd_en~4_combout  & (!\u0|rom_rd_en~2_combout  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout  & !\u0|rom_rd_en~1_combout ))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~2_combout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout ),
	.datad(!\u0|rom_rd_en~1_combout ),
	.datae(!\u0|rom_addr [15]),
	.dataf(!\u0|rom_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w[3] .lut_mask = 64'h0000000008000000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00E3FF071B8B3F6F361427EF3CAC05841E000000000001FF0427674CB2AEA7D637B913E018605438FF0E000000FFFF88001D00E7FE6B96C70EAE574A9FBF3CA67AC006000000000001FFE55A93388372679BAE87B7E47CE06E007F3007E008FFFFC0003D018F89714C00B887576E1BF37CB37D6000000000000001FBC14122C272706B8D4BDCEF91F8E150EDFE7807E02E7FFFE30079838E054C3FCD5792AD66317AF89936B000000000018003E07D415A3926246066508BCF02FBF72FFC7CF00DF03F1FFFFF80D0071F9F64367D21D26EBF7D70F898915C00000000010003E1FAC226CE04A32E7269B43CF83F2450E3C1E01C18661FFC3FCF800C1D4269068A";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "4B7A8E4CD7FAF88E495F00000000C00007EC00D532828834AE7952C1FC61FE5190F30FC180FC70C1FC5FEF800C08FC8A4EF07A45197C7AFBD1C72C8F00000000000000400EBCEDD02C6DAFB84A13E0447C43EE71BF98000870407CE1EF831C10AB82DE1C38F8B97EFFEDC9C3B4A700700000000100C11E677F93F60B6F8A0E2C5880788157B3DC040018CCE0089843871C1334021FC07884CBDE04E229C1D6A300F4000000000CFF9DE9C0E080494F92697FCD80788315C984FC10F3EFDF878647871C133805EC642B8A85B9E32E19E0CBA101FC000000020FF9EC45B59DAF2937E865A3FD60E31F51E786FE01F39C1FC5927C070E2E731290D836D046E6A39C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "49F06BB003F8000000070FF9305ABEB522E86788BB33E62000BA04A6197C01F379AF514270070E42FF174CE2D6164E5B3BBE60FC2BB00FE0200000001E40ED8139B38306A242E4E1C67F07E261263F461FF64CC522C6207F0E85C1D6D6F9D96FBCA603C408FE35BC3FC0000080001FC756C148632D25DD8EC3A1CCFF81DF06F4FF3E03E6CD80206701FF3ECD49C6D15A085B01C702E6187F359FFFF000D5A7A800102CC1D7B8ED705C078840E9BF05C387FFFF3C3C059F19C83781F3BEA0F1F4AF10288852B9A160F41F9407FFF0E0E9826C0007FFFD5AFF27202E077D88381D08C078831CF8FF0A737C0F13F673BDEF2901BF39F87861FE3839C0079400FFF3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "807B45C84007C97EAFD1F2A3E38D78083438270018C0967BFCD0DAF0E119FE63FCE8C45F12773CD0A9FFDD0C5007B4FEFF3F2E438DAE0002D6E7352766F8DC5D9D806067DC4300C05CF9FE17A440DEE9C073FD1731FA9BC656BAD7FFB8AFA0072D87FE08E9A02059DCD5C712A183B7653CE4F900600F9873C0636F8CC1E8EAD08629C077FE23482BA924CD18DFFFF80C4E0E6A66FE0154D89CF4C85CD5D0012D3D4B02630220E90730397FB79804CE2AA55F0CB930301DA84C928C4FFD75FFFFE71C5C3CD526FC031CEBC3C105DB62D4A081AC41B47FC007C104D003C7E7E60CDBD6797EB19020A00C087DE31CCD82DEFFFFFA09DF635527F816C3703FFFD182";
// synopsys translate_on

// Location: FF_X56_Y10_N43
dffeas \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rom_addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|rom_rd_en~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \u1|tft_rgb[0]~0 (
// Equation(s):
// \u1|tft_rgb[0]~0_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[0]~0 .extended_lut = "off";
defparam \u1|tft_rgb[0]~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \u1|tft_rgb[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N21
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3] = ( !\u0|rom_addr [16] & ( \u0|rom_addr [15] & ( (!\u0|rom_rd_en~4_combout  & (!\u0|rom_rd_en~1_combout  & (!\u0|rom_rd_en~2_combout  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0_combout ))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~1_combout ),
	.datac(!\u0|rom_rd_en~2_combout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0_combout ),
	.datae(!\u0|rom_addr [16]),
	.dataf(!\u0|rom_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3] .lut_mask = 64'h0000000000800000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "02402E007F37F1F7221F9CCE7EA433DC60CCFF000E9E9F8C940E3FBE2486F20367F8FFAC824BC7CB7BB9F8D2079B52180293FC31D9C0018D21F6A4706036EEDCF09C71CCFF801FE60630F8C3014D5606E66327E0CD5933C807C9DC9CE57D34A08F616AD3E9CE4E9F0E25DC1F589205B97E58B63E338CFFC03FFBE137021A605C381C72DDB64FFD8F1F570DF50F1A63352B79651169D01BF1FB291B1671E641CCE95E35FC777E198CFFF000FFC02F2F93FC66E79C04925687FF3FCF9BB7906F28A684365FE7B0841B0CE3B34E958987219EDF16342CB019FF1D9CFFF801FFF3DFA2F7FECF757BEEAFE067FBF0CD5EE62375DE2BBAD2CC6070821799D850F0ACC3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "387C3FCF69CD4B818BF18C9CFFFEBFF7FF63130FFF4EFF986AD2D0E9FF00CFEF5E8BBCF679F81AE15D996C5A3C1FBFD8B278F780739E14136A7F24338698FFFFFFFFFCE0F639FF20CC54B74C2C01F6F60CA8CC5AA89763FAD2C2008D5681ADF1DBCAAB3C73F1E70805CBA119A07FE358FFFFFFFFFC104BC1F0C21B835A5F5403A42BCDEF00501E1D2CDD62649F8370F305CFC49EEE18F87FC41F0C4349BE183FE34DFFFFFFFFFFC81EAC0E1FCF2DBFEE259EFD62FDDBF3D9B0A7B8BA2DFFCA92730CA30FFCF06F0F8C7FC32FC3894B6799FFF1A4FFFFFFFFFFD8E05267E09994810C2EA2B07662149AAC1F63A994DDAAE4716C147B0FFFDFBF004C6C01FEE083";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "635C11FFF8B6FFFFFFFFFFE08011F3FFCD14D8587D01853D75F4B05926DFCC7C8151C6D8CBBCE30F145FEE64EC4819BFF9EA47C9A3FFFCD9FFFFFFFFFFE00069880C4C48970B40D3017FE6EAA05552383BF91A37478CCA57048F9F9BE3EBD810E6908D604F4EA0FFFC6CFFFFFFFFFF0010FA7484F2BBE3237F0606FC00E7EBA2641FED050A28A43D5F080897DA1F6018D84FC6A90734A722ECFFFE37FFFFFFFFFFFFF0FFDFF4473538A9AF03037401752199B61235AE1C21F20F714404DD8F99F16F6FEFDF78842F1D003CFFFF19FFFFFFFFFFFFFFFC1FFBA0132FE4CBCFD180037A3B89A542438ADD65EE351A920ECCFF99E4172871FCFA00913A71FCFFFF8C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "FFFFFFFFFFFFFFFBD65CB6CE8AEC5BE7FF1F26516D33CFD0D5AAAD429EE24E33822EDFDFC89EA18808D54C0A81645CFFFFC7FFFFFFFFFFFFFFFFC6ED783B0E4926033FD90CC77AAA2760E2E4A45B747E0C3FCD5FFF1FC9BD11580142D7EAE6F02CFFFFE0FFFFFFFFFFFFFEFE0F3CA0A45B8DFC050BE5E9F35D246F72DD526C02F8C43DBFFD827B98F25A2BD37EF9AFFFEBF92D7FFFF8FFFFFFFFFFFFFFF64E06E2CBC614F0E289F979F6DD0AE71EF8E82B691230147CF804B5DBA00B72D59B199CAB1FC42C7FFFFFFFFFFFFFFFFFFFF8FF27AE3A682779F165E2E1E781463EC6F775141870A037DFFB9F77BDC003FFF4A5FFDA09CD43863FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N51
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3]~0 (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3]~0_combout  = ( \u0|rom_addr [13] & ( \u0|rom_addr [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|rom_addr [14]),
	.datae(gnd),
	.dataf(!\u0|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3]~0 .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3]~0 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N24
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3] = ( \u0|rom_addr [15] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3]~0_combout  & ( (!\u0|rom_rd_en~4_combout  & 
// (!\u0|rom_rd_en~2_combout  & (!\u0|rom_addr [16] & !\u0|rom_rd_en~1_combout ))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~2_combout ),
	.datac(!\u0|rom_addr [16]),
	.datad(!\u0|rom_rd_en~1_combout ),
	.datae(!\u0|rom_addr [15]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3] .lut_mask = 64'h0000000000008000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "303CBCCFBA9CE56BE0C7C105A803FFF783CCB414AF3A9B5000301DADA3F63B985BEBFFFFFDFA1F5925B1F06040C60003F55632D84DFEE1DC50F3E08F8146E831FF6F11022E46A9C1A9AB0032FCA079F8A89CE2DFFFFFFD3E8FE954CFF03DF987B00177EE10DA485FCBE484F7028100EE0433C0CF1683636EB0092CFF0036FD41344F5E451137FFFFFEE6FDCB5670E08EDB07FED87ABD6D58A1C4D69DA340060000F76A5811A7C4F9549B26F39EA3FF9EFB414169C38DDECFFFFFFFE5BAC6D980E3276C1FC1FF0D91F751D27E274BC676230800797CC73C1074F6CAAFBC106CA7078FFAC371392639B01FFFFFFFE8197CCE03CF2635B00007E683D45C7227B8A8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "86931800004F0F3CFE1835846F2910600EA67E6F733F609DD2E0807FFFFFFF60AF5E383FCED8E3F000007BF951B4C1E7703FBE4FF0000192063FCFFC8B0D595433ED53C67E3F7BC605DE33680DFFFFFFFF166263C1FFCBC107C03C04083ACF47737C28553757C1C003624DC3E420338B34248DA0F3F1C0D4E10FE06874DFFFFFFFFFFF563F1E07FF8C0507E0000008D21DF5619D3DE18DC383FE843E1E01F6EE3CFB497150BC06878FD4E003FC0F357FFCFFFFFFFEB97F001FFC9D197F0000745D32B70A705C2BCC21811FFC84EE1FFF3260BCD7E30C799752C7BFF10C0FFFFCDAFFF07FFFFFFD964F307FE091F43E0801FA79BEB5F450ACAFC88382FCF9CACF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "61FE79807068C1FEF6009AC4BF93FC3E38632DFF001F1FFFFF874F387FC11A713A7801FF34DFE27A154FC04B6687007B953300003E08711E216FCDA0F5C8BF9C9FFE00FE68FC7F8DEFFFF8E4E79C7F87122531E403FE95CBFF43D5F5A837AB8C207FB8BF9DFF00367E169B73B619D7F2BF91CFFE07FC5CE1C0CC2FFFFF64379F3F181D367CC001FFE62F06A53A3C09914A6000FE27D007FFFF148FB978621BED88037BF7C3FFC760DCCE7F49B0CFF61CE78E00368FD08900001F02D6753B3D92E0B688E000FE492F803C5CA0F80ECC237C389034C003F0FF07410FC7F710DFF3F7A7C7C00069C189030080095AB1B59CD2996FA143E000FE8E7FB981025C0309";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "B96A553D22420FE07CBF0187A63F0FC03DCCFC18C7E000D6E0622EB801E9A9FEA763A31EDD617D1038FD41BF8030FE2798B42E545A9A8523CFDF7C3E00CFE03E027C111AF7BDA3E03194F08ED6BC02FA735470655514B7BB2BE073F208138538FA6085A35E90B4B409EC0BDB840BF861F2F7807708E477AD61E0FFADF80B92E1898F2842D373D47DD0C467FC9FECA337E278090B2554DC0FD4B979594280C7E00F79F247F7EFED327FF4E3E1FF2DFC26B08567466C7A8333DB1B3FFCE7E83FD5F5A90FCC9E37DCEFE23AA486325B6A62B0FFF0DC70771F000C197F0547C8C46CFE03A3171058171A2893464438CD67EAFFE87D08073382C1B32F51852112A616";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N12
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout  = ( \u0|rom_addr [13] & ( !\u0|rom_addr [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rom_addr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N27
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3] = ( \u0|rom_addr [15] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout  & ( (!\u0|rom_rd_en~4_combout  & 
// (!\u0|rom_rd_en~2_combout  & (!\u0|rom_rd_en~1_combout  & !\u0|rom_addr [16]))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~2_combout ),
	.datac(!\u0|rom_rd_en~1_combout ),
	.datad(!\u0|rom_addr [16]),
	.datae(!\u0|rom_addr [15]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3] .lut_mask = 64'h0000000000008000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "FFF99FFFEED8666DCDFFF6FFC3EF071F68CED04A40302FDC7CFFFFDC6FDCC3D870E7183C8A33352ED03FFFFFFFFFFDFFFFFFFFF9FFFFF80996D39427F70E238AA54C77BEA171E24EC83BC9CFFFF4FFFCE11941B933F31A360639DEFFFFFFFFFFF87FFFFFFFFFFFFFE86F9344F630F31FD1CA920E5BDE968E8133182003FFFFFFF9FEBFD8E3AB1E64C377FF59F69FFFFFFFFFF87FFFFFFFFFFFFFE163D33A3608702DB0DC7272B6D3264541EC640201FFFFFFFCFE3B0439EC7D9E2155AC00FB8FFFFFFFFFF8183FFFFFFFFFFED888DD861507387D71936DDA3866D5FBC8408BC119DFFFFFFE5F060471E27461B9B645C0E8AFFFFFFFFFF8001FFFFFFFFFFEEB52";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "0B8BCF017BD823319945A1ABEC0C21C6F760180FFFFFFFDF86CE4C39AC67B129EE68074FFFFFFFFFF0001FFFFFFE7FFFE95A0C118F029BAEC5A2E5506498AF6E067B07840007FFFFFFCF0F9921FBC00C8F79C74605BFFFFFFFFFF0003FFFFFFFFFF380B56010872F159803D6E998F9817D7B8BC0840DE003FFFFFFFF9C03927FAEAECA55799D3AEFFFFFFFFFE0003FFFFFFFFFFF2250C0109B37E489FEABF866D6864F7405A0207B6003FFFFFFFF4300E5A584921BF65F9CCA4FFFFCF0FFE0007FFFFFFFFFFEA6A602F18FBE86E33C95A14586C7B3B853DBF97FE001FFFFFFFD5FFCF0E1F4E9558D68FD3C77FFF8F07F8000FFFFFFFFFFFE722C03E9B7283B9C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "C316B6FB984BB7D27F53993FF000FFFFFFFF5C543509C7E4ADDCD535F6A7DFE1E03FE000FFFFFFFFFFFCF9AE038FC4A0F8CA6033CDD94BBBC8135F75781FFC00FFFFFFFF7C1B17AC76AD6B2A686E9B567FE6E03FF0F1FFFFFFFFFFE3AD4C03806C68038D6F74AF66B152EEA68D9F780FFE003FFFFFFF7EFF3F0D51AF3216F02346227FCDF03FFFFFFFFFFFFFFF1BA94D83E7D911D9E23D8F8F241C2763DB860FFC07FF001FFFFFFFFBFFBA3C215F6C7F38236C63FF8AF07FFFFFFFFFFFFFFF882A8F83EF910C442B54C9E9137B07F926099FFE01FF8007F0FFFFFBFBD16573BF8AA1F8021F6DFF9AF87FFFFFFFFFFFFFFEF0559E0241A12D5C378126FA1B1583";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "973C808FFE00FFC000001FFFBBFF9DB4FB2B9D0FB80C0872FF9AF87FFFFFFFFFFFFFFFC53584017DA24F908E378C99FA82EF9F250097FF003FF000000FFFE275075501D2723A52AB9F0E7F9BF83FFFFFFFFFFFFFFFFC1904039DB0CE2384C757ADFBF5BFCFAC0003FF000FF8000007FFF3CFA76AAFF06712A067DE87FF9BFCFFFFFFFFFFFFFFD073A59E0EDCC9CC648ACFC1A723C9CFD0F44001FF0003FC000003FF83CFB51E690ED49BD877FE01FF98FFFFFFFFFFFFFFFFFFF54E9C3E7A7BD3B9010CE5817F3B57C1E00000FF8000FE000001F006CD773FC20CD29EE8F6FC03FF10FFFFFFF80FFFFFFFCE772B9FFDB37FEB6424105710E8672EE59000007FF8";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N39
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3] = ( !\u0|rom_addr [16] & ( \u0|rom_addr [15] & ( (!\u0|rom_rd_en~4_combout  & (!\u0|rom_rd_en~2_combout  & (!\u0|rom_rd_en~1_combout  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout ))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~2_combout ),
	.datac(!\u0|rom_rd_en~1_combout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout ),
	.datae(!\u0|rom_addr [16]),
	.dataf(!\u0|rom_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3] .lut_mask = 64'h0000000000800000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "007F00000000074C16DD7E0551175DB7FC07FF10FFFFFFF007FFFFFF8FD36B0FF4B5768E73375B55C823E8211E8000003FFF003F80000000051AD6B43F9A0FB5EDBFFFFFFF16FFFFFFE003FFFFFFFFCFC901FEAD80EDFEB28AA3E70FC80E300000000FFFC00FE000000000A1BD1E7A1C4D463DBFFFFFFE37FFE000E003FFFFBFFFFAD9C07B89603DEBDBB0BC2B3A3884B000000007FFE003FF000003FFDF88B4EC7B9807B61FFFFFFE2CFF80007001FFFE7FFFF135C035F87E1A8FB82148EFEC33A87401F00003FFF800FFFC001FF883E8E4C05210B5D31FFFFFFE28FF00007003FFFFFC0EF6EDF82CE007B7DE2063427D41BD777C07F80000FFFE003FFF00FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "001E709E20E376215D1FFFFFFE6BE000007C07FFFE3E087174FC60B8011FDD90C25BF803D7C70FFFFC00003FFFE001FFFFFC01EFC64DCEF31083111FFFFFFC52C000007FCFFFFFFFDBFF44FE7EB830A0E2508040B803E7CFFFFFFC000000FFF8001FFFF03FEB7EABB2F50CCF213FFFFFFCD6C700007FFFFFFFFFFFD714FE79847F6E2F2780E0BA21F7EFFFFFFE0000003FFF800FFFC1FFCF408BD2FA107EAD3FFFFFF897EF80007FFFFFFFFFFC7C75FC789C79352824003E9E007EDFFFFFFE0000001FFFF001FE07FF005BCC0EF1A27EDD3FFFFFF1A7FF80003FFFFFFFFFF60504FE3B5F0726601C00139F2DAFFFFFFFFF803F00007FFF00003FC0187392EA72";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "A67ED63FFFFFE36CFF00003FFFFFFFFFF8032E7E033F80C11FE0800EBFFCEAFFFFFFFFE0FFE00007FFF000FC003966B6F8C7F27E327FFFFFC668FF0000087FFFFFFFFEF4D47C07DF8051EFC0000DFFFC69FFFFFFFFFFFFFC00007FFFEFE0003F8CAAF8C6B27C227FFFFF0CC8FC0000000FFFFFFFF7A5667C037F8069FF83C0097F3B747FFFFFFFFFFFFF800001FFFF8003FCBBD17D84B27C227FFFFE38CFFC00000003FFF3007A6728FC03BE72B3E7C1A0121FF06E707FFFFFFFFFFFF000000FFE07FFFD4BCE1D89B67D223FFFF871CEFC000000003F60001687D8FC06BC7FEF7FE20060CE702B001FFFFFFFFFFFFFF80000003FFFF28B380D05B67D423FFFE1";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "C39DF8000000000FFFFFA6BC70FCC4A5E19F03F0017B2E51080000FFC7FF007FFFFFF00000FFFFE313F8B505B67D450FDF07071BF00000000003F801742F407CE97F806F10780325FDD2000000000000000FFFFFFFC00FE3FE000FF7CB09A4FD4580001C1F32F00000000001E801B4D182F9FD3F383706000190D74880000000000000003FFFFFFFFF00780015154A0924FDC5E000F0FF25F80000000000FFC2FA4613FCFD6E087F8FE003CFBD8000000000000000001FFFFFFFFC0030001C654E1924FDC4FFFFC3C385F800000000010027ED987FF8F479F0990FF00D681210000000000000000003801FFFE0000000090FCB1924FD847F8000018AFC000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \u1|tft_rgb[0]~3 (
// Equation(s):
// \u1|tft_rgb[0]~3_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[0]~3 .extended_lut = "off";
defparam \u1|tft_rgb[0]~3 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \u1|tft_rgb[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N48
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3] = ( !\u0|rom_addr [15] & ( (\u0|rom_addr [13] & (\u0|rom_rd_en~3_combout  & (!\u0|rom_addr [16] & \u0|rom_addr [14]))) ) )

	.dataa(!\u0|rom_addr [13]),
	.datab(!\u0|rom_rd_en~3_combout ),
	.datac(!\u0|rom_addr [16]),
	.datad(!\u0|rom_addr [14]),
	.datae(gnd),
	.dataf(!\u0|rom_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w[3] .lut_mask = 64'h0010001000000000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "000000279B60FF01C371061C0FF012B1FC8000000000000000000000000000000000158AE2192CFDB4F800007C9AFF0000000003FCF204818003F973C4580FE0037D84000000000000000000000000000000000091D7F2392CFDB4F8003FFE94FFF800000003FCF3463F0007F337C078DFE04467F040007FFF800E0000000000000003E00000B7D8E4392CFDB4F801F80694FFFF800000037BC4D138003F40166234DFE06DC59B80FFFFFFFFFFE000000000000007F000004BADCC392CFD34300F800695FFFFC0000001FF8A9178F9FF016C7334FFFC294C3F3FFFFFFFFFFFFF9F80002003F00FF800001B3A043924FC343FFC07C6B5FFFFE0000003FFB2B1E1";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "FFFE070CD0A7FFFFAF08B7FFFFFFFFFFFFFFFFC003FFFFFC0FFC00008004403924FC7CFF807FE6B5FFFFF000001FFEFE30C1FFFE0E981F6FFFF917803FFFFFFFFFFFFFFFFFFFFFFFFFFC0FFC0003C7187C392CFACBE003FFE2B5FFFFF8FC003CDEC3C881FFFE3CB30F0FFFE50993FFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFC003FFB6006392CFA83003FFFF2B4FFE7F9FE0000031F8087BFF87CA3040FFFD12FA07FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFE007FFD7684392CFBB601FFFFF2B4FFC3F8FC0000002E119DFFF03CB0006FFEDEF3F9FFFFFFF7FFFC3FFFFFFFFFFFFFFE1FFF01FFF071E4396CFB7407FFFFF2B4FF81F83C00138980B2584603B91C006F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FCE56227FFFFFFC3FFF807FFFFFFFFFFFFFF3FFFFFFFE0FF643B6CF3541FFFFFF2F4FE01F8000023CEC42C58080FF31C00E7FC77F92FFFE1FF81FFF0007FFFFFFFFFFFFFFFFFFFFF80FF74736CF0DC7FFFFFF2F4FE03FC0000045FBE0258001FE30C06E3FCB4292FFFC0FF80FFE00007FFFFFF83FFFFFFFFFFFE00FF74736DF088FFFFFFF2F6FE03F800000FCDDC6398007FC70C07E3FCC55BFFFF80FF0001C00001FFFFF801FFFFFFFFFFF001FF747369F088FFF00FF2F6FE01F80001CE03D08BE805F8079C07C43B67F3FFFC00080000000000FFFF8000FFFFFFFFFF8003FF747349F529FFE003FAF2FE00F00007FFCFA80EE007F01F1C07C0057FD7FFF000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "0000000000007FF800007FFFFFFFF8000FFF747349F569FFC7F9FA7AFC0060000FFFC824CD1407C01B1C0FE0375D3BFF00000000000000007FC0000007FFFFFFC0001FFF76F249F769FF8CCCF27AF80000003E7AC7D3A29A3F03B83CFFF17FBCDBFC00000000000000003F00000003FFF10000003FF777F259F6F9FF9B1A337A70000000FF1D9053E7563F07F078FFFBF2E457E000000000000000003E00000001FF800000007FE377E6D9E6B3FF95F5037A00000003FFF349ECE7E5BC030071FF793ADBFF8000000007FFFFC0003E0000000070010000007FE377E6D9E193FF950A837A8000021FFFEEBFF0E942DC0780E1FF7E0FEE40000000001FFFFFFC00";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N9
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3] = ( !\u0|rom_addr [13] & ( (\u0|rom_addr [14] & (\u0|rom_rd_en~3_combout  & (!\u0|rom_addr [15] & !\u0|rom_addr [16]))) ) )

	.dataa(!\u0|rom_addr [14]),
	.datab(!\u0|rom_rd_en~3_combout ),
	.datac(!\u0|rom_addr [15]),
	.datad(!\u0|rom_addr [16]),
	.datae(gnd),
	.dataf(!\u0|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w[3] .lut_mask = 64'h1000100000000000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "1C000000000001000000FFE377E6D9E913FF96F5437AF0001FFFF6D4F7F980F70607C1D3FF0157FA8000001FD07FFFFFFF80080000000000030000007FE377E6D9C953FF948AA37AFF800FFFC6E9C7DEC6982B038383FE62AE98800007FFFFFFFFFFFFFC000000000000000000000FE737E6D98ED3FF94855B7AFFC007FF85EB8447CCAC03E303D8F6A3E1DC00007FFFFFFFFFFFFFFE0000000000000000000003FF17E6D98EE7FFC9528F6AFFE003FF932C003F91001EB303F80784802000FFFFFFFFFFFFFFFFFF8000780000000000000001FF1FE6D81DE7FFCB5D576BFFF000FF1058281F39134FDA01F806F93A490FFFFFFFFFFFFFFFFFFFC001FE000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "0000000001FF1FE6D81127FFE6AEB245FFF000FE07B8F81E6C22D2E180FC17B132601FFFFFFFFFFFFFFFFFFFE007FF8000000000000001FF1FE6981227FFE52F5845FFE000FDD743F81EBE08F506C0FE6214F027FFFFFFFFFFFFFFFFFFFFFE1FFFC000000000000001FF0FE6983227FFF257A445FFE000F8FEC7D83D6FFC40B4A0C0F305586FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FF0FE6903CA7FFFAB65BC5FFC001F8FC8F1E3DCFFFC0E02E7B5F3E47E7FFFFFFE07FFFFFFFFFFFFFFFFFF000000000000003F70FE4906DAFFFF94A2DC1FFC001F0A3701C3C8FFFC7890CC7C5FCCDFFFFBFFFC01FFFFFFFFFFFFFFFFFF800000000000007E7";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "0FE4B063CFFFFCB21642FF8001FF08C0183BFFBFD0FCCF34532E41FFFF0FFF800F8FFFFFFFFFFFFFFFF80000000000000FE70FE5B062CFFFFEAD0902FF8001FFF7021824FFFEFC5C55FADD68DCBFFE07FF000707FFFFFFFFFFFFFFFC0000000000000FE70FE5B0744FFFFE5924C2FFC001FEA41F18EE7FFFFE6FB71E0E47CEBFF801FE0000003FFFFFFFFFFFFFFE0000000000001FE30FED30584FFF7F32B27AFFC001FF4CFF1190F7FF83AE99508CB70FFF800004000000000FFFFFFFFFFFFF0000000000001FE30FCD20435FFF3F269919FFE003FFBBFF1291FFFFFFAE017C59EBFF600000000000000003FFC7FFFFFFFFC000000000001FE30FC920C79FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "3FAC9EADFFE003FDB3FE33BBFFFFFF9E383D5BAE7F000000000000000001FF87FFFFFFFFFF80000000001FC38FC960B89FFF1F9CDF52FFE003FBB7F8349FFFBFFFFE363F6450FF000000000000000000FF87FFFFFFFFFF80000000001F838FCB60B2BFFF1F995FACFFF003F8A7F8337FFFFFFF26642FCE84E10000000000000000007F03FFFFFFFFFF00000000001F838FCB608EBFFF1F994DD1FFF007FCAFFC39FFFFEFF00894A8C910E80000000000000000001E03FFFFFFFFFF00000000001F828FCB609B3FFF1FD94E67FFF007F94FFC4FFFFE7E7FC8582CD9DE780000000000000000000001FFFFFFFFFF00000000001F02EFCB61F13FFFFFD1661CFFF0";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N42
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3] = ( !\u0|rom_rd_en~2_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout  & ( (!\u0|rom_rd_en~4_combout  & 
// (!\u0|rom_rd_en~1_combout  & (!\u0|rom_addr [16] & !\u0|rom_addr [15]))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~1_combout ),
	.datac(!\u0|rom_addr [16]),
	.datad(!\u0|rom_addr [15]),
	.datae(!\u0|rom_rd_en~2_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w[3] .lut_mask = 64'h0000000080000000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "07FFCFF883FFF09FFC44147CE620F80000000000000000000000FFFFFFFFFE00000000001F02E9CB71653FFFFFD16301FFE03FC1CFF80F3FFFFFFDCCD15E88D1E80000000003C00000000000FFFFFFFFFE00000000001F02E9CB711C7FFFFFD1610CFFE07FE287FF7FFFFFFFFFF6FC1B4E5CE00000000003F000000000007FFFFFFFFE00000000001E02F0CB73B67FFFFFD1719FFFE07FFA062C7FFFFFFF97EC719BE91D60000000280FF000000000001FFFFFFFFF00000000001E0610CB3EE27FFFBFD17CDCFFE07FF9A058FFFFFFFF7FDE17D28EEC800FE0C07FFFF0000000000003FFFFFFFF00000000403E0610CB3E1AFFFF1FD16E58FFE03FFC8541FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFE908A0FFEED03FFBE0FFFFE00000000000007FFFFFFF00000000F03E0710693D3EFFFF0FD16FA8FFE0003FD7EFFFFFFFFFFFFE16E99D2B703FFFFFFFFFF00000000000007FFFFFFF0C000000787E05E46D02C4FFFF0FD34CD41FF0001A75BFFFFFFFFFFFEAA976B440F03FFFFFFFFFF87800000000007FFFFFFFBFC000007C7F0DEE6D8534FFFF0FD34C360FF00009FF7FFFFFFEFFFFF732752DA4707FFFFFFFFFFC7800000000007FFFFFFFFFF800007CFF1CAF24FA1DFFFF8FD34D9B0FF00007FFFFFFFFFFFFFDF5CEDACFADB07FFFFFFFFFFE7800000000003FFFFFFFFFFC00003CFFFA1BB30AE9FFFFEFD34A6507E00000D3FFFFFFFFFFFFF86A98";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "4CA6307FFFFFFFFFFE3800000000003FFFFFFFFFFE00003FFFF3D0D9EE93FFFFFFD34A9A07E0000021FFFFFFFFFFFFEE7975B4D8707FFFFFFFFFFE3800000000001FFFFFFFFFFE00003DFFF5EE67EAB3FFFFFFD34AE80380000004FFFFFFFFFF8FEF97741B39707FFFFFFFFFFC3000000000001FFFFFFFFFFE000011FFE6118FE967FFFFFFD38B15000000003C7FFFFFFFFF85F1241AF354703FFFFFFFFFFC0000000000001FFFFFFFFFFE000001FFCBEE3CEC8FFFFFFFD3836A00000000067FFFFFFFFFFFFE31E3F35A703FFFFFFFFFFC0000000000000FFFFFFFFFFC000001FF1C10F0671FFFFFFFD383F500000000027FFFFFFFFFBFF1D951DA79703FFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFC2000000000000FFFFFFFFFFC000001FC17E7801C3FFFFFFFD3878900000000007FFFFFFFFFFEF8418DCE46780FFFFFE7FFFC20000000000003FFFFFFFFFC000000F0302FFFE0FFFFFFFFD387B200000000000DFFFFC3FE1F8FF09D21E4F800007FE3FFFC003C00000000007FFFFFFFFC00000000E9D80003FFFFFFFFD3A7BD00000000006003E603FF81B05BED6A407800001FE3FFF8007E00000000001FFFFFFFFC00000003C750000FFFFFFFFFD7B7A70000000000E000DFFFFE066F725CD2487C00000FC1FFF001FF80000000001FFFFFFFF80000000F9021E03FFFFFFFFFD7B7A00000000001F0003C0FFFFBCE410F174C7C00000300FFC009FF80";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N45
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3] = ( !\u0|rom_rd_en~2_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout  & ( (!\u0|rom_rd_en~4_combout  & 
// (!\u0|rom_rd_en~1_combout  & (!\u0|rom_addr [15] & !\u0|rom_addr [16]))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~1_combout ),
	.datac(!\u0|rom_addr [15]),
	.datad(!\u0|rom_addr [16]),
	.datae(!\u0|rom_rd_en~2_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w[3] .lut_mask = 64'h0000000080000000;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "000000003FFFFFFFF00000003C2FA7FFFFFFFFFFFFD7B7A00000000003F8001FB0FFFE27CCD987663E000000003F00007F000F0000007FFFFFFFE0000000F0C0E7FFFFFFFFFFFFD7B7A70000000001F80000001FFF502C5056663FF000000000000000001F8000007FFFFFFFC000003FC79E4FFFFFFFFFFFFFD7B7A70000000008F800000003F9733215FAC31FFFC0000000000000003FC00000FFFFFFFE000007FF1C514FFFFFFFFFFFFFD7B7AF0000000007F000000000F8ECEE72D7018FFFF800000000000000FFFC0003FF00000000FFFF80E3AE8FFFFFFFFFFFFFC7B7AF0000000007E0000000001D672C02CE2583FFFF817E0000000007FFFFFE1FF000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00003FFFC03E18C99FFFFFFFFFFFFFC7B5AF000000FE000007F8000007987DCF09DA6000FFFFFFFE1F0003FFFFFFFFFF803FC10FFE003F838E553FFFFFFFFFFFFFCF35AF000001FF8000FFFE00000728994709A51F0001FFFFFFFFFFFFFFF01FE7F003FFFFFC01FE07C38E5A3FFFFFFFFFFFE7CF35AF000007FFE007FFFF00000AF95908885260FFE000000000FFFC0000000001FE00000FE03F83C71E6C7FFFFFFFFFFFC3CF382F000007FFF81FFFFF8000048E8FB3627AC7E001FFFFFFFE000000FFFFFFFE01FFFE01F03F0F0E1F18FFFFFFFFFFFF83CF3827000007FFFE7FFFFF8000087082B14B4AC3C07FFFFFC0007FFFF80000000FE03FFF03E0F83E0F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "03E1FFFFFFFFFFFF81CF3827000003FFFFFFFFFFFCC00B8B0CF8A352E0F03FFFFFE003FFFFFFFFFFC003F03FFC0F83F03F01FE07FFFFFFFFFFFF01EF3827000003FFFFFFFFFFFFE009BDCF9A3F64F03E000007FC00FFFFFFFFFF800FC0FFE01F03FC01FF001FFFFFFFFFFFFF81EC3827000003FFFFFFFFFFFFE0772142719F39E03FC000001FF007FFFF800001FE03FF801FC00FFF0000FFFFFFFFFFFFFF81EC3827000003FFFFFFFFFFFFE0642D6E49071E03FF8000000FFE00000000003FF803FFFC00FFFF80003FFFFFFFFFFFFFFF81EC382700080FFFFFFFFFFFFFF067EF17108F07F0000FFFDFFFFE00000000007FFF000007FFE0000003FFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFC1E83827003FFFFFFFFFFFFFFFF0697F703C9B01FFFF800000000000000000000003FFFFFFF80000007FFFFFFFFFFFFFFFFFE3E8382F007FFFFFFFFFFFFFFFF068B2210680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFE3E8382F007FFFFFFFFFFFFFFFF837D281AF4000003FFFFFFFFFFFFFFF808000000000000000000007FFFFFFFFFFFFFFFFFFC3E8782F007FFFFFFFFFFFFFFFF834E2FD326000000A0600003E00000000000000000000000000001FFFFFFFFFFFFFFFFFFFC3E8582F007FFFFFFFFFFFFFFFFC1B08E7B8A0000000000000000000000003E00000000000000000FFFFFFFFFFFFFFFFFFFFC3E8582F";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \u1|tft_rgb[0]~2 (
// Equation(s):
// \u1|tft_rgb[0]~2_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[0]~2 .extended_lut = "off";
defparam \u1|tft_rgb[0]~2 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \u1|tft_rgb[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N30
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3] = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0_combout  & ( \u0|rom_addr [16] & ( (!\u0|rom_rd_en~4_combout  & 
// (!\u0|rom_rd_en~2_combout  & (!\u0|rom_rd_en~1_combout  & \u0|rom_addr [15]))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~2_combout ),
	.datac(!\u0|rom_rd_en~1_combout ),
	.datad(!\u0|rom_addr [15]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w[3]~0_combout ),
	.dataf(!\u0|rom_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w[3] .lut_mask = 64'h0000000000000080;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N57
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3] = ( \u0|rom_addr [13] & ( (!\u0|rom_addr [14] & (\u0|rom_rd_en~3_combout  & (\u0|rom_addr [15] & \u0|rom_addr [16]))) ) )

	.dataa(!\u0|rom_addr [14]),
	.datab(!\u0|rom_rd_en~3_combout ),
	.datac(!\u0|rom_addr [15]),
	.datad(!\u0|rom_addr [16]),
	.datae(gnd),
	.dataf(!\u0|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w[3] .lut_mask = 64'h0000000000020002;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N33
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3] = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout  & ( \u0|rom_addr [16] & ( (!\u0|rom_rd_en~4_combout  & 
// (!\u0|rom_rd_en~2_combout  & (\u0|rom_addr [15] & !\u0|rom_rd_en~1_combout ))) ) ) )

	.dataa(!\u0|rom_rd_en~4_combout ),
	.datab(!\u0|rom_rd_en~2_combout ),
	.datac(!\u0|rom_addr [15]),
	.datad(!\u0|rom_rd_en~1_combout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w[3]~0_combout ),
	.dataf(!\u0|rom_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w[3] .lut_mask = 64'h0000000000000800;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N6
cyclonev_lcell_comb \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w[3] (
// Equation(s):
// \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3] = ( \u0|rom_addr [13] & ( (\u0|rom_addr [14] & (\u0|rom_rd_en~3_combout  & (\u0|rom_addr [16] & \u0|rom_addr [15]))) ) )

	.dataa(!\u0|rom_addr [14]),
	.datab(!\u0|rom_rd_en~3_combout ),
	.datac(!\u0|rom_addr [16]),
	.datad(!\u0|rom_addr [15]),
	.datae(gnd),
	.dataf(!\u0|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w[3] .extended_lut = "off";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w[3] .lut_mask = 64'h0000000000010001;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \u1|tft_rgb[0]~1 (
// Equation(s):
// \u1|tft_rgb[0]~1_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout )) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[0]~1 .extended_lut = "off";
defparam \u1|tft_rgb[0]~1 .lut_mask = 64'h05F505F530303F3F;
defparam \u1|tft_rgb[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N37
dffeas \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rom_addr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|rom_rd_en~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \u1|tft_rgb[0]~4 (
// Equation(s):
// \u1|tft_rgb[0]~4_combout  = ( \u1|tft_rgb[0]~1_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (\u1|tft_rgb[0]~3_combout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( 
// !\u1|tft_rgb[0]~1_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & \u1|tft_rgb[0]~3_combout ) ) ) ) # ( \u1|tft_rgb[0]~1_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\u1|tft_rgb[0]~2_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] 
// & (\u1|tft_rgb[0]~0_combout )) ) ) ) # ( !\u1|tft_rgb[0]~1_combout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\u1|tft_rgb[0]~2_combout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\u1|tft_rgb[0]~0_combout )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u1|tft_rgb[0]~0_combout ),
	.datac(!\u1|tft_rgb[0]~3_combout ),
	.datad(!\u1|tft_rgb[0]~2_combout ),
	.datae(!\u1|tft_rgb[0]~1_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[0]~4 .extended_lut = "off";
defparam \u1|tft_rgb[0]~4 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \u1|tft_rgb[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N31
dffeas \u0|rom_valid (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rom_rd_en~3_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rom_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rom_valid .is_wysiwyg = "true";
defparam \u0|rom_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \u1|tft_rgb[0]~5 (
// Equation(s):
// \u1|tft_rgb[0]~5_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & (\u1|tft_rgb[0]~4_combout  & \u0|rom_valid~q )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|tft_rgb[0]~4_combout ),
	.datad(!\u0|rom_valid~q ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[0]~5 .extended_lut = "off";
defparam \u1|tft_rgb[0]~5 .lut_mask = 64'h0000000000050005;
defparam \u1|tft_rgb[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N0
cyclonev_lcell_comb \u1|tft_rgb[1]~7 (
// Equation(s):
// \u1|tft_rgb[1]~7_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[1]~7 .extended_lut = "off";
defparam \u1|tft_rgb[1]~7 .lut_mask = 64'h0055FF550F330F33;
defparam \u1|tft_rgb[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "FFE007EE16BFFE9DFC08FE83F33DFF0000FC667FE001FF8000F80007D840CB88A9B3FFC07C349F800000000000000000307FFFE01C7EB9CC7F9CF0207FF9EBBE7E0001FFEE7DC03FE00000780007EE1E3FE19537FFE078369FC00000000000000038303FFF80386044EEFE9DD8764028179FF00303FFEFF000FFE000007C0000F1FE3C3DA923FEE1F86ABFC7000000000000007C303FFC0035F8327F7E8FC5CF01A82F5C7C0201FFFFC01FF3C000001F00000F01C3CF39B3FEE0706B3F8F00000000000000FE381FF80052673BF43FFED3B107E0ED59DC0003FFFF80FFE0E200000F800001CF3C3B8059FE38F0693F8C00000000000000FE181FF0017F01DDF8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "36FCCB884E7E095FC0007FFFFF83FFC06780700F000021E1E3063B34FE80F06D3E1900000000000001FE180FC000B820E0F84B6E8BC0FE0FCADF80007FFFF80FF0006780780FC001F00F0FE61194FD80F055106600000000000001FE18078002FDDE79F44FF622F77F0FFA7E00007FFFE01FE00067C0000FF003F03E0FF7C2FCFF00E0D5018C00000000000001FF18000005F8FF30E02FF01F6640DFE29C00007FFF003F800023C0000FFD03FEFC1FF3BCFDFE00E0D50E7300000000000003FF1C000017FC7F9314370E8D7FC3BC7A5800017FE0007F000023C0000FFF8FFFF01FFB6CE1FB01E0D5F98E00000000000003FF0C000027F83FCD00171ECC0806A0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "394E00017FE0007F8004000F0003FFFFFFE00FF5AC79FC03C0D5C67000000000000003FF0C00009FC67FE2E0060B59D07F403D7E0011500001F9E007000E0003FFFFFFC017F18C39F903C0D419C300000000000003FF0C00007F319FF9388110023DF8601CBC0020400007F80007800E0007FFFFFF003FFB6C39F703C0D7E30F00000000000000FF0E001A7F39C7CE9E08777CE789CFBD7800188000FFF80007C00E0007FFFFFF007FE0CC39F00380D38E3F00000000000000FF0E0005FC7C61C69E48B8D048FF9FBEFE003F000CFFF80007C00E000FFFFFFC007FEC8C39F22180D8387F000000000000007F060049E07739C2CE062060A2001FA59C11F8003F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "FFF00001800C001FF801FE003F949C1DEC0080CFF0FF000000000000007F060010701DD31D37084233470C3F43F01FD0007FFFF000004000797DF001FF003C099C1DF40380CFE1FF000000000000007F060023F8F9923E53E18EBE8FFFE127C01F80007FFFE000000000FFF800001F0001F11E09C40380CFE1FF00000000000000FF0600F9FEC39A7F37FB16637F7FF267803C00003FFFE000000000FFF000001FC003BF0F89D41300C7F1FF08000000000000FF000F7C4661BB7FAADAAC6DE84E63CF003EC0003FFFF19F800007FFE01EFFC1F800A90F91CC0100CFF8FF3E000000000000FF8184FC78E49237D77BD813F0000DF903FE0005FFFFF9FF80000F";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000001E00FFFFC7FFFFE00003F00E1C3FFFF0001FF8003FFFFFFFFFFFFFFFFFFFC387BEFFFFE3FE00007F01FFFF800F83C00000007C00000FC7FFFF800001F8070C1FFFC0007FF0013FFFFFFFFFFFFFFFFFFFC4371C17C0047FF9003F80DFFF801F83C00000007C00000FE3FFFF000001F807000FFF0001FFE01FFFFFFFFFFFFFFFFFFCFF79E0F3EBBC01BFFF001F873FFBC01F8780100000F8000003E3FFFE000003FC038007FC0007FC007FFFFFFFFFFFFFE4FFF8E8E787E0000C019F1FE00F837FFFC03F0700700003F0000003F1FFF8000007FC018003F8003FF8023FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "81FFF3FFBF7FFFDFEA17C02FF0803407FE01FC0FFFDE07F0F00C00007E0000001F1F80000000FFE00C000E001FFC01FFFFF87FFE000007FFDFF59CFF00FFFC8325DF1FF01C1FFCFE1FE1E0180003FC0000000F1F00000000FFF0040000007FF001FFFFC1C32002B802FE810C61F800FE7E001500F4240F03D0FE1FE1E03302FFFC0000000F1F00000001FFF802000001FF800FFFFC07FF0000102190218C8780FFC00740110088780787E77F7FC1C037FFFFF0000000079F00000001FFF800010007FC007FFFF07FFE900025BF60AD77F807FFC0018E1C80A001C1CFF4E3FFC3C036FFFFE0000000038F00000001FFFC0001801FF800FF8387F5FE001030E732";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "6F867807FF0000AB9C809001F0C3FBF7FF838033FFFF80000000038F00000000FFFC0003E07FC007FC007DF7E0119FEA083F317678FFFF038048D5E0D002FC47F7FFFF078033FFFC0000000003CF00000000FFFC0003FFFF801FF831FC3223D831E60F8BA597E0FFF201F8305521E0027E47FFFFFF0700197F800000000001CF80000003FFFE000FFFFF00FFF003B608EECDE957F7E19593F1F86001FC267790DF2006A3F7FFFE0F001C00000000000001CFC0001FFFFFFE007FFFF00FFFF10E10A94C2DF4D27A73F3D331F80003FC3961FFA2BC0211EFFFFC0F000E00000000000000C7FFFFFFFFFFFE0FFE7FE03FFFC73E36FA74E64AC83417FDE337F00001";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "FF03FFF8077FC6098E33980100CFFC7F1E000000000001FF059F9F30CD9A67E723968FE000007047FF01FFFFFFFFFF80001EFF07FF8D8E384904CF27204100C7863F06000000000001FFE7BB0F00FF16E79D532E0FE4000061FFFF0FFFFFF7FFFFC0003EFE0FFE5ABC00B701CF27A00100C3831F00000000000001FBC3A21E3C4E15EF8E6528DF9000004FFFFE07FFFFD1FFFFE3007E7C0FF92E8032C0E11F2F408600E1C18F00000000000003E07FA2479E42EDE00797443F0100001FFFFC0FFFFFC0FFFFFF80FFF81FE4DCF60021F95E6EC18C00E0E0C300000000000003E1F9C421DF7D98E003AD5FFC07C0C030FFC01FFFFF81FFFFFFCFFFF01F8A58F983";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "EAC5DEDF610600F070C000000000000007EC03C6018F128C60018ABFFC1E019040FF003E7FFF803FFFBFEFFFF00F5809F1F3FBC0A8DD800621F8304000000000000000400086E2CFB2DC604106FFE03B8380507F8067FFFF803FFF1FEFFCE01E9E01E1FFD8FA54DB001C21FC386000700000000100C103047E8FBEB8E070CFEC587F8700D03FC3FBFFFF0C1FFF07C3F8E01D1C01E03F18F3A97DFB1AC1FE186000F4000000000CFF820E7FA7DD38C06431C00C7F8680DC0F83FFEFFC0FC07801C7F8E01AF804035BCBE7A231FC1DC1FF0C6001FC000000020FF9E506327C3298F008709C1CFF1D00920781FFFFFC1FFFC011FFF8F035331E0F47C0C82037FC0B";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "91FF8C7003F8000000070FF80A033E723E587C63600C01FFFC05FA4600FFFFFC7E2F3141FFF8F06BBF193F6FE3F1E3A9F40B98FFCC700FE0200000001E401801BF603E82EE646A9E01FFF81DE0C600C7FFF870FB1DC1FF80F0D69F99B769E713B684FC33B0FFC67C3FC0000000001FC73A018EE0336C43F3DD9E03FFFE3F010000FFFFF8F1FFFF10FE00C0AE170981780E3F0ABB3D11B07FC67FFFF000004040001004011D9F3CD0C3FAFC3F07FFFFC0780000FFC3F9E101C0907E0C407F5EE131603878337F7F97341FE7FFFFF0E05FBFF000001401997FBD1F61FE7E7FD7FEF83FFF00E3FF00F3827FFEB0080C41DF8D167D69FDF826FF1F96D007E7FFFFF3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "80CB18C600004700C271F19CA0787FFFCBFFE0FFFF0079FC03231CF0FC88001C017F466D9CF0E5D073FF4EE24007C700FF3F2D8796074005CE1843A70647BC34FE7F8FFFC3FCFF003FFE01E4C7FFE178000C007FA3D89DDE1A859FFFF0A12007CE07FE08347FFE56A003C10CC1C02F1D678CFEFF8FFF87FC3F831F8F000D0CC8F8D8000802639BC68EE40F82FFFFD101E00F8C78FE0084389CF9F4021B4C41C23C86E30FFDFF1EFF0FFE0047B8070E33393FEED8300FE0E02D798F900C137FFFFAE1E03F19C7FC01FDE40001B606F588C1BE205D210FFFF83EFC0FFC0007DE0F1FE77E81D9B0209FF01320191F0E4177FFFFFCB4E07C6638F80A410FC00041CE";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "FC1783E06C4C02E1F7FFF81E000F00000000000000E7FFFFFFFFFFFE0FF03F80FFFC20FFE8826031F540F8233CEB37F00000F80897E6E9B27CF3F7FFF03C000700000000000000E3FFFFFFFFFFFF07F01809FFC461B906B8FC9E7BEE7A037C1F6FF00000000DAC0F88C5BA3FFFFFC03C18030000000000000063FFFFFFFFFFFF07F0101FFB661F900B66E3BFFE8B9403FE1E8FF000000005D81F00F30BF27FFF807810010000000000000071FFFFFFFFFFFF03F8003FF8431FCCDD83007FFFC7C6037C313F8000000002F83E3F76B67039F1007000000000000000000070FFFFFFFFFFFE03F8007FFE019C0A7E2C40BCBB6B6D097667780000000007387C7FE6";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "5DA631C600F0000000000000000000307FFFFFFFFFFC07F801FC0118FD0BAB67C7E63D8F2C81FC4670000000000DBC7CFFFCAE0803EC00E0000000000000000000383FFFFFFFFFF80FF00FFC008FFE1FC863FFF04FC98824EDB8E11E0000007F9C78FFFFC13607C001E00000000000000000001C1FFFFFFFFFE01FC07FE4004D0F7AA80307C870FC3D9CF14783FFFE80003FDCF0FFFFFFFF0EC801C00000000000000000001E1FFFFFFFFFC07F83FFC0007C068DF47F0387C73FA186769C07FFFFDC001FA071FFFFFF7A118003C00001000000000000000F8FFFFFFFFF80FC17FFC103F81A489DF8000081C07FC31E30CFFFFFFE000FB471FFFFFF3B010007C0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "3FFF00000000000000038FFFFFFFFE01F03FFE603FF801A830F800401C3E181CE680FFBFFFFE001FBE30FFFFFED50400078077FF000000000000000187FFFFFFFC03E1BFFE32FC54124477FC00FFFF807FF063067F8E1FFE007E8F3007FFFD4D46040781C0300000000000000001C7FFFFFFF80F83EFF91BFF06804007C401FFFFFFF383FF1E7F8E0FFF007E8FB00007FE3EB8000F013F010000000000000000C3FFFFFFF00F07E7F48FBB8622802F800FFFCC1E1F00003FFF8407FFE0CB5E1000F0F58C9CC00F0240FE0000000000000000C3FFFFFFE03E7FF76FEF8FEB31B02B801FFD80006C38037FFF8003FFE0021E1100F6199C70400F06B38700000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000E3FFFFFF8078FFB385FDFFE19548CA079FFC8400223E3FFFFF0003FFE0033D9F81FF819F3C001F0D4C70000000000000000063FFFFFF0071F6B9E0BFFFA000C4CA01FFFC00661E7F7FFFFF00007FF9039783E077B7983D801F1ABF8F000000000000000063FFFFFE01C1E45C6D3FFF80E0A32701FFFC003F007F3FFFC00FDE07FFF841E0F1461E93FF101E1A60FC000000000000000061FFFFFC0389323E3FBFBF00F841CB07FFC8003F007FB38E00FFFFC0FFFF2B20F8851093FEB83E394038000000000000000060FFFFF8060C791E3F1F9D807CE1F338FF80007C407BF0003F8003E0000F90BE3E861FB3FFB83C354F000000000000000000707F";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N30
cyclonev_lcell_comb \u1|tft_rgb[1]~6 (
// Equation(s):
// \u1|tft_rgb[1]~6_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  
// & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ))))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[1]~6 .extended_lut = "off";
defparam \u1|tft_rgb[1]~6 .lut_mask = 64'h02138A9B4657CEDF;
defparam \u1|tft_rgb[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "E3FFFFFFFFFFFEFFFFFFFFE3A7E1C7F35C0072067F03FFFFFFFFF6C2080000CCDE003FD00000C1E57FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFCFFFFFFFFE3A7E1C7F31C0072733F03FFFFFFFFC6C43820074377007F80006AD0077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7A7E1C7F59C0072799F03FFFFFFFF85587BB80D49A5E0FFD800C61E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7E1C7F5B8003B3CCF13FFFFFFFF9323FFC01100C270FFF807211FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFE1C7E4B800393E6713FFFFFFFF10C7FFE029101B79FFF8005607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFFFFAFE1C7E4B8001D9F2239FFFFFFFE0187FFE044202A287FFC1D060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFE187E6B8001C9F9039FFFFFFFDD33FFFE0BE084EF1BFFE70C60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFE187C6B8000ECFC839FFFFFFF8F63FDFC10FFC59CA1FFF763727FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFE18FCA3800066E6C39FFFFFFF8EC7F1FC08FFFD3E361836DCC3FFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7AFE38F8B30000726363DFFFFFFF080F01FC48FFFC1289ED3710E3FFFFFBFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "AFE38F89700003961BBCFFFFFFFF87C01FC3FFBFD0DC1E142B0E3FFFFF0FFF800F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7AFE38F897000019B0DFCFFFFFFFF8F001FDFFFFEFE5C70E3E60C3CFFFE07FF000707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7AFE38F9D700001CB06FCFFFFFFFE5C001F6A7FFFFE4FCF6FE5243EFFF801FE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3AFE30F95700000E9837CFFFFFFFF3C001E20FFFF83EFE7216F64FFFF800004000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE3AFC31F96600000ED819EFFFFFFFF78001DB5FFFFFFCFFF01E1E0FF600000000000000003FFC7FFFFFFFFFFFFFFFFFFFFFFE3AFC71F12E000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "006580CEFFFFFFFC70003FDBFFFFFFDFC701E4A3FF000000000000000001FF87FFFFFFFFFFFFFFFFFFFFFFC32FC71F2AE0000075C063FFFFFFFA70003F1FFFBFFFEFC101FF0DFF000000000000000000FF87FFFFFFFFFFFFFFFFFFFFFF832FC71F28C0000074C030FFFFFFF86000347FFFFFFF278510FE5DE10000000000000000007F03FFFFFFFFFFFFFFFFFFFFFF832FC71F24C0000074C21EFFFFFFF9600035FFFFEFF03FE593789FE80000000000000000001E03FFFFFFFFFFFFFFFFFFFFFF832FC71F35C0000034C187FFFFFFFBC0007BFFFE7E7FEFE19F18D9F80000000000000000000001FFFFFFFFFFFFFFFFFFFFFF034FC71E55C0000034E1E0FFFF";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "FFFFFFFBF11FFF003F0FF9C3FFFFFA49FC0000000000000000000000000000000000107A09F8E3FE98F800007C63FFFFFFFFFFFFFFF7EE7F8000070FFBC7FFFFFC01840000000000000000000000000000000000103319F8E3FE98F8003FFE67FFFFFFFFFFFFFFEF32FF00000F0FFFC7FFFF8183E00000000000000000000000000000000000303A1BF8E3FE98F801FFFE67FFFFFFFFFFFFFFDC34F80000BF0E7D8FFFFF9605800000000000000000000000000000000000047E1BF8E3FE98300FFFFE66FFFFFFFFFFFFFFB874F80000FF1C7C8FFFFFBA0C00000000000000000000000000000000000004FA13F8E3FE983FFFF83E46FFFFFFFFFFFFFFF074E0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "0001FF7CDF9FFFFE44080000000000000000000000000000000000000FFC7FF8E3FED0FFFF801E46FFFFFFFFFFFFFF6075C00001FE781F1FFFFF2D8000000000000000000000000000000000000000F84FF8E3FC53FFFC001E46FFFFFFFFFFFFFEC025800001FC700F3FFFF8259000000000000000000000000000000000000000E057F8E3FC53FFC0000E47FFFFFFFFFFFFFF0075804007FC60043FFFE641B000000000000000000000000000000000000002F6D7F8E3FD67FE00000E47FFFFFFFFFFFFFE11F482000FFC70001FFFFE91F0000000080003C000000000000000000000000FF1B7F8E3FD27F800000E47FFFFFFFFFFFFFC7F76C7B9FFF8FC001F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "FFC180200000003C0007F800000000000000000000001FFFB7F8E3FD27E000000E07FFFFFFFFFFFFF1FFE347F7FFF0FC001FFFAE3820001E007E000FFF80000000000000000000007FFFA7F0E3FDAF8000000E07FFFFFFFFFFFFE13FE147FFFFE0FC001FFF722800003F007F001FFFF80000007C000000000001FFFFA7F0E3FDAF0000000E07FFFFFFFFFFFFDC1FE0C7FFFFC0FC001FFF517800007F00FFFE3FFFFE000007FE00000000000FFFFFA7F0E7FDAF000FF00E07FFFFFFFFFFFE27E688A7FFF8007C003FFD21F00003FFF7FFFFFFFFFF00007FFF00000000007FFFFFA7F0C7F88E001FFC0603FFFFFFFFFFFF783001A7FFF000FC003FF9F9C0000FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FFFFFFFFFFFF8007FFFF8000000007FFFFFFA7F0C7F8CE003FFE0603FFFFFFFFFFFF47C80373FFC004FC001FC53D0400FFFFFFFFFFFFFFFF803FFFFFF80000003FFFFFFFA7F1C7FACE007C0F0E03FFFFFFFFFFFABFE45E41FF0007FC000E90B82403FFFFFFFFFFFFFFFFC0FFFFFFFC000EFFFFFFFFF7A7F1C7FA5E0078E3CF03FFFFFFFFFFFF701BE093FF000FF800042EE0201FFFFFFFFFFFFFFFFFC1FFFFFFFE007FFFFFFFFFE3A7E1C7FA5C0073F9FF03FFFFFFFFFFF4C00F1FFA7C00FFF0000628D0007FFFFFFFFFFFFFFFFFC1FFFFFFFF8FFEFFFFFFFFE3A7E1C7FB5C00730CFF03FFFFFFFFFFE18000E9F6BC007FE0000095E1BFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFC00093FFF09FFC77E5CD00F5F80000000000000000000000FFFFFFFFFFFFFFFFFFFFFF034FC70E51C0000034E0FEFFFFFFFCC0010FFFFFFFFDEF24CA0923E80000000000000000000000FFFFFFFFFFFFFFFFFFFFFF034FC70E4980000034E0FFFFFFFFFF8006FFFFFFFFFFFF04CB54636000000000000000000000007FFFFFFFFFFFFFFFFFFFFE035FC70CEB80000034F07FFFFFFFFF00077FFFFFFF97F780CAC4E3E000000000000000000000001FFFFFFFFFFFFFFFFFFFFE075FC700AB80000034FC3CFFFFFFFF8056FFFFFFFF7FF7E1CB8A13E0000000000000000000000003FFFFFFFFFFFFFFFFFFFE075FC700B300000034EE38FFFFFFFF8E91FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFFF9E68F4A11F00000000000000000000000007FFFFFFFFFFFFFFFFFFE065FE7019700000034EF98FFFFFFFFE62FFFFFFFFFFFE3EE0E6A91F00000000000000000000000007FFFFFFFFFFFFFFFFFFE06BBE3035700000036CFCCFFFFFFFFFDBFFFFFFFFFFFFBF8E713ABF00000000000000000000000007FFFFFFFFFFFFFFFFFFF0EB1E3866700000036CFEEFFFFFFFFFF7FFFFFFFFFFFF731F980F3F00000000000000000000000007FFFFFFFFFFFFFFFFFFF1EB0E3FCAE00000036CE77FFFFFFFFFFFFFFFFFFFFFDF9E1DCBD63700000000000000000000000003FFFFFFFFFFFFFFFFFFFFCA070F34E00000036CC13FFFFFFFFFFFFFFFFFFFFFFFAE19F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "40EFF00000000000000000000000003FFFFFFFFFFFFFFFFFFFFD60380CDC00000036CC89FFFFFFFFFFFFFFFFFFFFFFEEFCF70F47F00000000000000000000000001FFFFFFFFFFFFFFFFFFFF94E1FF33C00000036CCE4FFFFFFFFFFFFFFFFFFFF8FEAE2F4FBA7F00000000000000000000000001FFFFFFFFFFFFFFFFFFFFB5F800E78000000368DF3FFFFFFFFFFFFFFFFFFFF85FF5878F38FF00000000000000000000000001FFFFFFFFFFFFFFFFFFFF2B1FCF0F0000000368599FFFFFFFFFFFFFFFFFFFFFFFF0FA9F387F00000000000000000000000000FFFFFFFFFFFFFFFFFFFE6A00F87E000000036850CFFFFFFFFFFFFFFFFFFFFBFFEAA71E00FF0000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000000FFFFFFFFFFFFFFFFFFFE547801FC0000000368507FFFFFFFFFFFFFFFFFFFFFFFA02FF622FF800000000000000000000000003FFFFFFFFFFFFFFFFFFC54FFFFF00000000368531FFFFFFFFFFFFFFFFFFFFFF96F7F8492FF8000000000000000000000000007FFFFFFFFFFFFFFFFF0C9FFFFC0000000036853CFFFFFFFFFFFFFFFFFFFF8181DB9D8F0FF8000000000000000000000000001FFFFFFFFFFFFFFFFC0A9FFFF00000000032853FFFFFFFFFFFFFFFFFFFFE06004C811707FC000000000000000000000000001FFFFFFFFFFFFFFFF01ABE1FC00000000032853FFFFFFFFFFFFFFFFC0FFFFF00BE420BC3FC000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "000000003FFFFFFFFFFFFFFFC0353800000000000032853FFFFFFFFFFFFFFFFFFFFFFF98BF6206E1FE0000000000000000000F0000007FFFFFFFFFFFFFFF00F578000000000000328538FFFFFFFFFFFFFFFFFFFFFC339F9BAA21FFF000000000000000001F8000007FFFFFFFFFFFFFC007EB70000000000000328538FFFFFFFFFFFFFFFFFFFFFF130DE51D80FFFFC0000000000000003FC00000FFFFFFFFFFFFF8001F9A70000000000000328530FFFFFFFFFFFFFFFFFFFFFEC307FFECC07FFFF800000000000000FFFC0003FFFFFFFFFF000000FC34F0000000000000328530FFFFFFFFFFFFFFFFFFFFFA3FCD801ECC7FFFFF817E0000000007FFFFFE1FFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFC000003FE0EDE0000000000000328730FFFFFF01FFFFF807FFFFFDB85440C7B61FFFFFFFFFFE1F0003FFFFFFFFFFFFC03EF000003FFC0F99C00000000000003A8730FFFFFE007FFF0001FFFFF3783F42EBF300FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFF803F063C00000000000003A8730FFFFF8001FF80000FFFFFA78BCEA27D9E0001FFFFFFFFFFFFFFFFFFFFFFE0000000FFFC003F81F8F800000000000003A82B0FFFFF80007E000007FFFF18DFFA545D63FE00000000001FFFFFF0000000001FFFFFE003FF00FE01F000000000000003A82B8FFFFF800018000007FFFF103F3B87CD9C03FFFFFFFC0000000000000000FFFC00003FF003FF0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "03FE000000000000003A82B8FFFFFC0000000000033FF177A9DF9CCE1FF00000001FFFFFFFFFFFFFFFFC003FFFF003FFC001FFF8000000000000001A82B8FFFFFC0000000000001FFD7D75F160E3F001FFFFFFFC000000000000000FFF00001FFC0001FFFFE0000000000000001A82B8FFFFFC0000000000001FF3613F7720F81FFFC00000000FFFFFFFFFFFFE0003FFFFE0000FFFFFFF00000000000000001A82B8FFFFFC0000000000001FE7611C8478FE00007FFFFFFFFE00000000003FFFFC000000FFFFFFFFC000000000000000001A82B8FFF7F00000000000000FE7A10DCCF0FFF0000000000001FFFFFFFFFF8000000007FFFFFFFFFC000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000001A82B8FFC0000000000000000FE4512EC8E4FFFFFF800000000000000000000003FFFFFFFFFFFFFF800000000000000000001A82B0FF80000000000000000FE5235EF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001A82B0FF800000000000000007F29CF5D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001AC2B0FF800000000000000007F24BF1457FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001AC2B0FF800000000000000003F95BF6CD3FFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFF00000000000000000000001AC2B0";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N36
cyclonev_lcell_comb \u1|tft_rgb[1]~8 (
// Equation(s):
// \u1|tft_rgb[1]~8_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout 
// ))))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[1]~8 .extended_lut = "off";
defparam \u1|tft_rgb[1]~8 .lut_mask = 64'h00473347CC47FF47;
defparam \u1|tft_rgb[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "007FFFFFFFFFF8B3E6F93A00C8F0D64803F800F0FFFFFFFFFFFFFFFFFFD1A70002798E878FC8FA7F50E017DFFFFFFFFFC000003FFFFFFFFFFAE7E6E39B81D872EE40000000F0FFFFFFFFFFFFFFFFFFC167000271FFE40ECD84DF480037F7FFFFFFFFF000000FFFFFFFFFFF7FCF851E03FAC0FE40000001F0FFFFFFFFFFFFFFFFFFF977C006717FF51BFF8F228C01FFFFFFFFFFFFF8000003FFFFFFFFFFDFFBF74407BB8107E0000001E3FFFFFFFFFFFFFFFFFFF393C00C007FC7E1781F990C13FFFFFFFFFFFFFC000000FFFFFFFFF883EBC6682E7381FBE0000001E7FFFFFFFFFFFFFFFFFFF25BF81C000789C0E01F96DEBFFEFFFFFFFFFFFF0000003FFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "000073BF081F310199E0000001E7FFFFFFFFFFFFFFFFFFF723FC1F800101C0F03F90DFFFDFFFFFFFFFFFFFC0000001FFFFFC00100350660F3383B5E0000003CFFFFFFFFFFFFFFFFFFFE8D3FE0180309FDBB07F8A1FFFEFFFFFFFFFFFFFFF0000001FFFF000148395260B3BCF95C0000003CFFFFFFFFFFFFFFFFFFFD133FE07807F1D19207F099FFFF7FFFFFFFFFFFFFFC000000FFFC00030BD83160633FF19C00000078FFFFFFFFFFFFFFFFFFC3CD3FC07807F1713E3FFC81FFFFFFFFFFFFFFFFFFFE0000001FE0000FFBDCAEA0F61FF49C000000F9FFFFFFFFFFFFFFFFFF68493FE00C007060003FFE51FFDAFFFFFFFFFFFFFFFFF80000000003FFFFD8AEE0E";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "61FF4BC000001F1CFFFFFFFFFFFFFFFFF90099FE00800020101FFFF59FFCEEFFFFFFFFFFFFFFFFF800000003FFFFFFEAEC3F31FF6B8000003E18FFFFFFFFFFFFFFFFFA03B3FC00C00030003FFFF51FFC6FFFFFFFFFFFFFFFFFFF8000001FFFFFFCE6EC3E71FF6B800000FC38FFFFFFFFFFFFFFFFF47B21FC00C00018007FFFF61F3B747FFFFFFFFFFFFFFFFFFE00007FFFFCF82C6C7C71FF6B800001F83FFFFFFFFFFFFFFFFFE9E767FC00800010003FFFE21FF07E707FFFFFFFFFFFFFFFFFF001FFFFFD48254C7871FE6BC00007F03FFFFFFFFFFFFFFFFFD18047FC01800020801FFF8E0E702B001FFFFFFFFFFFFFFFFFFFFFFFFFF2080B0CFC71FE2BC0001F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "C07EFFFFFFFFFFFFFFFFA1830FFC03981E40FC0FFEA92E51080000FFC7FF007FFFFFFFFFFFFFFFE2181B2CFC71FE29F020FF00FCFFFFFFFFFFFFFFFF731F3FFC07007FE0EF87FE31FFD0000000000000000FFFFFFFFFFFE3FE00080F08F863FE29FFFFFC00FCFFFFFFFFFFFFFFFFB2307FF8030007E8FFFFFE79DF0800000000000000003FFFFFFFFF007800000F09F8E3FEA9FFFFF000F9FFFFFFFFFFFFFFFFF6C1FFFC030007A07FFFFCB7BD8000000000000000001FFFFFFFFC0030001C1F0DF8E3FEA8FFFFC00079FFFFFFFFFFFFFFFDF487FFF80C060F46FFFFFBF01010000000000000000003801FFFE000000018FF08F8E3FEA87F80000073FFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "F860CDC033DDF10FFFF83EFC47FC0007EFCF3BE731F6DFB0000FE012F00C3C1FBBA7FFFFFEB72061C9C1F017023FFFFC1DAF7CB86FF0E09CD01FFFF07EBE07FE000FF703B6793249351B000D00DE5004EF1C55CFFFFFFE5AF04E670FF060047FFFFF84AF9CCA6FC031E0241FFFFEFF1EE3FC3F0FF183B780C79238DF000901BE5F803F83590FFFFFFF408053987FE06938FFFFFF8397EE421FC3E181C71FFFFFFF0EF7E00FC7F3FE671CC9DC0C9FFF8103FE7D88BC71703FFFFFFF44C4F8E1FFE0E0E3FFC1FFF163FA6878E05333DA29FFF7FF84FCF803E073F8EC303F979B9FFF8002FC7E265E050FFFFFFFFF40E95F0FFCC1A20BF00007F893D57862E7846D";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "7C0FFFFFFF82FF3F01E0338988491F8FA09FFFE0823E00E0CE167FFFFFFFFFE00CC03FC0C0D41FF000007C8B4235E0E0F1C2585FFFFFFE17FE3FF00087099D803C5038BFFFF083F805FE0F27FFFFFFFFFFF0BFE3FE00C148FFC03C000C82D685E163E796D1F7FFFFFC69FDC3F8000F8DA7C4F0E1D48FFF33010FFF9FF3BFFFFFFFFFFFE11FFFF80081F4FFE000000B4306CEFCC3FBE5E3C3FFFFF8F1FE01F8EE03F271B1EF7FCB7FF0330003FFFF0CFFFFFFFFFFFF797FFFE00380B4FF0000005DE3063CFCC3E7C9EF81FFFFF801FFFFFC6043E563EF7EAF813FC0160C0FFFFC39FFFFFFFFFFFEAE7FCF801F82C1FE080000722707F7D9939FF11483FCFFF360";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "FFFFFE000F8A80267991243CC075FC3E3860E3FFFFFFFFFFFDC97FC7803F0760FA78000029EC00F397305072DF87007FE6ECFFFFFF880E152E5FD2A20E30C0717FFE0001E7FF807E1FFFFC0FFFE3807F0D18F1E000003E2C18EB9BBE18CA198C007FCCC07DFFFFC6001E8473CC5E0608C0723FFE0003C3FE00301FFFFBBD3FE0C0F8021AFFC00000600CF9CF36FF990D3D0000FFCEFFFFFFFFE78FB27079FD6E001180083FFFC09FC3F07F2F8FFFFF21FFF1FFF180124F0000004497E3553C5351299A0000FF9C2FFFFFFF0FFFF2EC30FAFF0C1100000FFF00BF0007FF1FC00FFEA0FFFFFFE7C16F490000019CB7B538D3025E1C4E0000FF2ABFFFFEFC60FC03";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "38B057FE16238FE003FF007FA03FFFFFE1C3F8C8FFFFFFCEE0077B8001EE11F888B98165BE1B040038FE48BFFFC0004960C0BD600F9D7463703F03FE003FE03FFF83F1F9FEEEBFFFFF8CF09F5480030240DA0FBB95C5B849C80073FC9973F80003419D3E70E84FBBD060D3B783FFF81FF2F7FF80F91CFEBB3FFFFF9CF802AF61F275CC5EAFAFF243E03930009FF11E77FD800E4E1F8AC0FF37F6D4C69455C01FFF07F247F800020DFE9A3FFFFF1CFC226D39BF89880A7FAFA1A0C00190103FE6096FFFF0E0A3AB1003DC679D35C6AC1770000FC3F00710000C03FE255FF7C41CFE006EA397A01B0AD72F9D3BC708B012FF8FFF7FFFC2038F5FB00248E774358F";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "FFFFFFFFF20EF11C3DFFF9FF801E4E331B93746CD2078800000000000000001F0040BDFC05AFC7E1CBC00000FFFFFFFFFFFFFFFFFFFFE25B8E300C3FF4FE4038EE547F93D12CD02707C4343000000000001EF03F7C7353A9CB771D000000FFFFFFFFFFFFFFFFFFFFE19070C30E3FF3FFE03F21689F639C7980CA07DFFC0000000000001F1C60E9FC6CAE09F7FB600000FFFFFFFFFFFFFFFFFFFFE8DFCF07CE0FF02E400A9DCD1F2B143B479E1FFFFE00000000000007C1C3BFFBDC8FA3EFFC700000FFFFFFFFFFFFFFFFFFFFF9783C7FEF04F87E00097DFB671211BEEDBFFFFEE6200000000000078019B8C998A9D73FEEF00000FFFFFFFFFFFFFFFFFFFFEEB1";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "887BFF0287E7C0011D4E4FBC237CDE3FF7DFE7F000000000000FB0C7B2B8ECC3F03F05700000FFFFFFFFFFFFFFFFFFFFF8C603F1FF0337B001E2E4122B472D1F89FB07FFFFF8000000000001DE0FBB5E58AD2B0E06000000FFFFFFFFFFFFFFFFFFFFC18C1FF0FF3FD39002A722D37CFE7B1C07C0847FFFFC000000000003EF879E4F78347CA303200000FFFFFFFFFFFFFFFFFFFF41303FF0FFAFF38E0388DB9A94B873383CA0007FFFFC000000000000F6DE011BEBA3F4EFB3600003FFFFFFFFFFFFFFFFFFFE2261FFF1FF6687E3C00530193DB83F61D020017FFFFE000000020000F55FCCF706C1981C80800007FFFFFFFFFFFFFFFFFFFEAEE3FFE9CFF4027F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "3CB2283DFF343E6E0020613FFFFF00000000000031BFFFFBBCFD07A6F0E8201FFFFFFFFFFFFFFFFFFFFD4461FF8F94F400B80F2F291DAD0401F02000001FFFFF00000000000017AC7FFDA58943F89861801EFFFFFFFFFFFFFFFFFFE6A4C3FF80B06204010304E704FFF011F07260000FFFFFC0000000000030BA1E7F91D5FFFCAE25803CFFFFFFFFFFFFFFFFFF07A4C27FE097104007CFB3CF561FE09F947FF00007FFFFE0000000040039A253BE4AF223FDDE600079FFFFFFFFFFFFFFFFFF88D9807FE0DD05E4017B0603620F3FF809FE600001FFFFF80F0000040013100C3C304C27FDE70E0079FFFFFFFFFFFFFFFFFFF2B381FFDECD22678B28BFE462E080";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "10CB7F700000FFFFFFFFE00044001FA21728733C6FF3F1CD0079FFFFFFFFFFFFFFFFFFC39383FEDECC6EA0723161B2A3FE0000CBFF6800003FFFFFFFF0001D8207D78DF1FE39C75460018078FFFFFFFFFFFFFFFFFFFD5703FCBEDEEF1C78009AA3E3FC00104BFFFC00000FFFFFFFF8000C3027F94DF3EF516F9821780078FFFFFFFFFFFFFFFFFFF17381F1BE8DED1F3C0B63BB63C8300F0BBFFE000003FFFFFFFC007C3045F36301C8595F8801FE0078FFFFFFFFFFFFFFFFFFF1C183C13C8BEE87BD034095BF08A80E0FFFFF000000FFFFFFFE0FF93287FE6A01C879770903FC00F0FFFFFFFFFFFFFFFFFFF26780037D8FFE43980E87802810D11E6FFFFF8000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "6C3EBE0000F0F0073C1FE4CAFFCE9FE3E03CFF0001A603B0981E4002CD790C037000FF3381B4000D83A828E00081DEC2098F700077C0007CE006387F87F0DE13DFE3F03CFF801FE60140FCDF8041C2F918601000CE6701B007CCE50B4E8022D397D539CF7031DA7F0E1C3C1F60E3FC6DBF0619C1F07CFFC03FFFE027FC07E0514FE3FCC4900FFDFF011F0FF87214FCC9C7E77DA921CF200E0919070E0FFF818107098F3BB881F87CFFF000FFC00FC00FFC423AE3F8893007FBFFC157BFE085D0F97BCFEFFAD27DC7031C0FDE738780DE1F3FEFF1820DDE00FC7CFFF801FFF3DDC10FFEE965B7F3812067F3F0C31FFF3D416FC042739FF3B46C4F2627AFF263C0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "F8003E4F69B9230B4C0E7C7CFFFEBFF7FF61E0FFFFEBDEE873A1F0E9F000C0B7E0D6F9D538017D6EFEF8E547C3EFFFFA71F80F807C9E0088A3689BCC7E78FFFFFFFFFCE049F9FFC3A1F0C5EC5C01F8F003B7F10FE54CD000E05D7D0CCD6EC3F01BF878FC0FF1F9080252706DFF801F38FFFFFFFFFC1039C1FF0574C39CFF7403C43803FF0AB9B3868CC142FAE0C4E85D7FC0049FB9F807FFFA1F03DC79621FC01F3CFFFFFFFFFFC8008FF019218E3ED5659F7C0E03E799F8E706930E4CF3F47CA5DD6200030014FF83FFFF2FC064E9431E000F9CFFFFFFFFFFD8E0F3F8FA4498FCC2EEDC800601E394039E319F28FC77F8382B45F800000006FFC3FFFFFFE01F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "6D9D5E00078EFFFFFFFFFFE0800E03025D18E2B2FE0079010403A503FAF3C89CC12FF8A985F5E00003800B1BE3FFE67FF8464E2F3C0003C7FFFFFFFFFFE000680804C610E7AEBFE0FE001909B523128FB279821BF99FA33F000000000267C7FF008F7C4ECB3D7F0003E3FFFFFFFFFF0010FA7C8CEECC7E285F07FF03FF0DFE86B6719AFDB217F81B1928080004008147C7B000E7FFC4E27DBF0001F0FFFFFFFFFFFFF0FFFFE25039BDF99F03FF8BFE1F320268DE9647600FFC306C740000000000AEE00FFF97FFCBA80ABF0000F8FFFFFFFFFFFFFFFFFFD79FE5EE1827CFFFFFFC192375848A6C02A13BFC00E70000000000043AE0786069FF230989FF00007C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "FFFFFFFFFFFFFFFFFE3B8015B39FC7E7FFE0F813512A881892AC715EF91A000000000000084261D2AF8CB304FF25BF00003FFFFFFFFFFFFFFFFFFE1CF8559982FE03FFE0F0033B128BBB34E8384FFB8600000000008008333E333DB9300576DD7F00001FFFFFFFFFFFFFFFFFFF03D934A247FC0187F8100F15115EB0E668E81F7F040180000000000071ED60018BE204D3C70E800007FFFFFFFFFFFFFFFFFE06FF21054DF0E0C7FE000E8AE127156EE06C16FC3000030000480000070533DDE7C8593E1F0F800000FFFFFFFFFFFFFFFFFF279202F09EF9F173E3001F3A246F976566C60780200000000008000006F202D278EB65E3407BC00000FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N42
cyclonev_lcell_comb \u1|tft_rgb[1]~9 (
// Equation(s):
// \u1|tft_rgb[1]~9_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  
// & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[1]~9 .extended_lut = "off";
defparam \u1|tft_rgb[1]~9 .lut_mask = 64'h550055FF0F330F33;
defparam \u1|tft_rgb[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N36
cyclonev_lcell_comb \u1|tft_rgb[1]~10 (
// Equation(s):
// \u1|tft_rgb[1]~10_combout  = ( \u1|tft_rgb[1]~9_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[1]~6_combout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[1]~7_combout )) ) ) ) # ( !\u1|tft_rgb[1]~9_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[1]~6_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[1]~7_combout )) ) ) ) # ( \u1|tft_rgb[1]~9_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\u1|tft_rgb[1]~8_combout ) ) ) ) # ( !\u1|tft_rgb[1]~9_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u1|tft_rgb[1]~8_combout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\u1|tft_rgb[1]~7_combout ),
	.datab(!\u1|tft_rgb[1]~6_combout ),
	.datac(!\u1|tft_rgb[1]~8_combout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u1|tft_rgb[1]~9_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[1]~10 .extended_lut = "off";
defparam \u1|tft_rgb[1]~10 .lut_mask = 64'h0F000FFF33553355;
defparam \u1|tft_rgb[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \u1|tft_rgb[1]~11 (
// Equation(s):
// \u1|tft_rgb[1]~11_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & (\u1|tft_rgb[1]~10_combout  & \u0|rom_valid~q )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u1|tft_rgb[1]~10_combout ),
	.datac(!\u0|rom_valid~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[1]~11 .extended_lut = "off";
defparam \u1|tft_rgb[1]~11 .lut_mask = 64'h0000000001010101;
defparam \u1|tft_rgb[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000001C381FC00260000E0780FC000000000939FFFFFE7CBE00002FFFFE81E00000000000000000000000000000000000000000001C381FC00260000E03C0FC000000003933FFFFFAFFEF00007FFF9B000000000000000000000000000000000000000000000018381FC006E0000E01E0FC000000007AE7FFFFF5F713E00027FF00000000000000000000000000000000000000000000000000381FC006C0000700F0FC000000006D9FFFFFE2FEC5F00007F82C000000000000000000000000000000000000000000000000301FC006C000070078FC00000000EC3FFFFFC6EFDB380007F882000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "000000000000301FC006C00003803DFE00000001F87FFFFF9BDFF9580003E622000000000000000000000000000000000000000000000000301F8004C00003801FFE0000000220FFFFFF11F7BC8F800184E2000000000000000000000000000000000000000000000000301F8004C00001C00FFE0000000711FFDFFE3003BD8180007BC3000000000000000000000000000000000000000000000000301F800CC00001E18FFE0000000723FF1FFFF0003FE0E0038E0A00000000001F800000000000000000000000000000000008301F800DC00000E1C7FE0000000F1FF01FF870003FE87ED47E0A00000040003FE00000000000000000000000000000000018";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "301F800D80000071E3FF00000000BFC01FFB00402F3C01E8740A000000F0007FF07000000000000000000000000000000018301F800D80000078F1FF000000007F001FE9000101BC7003F008030001F800FFF8F800000000000000000000000000000018301F801980000038F8FF000000017C001FA98000018FFF0FF002010007FE01FFFFFFC000000000000000000000000000001C301F0019800000187C7F00000001FC001F5B00007C2FFF01F00200007FFFFBFFFFFFFFF0000000000000000000000000001C303F001B8000001C7E1F00000000F8001E2E0000002FFF01FE06009FFFFFFFFFFFFFFFFC003800000000000000000000001C303F001B0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "001C7F0F00000003F0003CE40000003FFF01FF4600FFFFFFFFFFFFFFFFFE007800000000000000000000003C303F00330000000C3F8300000006F00039E00040001FFF01FFE400FFFFFFFFFFFFFFFFFF007800000000000000000000007C303F00330000000C3FC000000007E0003B80000000D7FB00FEE41EFFFFFFFFFFFFFFFFFF80FC00000000000000000000007C303F00370000000C3FE000000005E0002E0000100FCFFB8078A417FFFFFFFFFFFFFFFFFFE1FC00000000000000000000007C303F00260000000C3FF800000007C0004C000181800FFF8C18E407FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FC703F00660000000C1FFF0000";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFC0000000000000000039C00000000000000E79C000000000000000000000017F807FF82001FFFFFFFFFFFFFFFFFFF0FFFFFF800000000000000000F9800000000000000E79C00000000000000000000002F3801FFC60000FFFFFFFFFFFFFFFFFE07FFFFF800000000000000007F3800000000000000E79C00000000000000000000002F300051D4000003FFFFFFFFFFFFFFFC03FFFFF00000000000000001FE3800000000000000E79C000000000000000000000052006000B40000007FFFFFFFFFFFFFF0003FFFC0000000000000000FFC7000000000000000E79C00000000000000000000005E0087FE52C0000007E81FFFFFFFFF8000001E00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000003FFF0E000000000000000E79C0000000000000000000000787983FE43E000000000001E0FFFC00000000000000000000003FFFF01E000000000000000679C0000000000000000000000B07D33DDC0F00000000000000000000000000000000000001FFFFFC007C000000000000000679C0000000000000000000000207D385E837E0000000000000000000000000000000000FFFFFFC001FF000000000000000067CC0000000000000000000000873D030D831FFE000000000000000000000000001FFFFFFFFC0000FFFE000000000000000067CC0000000000000000000000CFFDC4820383FFFFFFFFFC0000000000000000FFFFFFFFC00003FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FC0000000000000000067CC0000000000000000000000AFFCE07203E000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFE000000000000000000067CC00000000000000000000004FD8606401FF00000000003FFFFFFFFFFFFFFF00000001FFFFFFE00000000000000000000067CC0000000000000000000000AE18381C007FFFFC0000000000000000000000003FFFFFFFFF00000000000000000000000067CC0000000000000000000001EE180F18001FFFFFFFFFFFFFE00000000003FFFFFFFFFFF00000000000000000000000000067CC0000000000000000000001D6181F100000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "000000067CC0000000000000000000001D31A3F1000000007FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000067CC0000000000000000000001C9384F9000000000000000000000000000000000000000000000000000000000000000000067CC0000000000000000000000E4F00F9800000000000000000000000000000000000000000000000000000000000000000063CC0000000000000000000000E240979800000000000000000000000000000000000000000000000000000000000000000063CC000000000000000000000073808F1C00000000000000000000000000000000000000000000000000000000000000000063CC0";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000007F70000FFFF00003FFFFFFE81FC00000000000000000000000000000000001005E807E000DF07FFFF83FC000000000000000FE2007FFFFF00003FFFFFFB81840000000000000000000000000000000000100CF807E000DF07FFC001F8000000000000001F0E00FFFFFF00003FFFFFFA03E000000000000000000000000000000000003005F807E000DF07FE0001F8000000000000003C0C07FFFFFF01807FFFFFC4058000000000000000000000000000000000000001F807E000DFCFF00001F800000000000000780C07FFFFFF03807FFFFFFC0C0000000000000000000000000000000000000005F007E000DFC0000001F800000000000000700C1F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFF03207FFFFFB80800000000000000000000000000000000000000039007E0009F00000001F800000000000000E00C3FFFFFFE07E0FFFFFE018000000000000000000000000000000000000000079007E0009C00000001F800000000000001C01C7FFFFFFC0FF0FFFFFEC190000000000000000000000000000000000000001F9807E0009C00000001F800000000000001000C7FFFFFFC1FFBFFFFF981B000000000000000000000000000000000000000091807E001B800000001F800000000000002000C7FFFFFFC0FFFFFFFEF11F0000000000000000000000000000000000000000E3807E001B800000001F800000000000004000E3FFFFFF803FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFEE002000000000000000000000000000000000000000003807E001B800000001F800000000000008001F3FFFFFF003FFFFFFD038200000000000000000000000000000000000000000380FE0013000000001F800000000000010C01F3FFFFFE003FFFFFFA028000000000000000000000000000000000000000000380FE0013000000001F800000000000023E01FBFFFFFC003FFFFFF6178000000000000000000000000000000000000000000380FE0013000000001F8000000000001DFF9779FFFF80003FFFFFEC1F0000000000000000000000000000000000000000000380FC0013000000001FC000000000000B83FFF9FFFF00003FFFFFF19C0000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "000000000000000000000000000000000000380FC0017000000001FC000000000000400FFF0FFFC00003FFFFF81D00000000000000000000000000000000000000000000380FC003700003F001FC0000000000048007FE07FF000003FFFFE2B800000000000000000000000000000000000000000008380FC003600007FC00FC0000000000030FE3E029FF000007FFFFCCE00000000000000000000000000000000000000000001C381FC00360000FFE00FC00000000000E3FF00075FC00000FFFFFF4D00000000000000000000000000000000000000000001C381FC00260000F0F00FC00000000001C7FFF16327C00001FFFFF21E000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "0001C0009C000F600397FBCC00CC07FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FC703F00660000000C1FFF00000002C00130000000021FFBCE09C817FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FC703F006E0000000C1FFF00000001000580000000000FFBCF5F881FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FC603F00CC0000000C0FFF00000000400D80000000680FFFCFFE081FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001F8603F00CC0000000C03FC00000000207700000000800FFFCFB4081FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001F8603F00DC0000000C11F8000000004F5E0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000001FE8FE4080FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001F8601F01D80000000C10780000000010D0000000000003FE0FE4080FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001F8C01F03980000000E303C00000000024000000000000BF807EC180FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000F0C01F87B80000000E301E00000000008000000000000F3001FF100FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000E0C01FFF300000000E300F000000000000000000000205E020FF800FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000C00FFC700000000E300F000000000000000000000000E060";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "40800FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000018007F0E00000000E3087000000000000000000000012FC0800200FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000018E0003C00000000E30E3000000000000000000007012FE0B04400FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000039F800F800000000E71F0000000000000000000007A0064070C600FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000033FFCFF000000000E79F800000000000000000000000047B60C600FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000073FFFF8000000000E79FC000000000000000000004000076604600FFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFF000000000000000000006787FE0000000000E79FF000000000000000000000006FFE803E007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000006700000000000000E79CF000000000000000000000071FFF8066007FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000EE00000000000000E79C3000000000000000000007E6FDBFDA84007FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000CE00000000000000E79C000000000000000000001F9DFC0FDF84003FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001CC00000000000000E79C00000000000000003F00000BF807FF00003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \u1|tft_rgb[2]~14 (
// Equation(s):
// \u1|tft_rgb[2]~14_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q 
//  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[2]~14 .extended_lut = "off";
defparam \u1|tft_rgb[2]~14 .lut_mask = 64'h330033FF550F550F;
defparam \u1|tft_rgb[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "001F0C3FCC5C110FFFFFFFFC00000007E0303FF83E0EE17000000100C0023FE07A9FFFFFFF3D3F81F1FE0FF2FE000000183F00878C0F1F9C301FFFFFFFFE0000000FF0FC39803C39C17B000001C06003EFE3CC3FFFFFFF9CFF8F87F00FEBFC00000006CF80C5883FFFE0641FFFFFFFFE0000000FF07C3800F873C03F000000806000FFFF36FFFFFFFF86FF9C1F801FC7F80000000327E041C03FFF81A71FFFFFFFFE00000007F000781FF03FFE7FFF8002007E087FFCCFFFFFFFFF84FF80FE001FBFE0003E0001BBF47B801F8F03FE3FFFFFFFFC030000007000F03FC06FFE7FFF8003007FC0FE037FFFFFFFFF80F3BFF0003F1E000FFFF800DFD27B82187C11";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "BC3FFFFFFFFE00C000003071F076E01FEC7FFFE003C000FFC1F1FFFFFFFFFFA0D83FC0003EAC000FFFFF80D54032001FF003B83FFFFFFFEE01C0000080F1E1FFC03FE67FFFF003FFFA01FF1FFFFFFFFFFFB0A01C00003E38003FC3FFF0DCC600009FE017B137FFFFFF98023C00000071C7FB001E127FFFF0010FFFFFF07FFFFFFFFFFFB1600000007D0C001FFFFFF39C0600033FF819A243FFFFFF1001FE00EE000381CE000002FFFFF00003FFFF03FFFFFFFFFFFFA8800000007C3400FFFFFFA63C06C0033FE031A481FFFFFF2000000060000663F0804004FFFFF00C0FFFFC07FFFFFFFFFFFF3F800000007C7401F7FFFF84380708267F8001C183FCFFFC20";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000CFFC1800E05FCFFF1FC3E38601FFFFFFFFFFFFEEF00000000FCB40587FFFFC9F0000C68FFCF83CD87007FF860000000080019DF80209C05F8FFF1FFFE00001FFFFFFFFFFFFEE900000000FCD40E1FFFFFD7F0181C607F8703038C007FF04002000006001B7F8C00200DF8FFF3FFFE00003FFFFFFFFFFFFDF840000007FFD6003FFFFFB7F01818C1FF86019B0000FFF640000000078FBC7F8001100BF1FFFFFFFFC0003FFF80F07FFFFB3D8000000F7F9630FFFFFFA7680088C3D3CE208E0000FFEC900000000FFFFCF3C002000BF1FFFFFFFF0000FFF800E03FFFFA3F8000001F3E9B30FFFFFE5F484AC12C83C003660000FFC9800000007FFFFD";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "C7C1A40001E3F01FFFFF00005FC000001E3FFF178000003E1FED0E7FFE10BE017FC07C0780074C0038FF878000000070FF00C383E86017E38000FFFE00001FC000000E07FF31C000007C0F7ADA7FFC037C21FFC06B044007980073FF070C00000380623F8F0780403BE09C707FFFF8000D0800000603FF314000007C07F9811E03F9F0217FC00E40000390009FFE010800000F8E01FF3F0008002BC0A7CC3FFFFF000DB800000000FF10400000FC03DE1C81C00FF005FFC01F80000330003FF800100000FF3F83FFFC001860C3C08FF10FFFFFC00FF8E0000C02FFCBE0003BFC01FFE184123FE305FFC03300000B1002FFF000000003FCFF07BFFC301889D380";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "0FFE61FFFFF00FF8C01FFCCFFF08A0001FFC00FFFFB9FEBF6001FFC1330000005000FFC07F80000E03D808FFF8602131EF801FFFD03FFFFC1FF9C07FFFFD3F18A0000FFC007FE019FF3F00C07F82200000603000CF80FF8007CEFDF800FFC1006022FFC01FFFC600F1FC03E080FC03F5EE1560000FFC003FC0001FE800001F921A0000C4700FFE00FF1F0FFE73F060FE00008246F7C05FFFF8F900FE000001FE00E66E2D600007FC000FFF003FF80000038036000080F007FC003F1FBFFEE60EC1FC0000040DF3C05FFFFFC1F07F80001FFFFFDE612F400003FC0007FE000C24000001096C300380E067FC0F3F1FFFC1BE6D83FD8C000C0BE3C03FFFFFF1E03F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "F8003FCF69E6EE28500003FC00014008009F0000000BCEE7838030E9FFFF3FBFFF1F06D33FFF80500007E2C0BFFFFFF9F007FF807F9E00F7EE56600001F800000000031FC00600039DCF070C3C01FF0FFFBFFE7C1E03FFFF00208033C0E0FFF01BF81803FFF1FF080051FC53800000F80000000003EFF83E00070FBC1E1F3403FBC7FFFF0CFFCC01F33E820100BBE1B07FC0049F9807FFFFFE1F003C85BFA00000FC000000000037FE70001F1F703E1CE59F83F1FFFF9DE7180564718C000003E43EE20000000C007FFFFF2FC00D267CA000007C0000000000271FCC00FE3C60FC19EEFF7FF9FFFF98C0603660C31C000007E83BF800000002003FFFFFFFE017";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "E1E3E000007E00000000001F7FF803FE3CE0FE29FFFFFEFEFBFFB9801CF03303010000864185E000000009001FFFFFFFF86E44194000003F00000000001FFF97F7FC3DE0F919FFFFFFFFFFF7B9811C88440602000180631B0000000002E03FFFFF7FFDC74F194000001F0000000000FFEF05837C190F8047BF07FFFFFFF3F3427810040202000000FF300800000000C03FFFFF1FFECC487C4000000F0000000000000F000011B03E38E67F03FFFFFFE33BC0701D080000000000938400000000006E1FF0000FFFBF75F140000007000000000000000000307FF9E4001FCFFFFFFFE73381B808500481200000000000000000047E1F806067FFC8F81680000003";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "000000000000000001F87FE794003FE7FFFFFFEF61C3F018E0A001410002000000000000083E1E1EEFC3FFFD7F1B40000000000000000000000001FC079C4007FE03FFFFFFFF43C1703B80E04040000600000000000008370057FE780FFCA6E360000000000000000000000000FFC63383C3FC01FFFFFFFF658120338060100000040180000000000077EE77FD87C5FD23E0B0000000000000000000000001F9201F06C3F0E0FFFFFFFEEB03589700E0900000300000000000000000F9F01F0017F8DCE0C0000000000000000000000000D861FDFF81F9F17FE3FFFFD3C61007096438000020000000000000000603FEF078E4E01E3FE4000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "0000000001EE0F03FDFFFFFFFFFF87D7040308483C000800000000000000001F007F81FC08620A9FC40000000000000000000000000001987E0FFC3FF7FE7FFB2F8C600389003C000000000000000000001FF03F07F23862070F1E00000000000000000000000000000FF03FFE3FF3FFFFFC3B88C04384007C040000000000000000001FFFE00FFF8064050FF800000000000000000000000000003FC0FFFE0FF02FFFFCE781C0030400B80000000000000000000007FE203FF6C045A51FFD0000000000000000000000000010F803FFFF07F87FFFFD8383C0021181120000000000000000000007FFF83FD69865E91FEE8000000000000000000000000001F0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "77FBFF03FFFFFFFDE3B781A8230300000800000000000000000FFFFFBE3BE426101F078000000000000000000000000017C1FFF1FF03CFBFFE1EFBE323402F000004F8000000000000000001FFF07841FC1B2F3E07000000000000000000000000002F83FFF0FF3FEF9FFC0BEDE37CC07F00003F7B800000000000000003FFF87E0EDC6D2B9F0380000000000000000000000000DF0FFFF0FFBFFF8FFC02DDE2DC807F00035FFF800000000000000000F4FFFC1EDF07A32B83F00000000000000000000000019E1FFFF1FFFE87E3FF19E7E1BF803F002FFFFE800000000000000000F27FFCFCD3A966E580D00000000000000000000000019E1FFFE9FFFC03FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "FF22EFC1FF003E01FFFFFEC00000000000000000323FFFF872B5725870F00000000000000000000000033C1FFF8FECFC0287FF83E6E1EF00000FFFFFFFE00000000000000000102C7FFD2178D806786000010000000000000000001E5C3FFF80C47607FEFFC8E0F8FFF0000FFFFFFFF0000000000000000034381FFF10123C032E200003000000000000000000FF9C3FFFE0E3024005F34C08F81FE0006FFFFFFFF80000000000000000342C03FE4009EC00026C000700000000000000000077B87FFFE0E3106403677FC4FC0F0007FFFFFFFFFE00000000000000001CF8003C0FC3E000000C00070000000000000000000E707FFFC0F3387F83393FC1FC007F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "EFFFFFFFFFFF0000000000000000104013280F03E80000AE00070000000000000000003F707FFFC0F2788002318FA15C01FFFFFFFFFFFFFFC000000000000000082807F00E07C800000000070000000000000000000330FFFF80E2F8000000EDB01C03FFFFFFFFFFFFFFF00000000000000028061BF01F2FE000000000070000000000000000000F107FFF80F5FA00000873B09C37FFFFFFFFFFFFFFFC000000000000000A0C9F003827D800000000070000000000000000000CC07FFF00FBF88001006F9A00F7FFFFFFFFFFFFFFFF000000000000000801BE003807F8000000000F0000000000000000000EE07FFF01FFF8400000E89F17FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FF800000000000000905EE00380FC8000000000F0000000000000000002F60FFFE01FE8000000468DF1FFFFFFFFFFFFFFFFFFFC00000000000000913AF80380FE0000000000F0000000000000000003F20FFFE01FFE201007F14CFFFFFFFFFFFFFFFFFFFFFF000000000000000472E00383FF0000000000F00000000000000000007303FFE017FF204007FCB8FFFFFFFFFFFFFFFFFFFFFFC00000000002004777400787EF8000000001F0000000000000000000F703FFC007FC01E07FFED8FFFFFFFFFFFFFFFFFFFFFFF00000000077C14267001F07E0C000000001F0000000000000000000E3807FC0007803F1FFFE4DFFFFFFFFFFFFFFFFFFFFFFFC0000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFF8C7E3000F0FE0E000000001F0000000000000000000F1003FF8001003F0FFFE2DFFFDFFFFFFFFFFFFFFFFFFFFE000003FFFFFCBC7600F07C26000000003F000000000000000000183001FF8030803C0FFFF31FFFEFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFC7D3600F83026000000003F00000000000000000030F001FF807F00FD1FFFF11FFFF7FFFFFFFFFFFFFFFFFFFFF0003FFFFFFE7B1601F0002E000000007F000000000000000003FC3003FF807F08FC1FFFF09FFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFE3A0E00E0006E000000007F000000000000000009847001FFC00719FFFFFFF99FFDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7A0E01";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "E0006C00000000FC000000000000000007007801FF80001FEFFFFFF91FFCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A0C00F0004C00000001F8000000000000000006007003FFC0000FFFFFFFF81FFC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE20C01F0004C00000003F800000000000000000C00E003FFC00007FFFFFFFA1F3B747FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF8008C03F0004C00000007FF00000000000000001818E003FF80000FFFFFFFF81FF07E707FFFFFFFFFFFFFFFFFFFFFFFFFFD4800AC07F0004C0000000FFF0000000000000000307FC003FF80001FFFFFFFF40E702B001FFFFFFFFFFFFFFFFFFFFFFFFFF20804EC03F0004C000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "3FFF0000000000000000607F0003FF80003FFFFFFFCD2E51080000FFC7FF007FFFFFFFFFFFFFFFE21804CC03F0004E000000FFFF0000000000000000F0FF0003FF00001FFFFFFFF9FFD0000000000000000FFFFFFFFFFFE3FE000800E807E0004E000003FFFF0000000000000000B1F00007FF00001FFFFFFF21DF0800000000000000003FFFFFFFFF0078000000E807E000CE00000FFFFE0000000000000001F1C00003FF00001FFFFFFFE7BD8000000000000000001FFFFFFFFC0030001C00EC07E000CF00003FFFFE0000000000000003F3800007FC00003FFFFFFC801010000000000000000003801FFFE00000001800E807E000CF807FFFFFFC00000000";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N18
cyclonev_lcell_comb \u1|tft_rgb[2]~15 (
// Equation(s):
// \u1|tft_rgb[2]~15_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout )) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout 
// )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[2]~15 .extended_lut = "off";
defparam \u1|tft_rgb[2]~15 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \u1|tft_rgb[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "0003FFFFFF0007AB7E0FE000FF0FFC00E1FFFFFFFFFFFE00F80000FF0079E7F83D8F801FFFFF8FFFFF0000000000007FFFE00007FFF181FF8FC23F1F8000FF07FE00F9FFFFFFFFFFFE001A0400FF00F1E79E7C1F801BFFFF9FFFFF0000000000003FFFC0000FFF9C7C00C01F3F1F4000FF03FF00FFFFFFFFFFFFFE043E1C01FF81F3EF8F8818C06FFFFFBFFFFE0000000000001CFF80000FFE4E7FFF40DF7F1F0001FF01FF80FFFFFFFFFFFFFC1F821C407F81E3E007F82000FFFFFFFFFFFC000000000000007F00001FF97C09FEE1C73E1F8103FF00FFC0FFFFFFFFFFFFFC1E0638203F8387E003CEC003FFFFFFF0FFC0000000000000003000001FF078007D";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "2BC3BE3E8101FF007FC0FFFFFFFFFFFFF813FE38007FE183E001ED8003FFFFEFC0FF00000000000000001000000F9008000D3BC3983F0001FE003FC0FFFFFFFFFFFFFFBFFE78E03FC1C3E001EE001FFFFFFFC07F80000000000000001000001F2E000000D8F9CC3E0003FE003FE0FF8FFFFFFFFEFF3EFEF87E7FC187E0033013A7FFFFFFD03FC00000000C0000003C00001E5C00000018F0673A0005FE001FE0FF0BFFFFFFFFF3007EF07F9FE307C007FE3FF3FFFF7FEC0F800000000FC000003800001CB80400400BE0617A0003FE000FE0FE03FFFFFFFDF0061CF83003C187F0084F7FE3FFFEFFEE07800000001FFFC01000000039B31E004000C7E17C0007";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "FE000FF0FC07FFFFFFF8F007F9FC3E0FC1C783E38FFFFFFFFFFFFE06000000007FD0F140000000733F1F0060000FE1720007FF000FF0F01FDFFFFFFFE1BFFBFE3F1FC1811E67677FFFFFFFFFE006003800007F00FFC0000000E71F9F886600FFB279000FFF0007FCC03FFFFFFFFFE038F9FE0E1FC0E3C0033E7FFFFFFFFF000000000000FE0000F0000000CF9F0FBE77F1FF067DC00FFF8007FF000FFFFFFFFFFFEFE3FE1C7FC3CFC002FFFFFFFFFFC0000000000001FE01C070000000BF9E077E6FC7F80EFE400FFBE007FF000F1FFFBFFFFFFFF3FE18FFC300E0067FFFEFFFF800000000000003FC7FFE700000017FCCE6FE6603F81DFFA00F5FF807FF000C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "7FC4E0CFFFFFC0FF018E0F80600C7FFFFFFFE000000000000003E0F0FC780000017F858C9EF003D017FF901FDFF807FF00C0EC2067F7FFFFC1FF8198F9C07C1CFFFFFFFFC00000000000000707FFFF180000017FC0199E1E11804FFFDF5EBFF80FF801F7EC1FFFA4FFFFC0FF01BFC0FD1F8CFFFFFFFF800000030070000E0F38FE3800000363E8018FC40C81BFFFE1FEFFF00F8001FFB3F89CFEFFFE1F3F80FFC3FE130FFFFFFFFF0000000787F80E3C3EFFF2B8300001E04C078FE00CF2FFFFFCFEFFC01E0703FF43E0000187FE07BF007FDFBCD10FFFFFFFFC00000007C1F01FF87FFFE6F02080010040071FF03CCDFFFFFF3FFF80783F07FF3F00000065FE";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "000007E01FDFFFE203FF0183F70000FFFFFFFFFFE000007FFF000007E03FCB8FCB8FFF8003C6E07FFFFFFFFFFFFFFFFFF00000001E811FFC7FE30FFF8041E78001FFFFFFFFFDC0001FFFFF800007F001FFFFD30FFF8007C4E03FFFFFFFFFFFFFFFC7F000000038FF87FEFEE227FFBFE00F800FFCFFFFFFF000001FFFFF800000FE01FC3FC71FFF80078CC03FFFFFFFFFFFFFFF83F000000033FFC3FF7EF03BCFFFA01FC003FDFFFFFFC0000C3FFFFFE000000FFFC00FC78FFF800F8DC07FFFFFFFFFFFFFFF01F80000004E67C3F43FE12F31FFE01DC023FFFFFFFF80001F1FFFFFF0000001FF03C3FFC7FF800F8DC07CFFFFFFFFFFFFFF01F80000011F01E1F8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "37E337887E01F9C03FFFFFFFFF80003F9FFFFFF0000001E01FFBFC13FE000F89C1F8FFFFFFFFFFFFFE01F80000007800F0F84B717FC0FE3FFB407FFFFFFFF8000FFF9FFFFFF000000000FFFBFFF3FF000F99EFE1FFFFFFFFFFFFFE01F8000001FC0071F44FF9FFF07F3FFBC1FFFFFFFFE0001FFF9FFFFFF000000001FFFA3E03FC001F19FF83FFFFFFFFFFFFFE00F8000003F8003CE02FFFFFFE003FF343FFFFFFFF00007FFFDFFFFFF000000003FFFE2C03FE001F19FE0FFFFFFFFFFFFFFC00FC00000FFC001C1037177D7FC07C7B87FFFEFFE00000FFFFDFFFFFF00000000FFFFE7C1FFE001F19F87EFFFFFFFFFFFFFC00FC00001FF8000E001717FC000060";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "3AC1FFFEFFE000007FFFFFFFFFFC0000001FFFFAFC07FA003F19C1F0FFFFFFFFFFFFFC00FC00007FFE0003000617FFD000C03EC1FFFED00000061FFFFFFFFFFC0000003FFFFADC07FA003F1807C0FFFFFFFFFFFFFC00FC0000FFCF8001C0011FFE0207E01F83FFFFC0000007FFFFFFFFFFF8000000FFFFF45C07FC003F181F00FFFFFFFFFFFFFF00FE0019FFC7C030E0007FFC1FFFC03F07FFFF80000007FFFFFFFFFFF8000000FFFFF43C07FC007F1C7E00FFFFFFFFFFFFFF00FE0003FF83E038E000B8F038FF803E01FFFF00000007FFFFFFFFFFF0000003FFFFF87C07F4207F1FF800FFFFFFFFFFFFFF80FE0047FF80F83CF00038E06000002463FFF80000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "000FFFFFFFFFFFE0000001FFFFE87C03F8007F0FF000FFFFFFFFFFFFFF80FE000FFFE030FE38007800C00000400FFFD00000000FFFFFFFFF8680000000FFFFE17C03E8007F0FE000FFFFFFFFFFFFFF80FE001FFF0071FF9C00F84180001E003FFF800000001FFFFFFFFF0000000000FFFFF17E07E8007F0FE000FFFFFFFFFFFFFF00FE0007FF0079FFD808719F00800C007FFC000000001FFFFFFFFF00000000003FFFCF7F87F810FF07F000F7FFFFFFFFFFFF00FC0083FF8078FFCDA8E39C17B19C00FFFEC00000000E607FFFF800001EFFC007FF177F8FD000FF0FF800C1FFFFFFFFFFFF007C0303FF0071F7E765C7F00FFFF206FFFE0000000006007FFFF0";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "FFE585E0704FFDFFF7FFF801FFF0FFFFFFFFFFFFFFE00000000000000FFFFFFF00000000EC8210010978F0033CE0F00FFFFFFFF2B3E00E03FFFFF7FFF003FFF8FFFFFFFFFFFFFFE000000000000007FFFFF6000000468600000005F672037C00E00FFFFFFFF09C0070F9BBBFFFFFC003FFFCFFFFFFFFFFFFFFE000000000000007FFFFE00000006F83181C4000EF9003FE01800FFFFFFFF97800FF1C01B27FFF8007FFFEFFFFFFFFFFFFFFF000000000000003FFFFC00000003FC1BC7F8000F7C003FC0F007FFFFFFFFCB801FFE7080C39F1000FFFFFFFFFFFFFFFFFFFF000000000000003FFFF80000003FB601FBFC3007B6201FE1F07FFFFFFFFF87803FFF8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "BE2431C6000FFFFFFFFFFFFFFFFFFFF000000000000007FFFE00000002FBA41FFFF9C00F2301FC3E0FFFFFFFFFF27C03FFFF207203EC001FFFFFFFFFFFFFFFFFFFF80000000000000FFFF000000001FF879FFFFFF00187C0FC781FFFFFFFFF807C07FFFFFFFA07C0001FFFFFFFFFFFFFFFFFFFFC0000000000001FFF80000002F0FE87FF07CFFF0003E0F0C07FFFFFFFFFC03C0FFFFFFFFA0EC8003FFFFFFFFFFFFFFFFFFFFE0000000000007FFC00000003F87FC3FF0387C7C05FF87183FFFFFFFFFFE0600FFFFFFFFE1180003FFFFEFFFFFFFFFFFFFFFF800000000000FFE800000007E43F83F8000081FFFFFC1A0FFFFFFFFFFFF0740FFFFFFFFE0100003F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "C000FFFFFFFFFFFFFFFF800000000001FFC000000007FE1F8FF80000003E001F027FFFBFFFFFFFE07E0FFFFFFF3A0400007F8000FFFFFFFFFFFFFFFF800000000003FE400000038BFDBFCFFC0000000000007EFFFF8E1FFFFF807F0FFFFFFE318604007E0000FFFFFFFFFFFFFFFFC0000000000FFC10000000F97FBFCFC4000000000C7C00FFFF8E0FFFFF807F8FFFFFFC01200000FE3F01FFFFFFFFFFFFFFFFC0000000000FF81800000479DFFFE780000033E1E0FFFFFFFF8407FFFF343E0FFF0FF983E8C000FC7FFFFFFFFFFFFFFFFFFFC0000000003F800E9000001CCFBFE78000027FFF8DFFFFFFFF8003FFFFFC3E0EFF09E183FA4000F8C078FFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "FFFFFFFFE0000000007F004FFA02001E6FCF260000037BFFC1FFFFFFFF0003FFFFFC1D807E000180FD0000F18C00FFFFFFFFFFFFFFFFE0000000007E09FFFF40005FFFC736000003FFFFE1FFFFFFFF00007FFFFC0F801F80FF87FF0000E33F8FFFFFFFFFFFFFFFFFE000000001FE1FFFFFC0007F1F83D7000003FFFFFFFFFFFFC0000007FFFF8FE00F80E18FFE9001E37FFFFFFFFFFFFFFFFFFFE000000003F7FFFFFFC040FF07C1FF000037FFFFFFFFF38E00000000FFFFC4E00701E18FFFB801C27FFFFFFFFFFFFFFFFFFFE000000007EE7FFFFFE0627F83E1F700007FFFFFFFFBF000007FFC00000FE07E0087ED8FFFB803C670FFFFFFFFFFFFFFFFFFF000";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFC000001FFFFC00001C000000001FFFFFC00000000000000000003F8780000003FE000000FFFFFFFFFF803FF0000003FFFFFFC000007FFFFE00000C000000007FFFFEC00000000000000000003C08FFFFFFF87FF900007FFFFFFFFF803FF0000003FFFFFFE00000FFFFFE00000000000001FFFFE000000000000000000000381FF3EBBFFE3FFF00007FFFFBFFFF807FE0000007FFFFFFE00001FFFFFC00000000000007FFFF8000000000000000000007207FE0000FFE1FFFE0007FFFFFFFFF00FF8000000FFFFFFFF00007FFFFF80000000000003FFFFDC0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000C004000000069EFC00000FFC407FE0003FFFFDFFFF00FF0000001FFFFFFFF007FFFFFFF0000000000001FFFFE0000000001FFFFF800200B83FF000000FFC4201FF003FFFCFFFFE01FE0000003FFFFFFFF00FFFFFFFF0000000000007FFFFE0000003CDFFD47FD017EFE1FF80001807FE4FF002400FFD0FFFFE01FC3000003FFFFFFFF00FFFFFFFE000000000001FFFFF000000000FFFFEFFFEFFFF87F80003FF87FE0FF0780007FE77FFFC03FC700000FFFFFFFFF80FFFFFFFE000000010007FFFF80000000016FFFFBFFFFEF707800003FFE31EC7F2FFE003FF4FFFFC03FC700001FFFFFFFFF80FFFFFFFE00000001801FFFFF0000000A01FFFFFEE7FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "6F01F80000FFFF306C7F0FFE003FFBFFFF807FC300007FFFFFFFFF80FFFFFFFF00000003E07FFFF8000002081FFFFFEE007F2101F80000FFFF90241F0FFD003FF7FFFF007FC30003FFFFFFFFFFC0FFFFFFFF00000003FFFFFFE0000003CDDFFC31E6000BA58060000DFFFFD824E1FFFD803FFFFFFF00FFE1807FFFFFFFFFFFC07FFFFFFC0000000FFFFFFF00000049F7FEFC0957F001958070079FFFFFCA057F1FFFF91FF7FFFE00FFE0FFFFFFFFFFFFFFC03FFFE0000000007FFFFFF0000001EFF50C3C04F3F803F3C0F007FFFFFFCD02FFC2FFFDEFEFFFFC00FFF0FFFFFFFFFFFFFFC00000000000000FFFFFFFC0000001FFFE040692F9F407FDE0F00FFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N30
cyclonev_lcell_comb \u1|tft_rgb[2]~12 (
// Equation(s):
// \u1|tft_rgb[2]~12_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) 
// # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ))))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout 
// ))))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ))))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[2]~12 .extended_lut = "off";
defparam \u1|tft_rgb[2]~12 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \u1|tft_rgb[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \u1|tft_rgb[2]~13 (
// Equation(s):
// \u1|tft_rgb[2]~13_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout )) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[2]~13 .extended_lut = "off";
defparam \u1|tft_rgb[2]~13 .lut_mask = 64'h03F303F30505F5F5;
defparam \u1|tft_rgb[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N24
cyclonev_lcell_comb \u1|tft_rgb[2]~16 (
// Equation(s):
// \u1|tft_rgb[2]~16_combout  = ( \u1|tft_rgb[2]~13_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u1|tft_rgb[2]~12_combout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( 
// !\u1|tft_rgb[2]~13_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \u1|tft_rgb[2]~12_combout ) ) ) ) # ( \u1|tft_rgb[2]~13_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[2]~14_combout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u1|tft_rgb[2]~15_combout ))) ) ) ) # ( !\u1|tft_rgb[2]~13_combout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[2]~14_combout 
// )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[2]~15_combout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u1|tft_rgb[2]~14_combout ),
	.datac(!\u1|tft_rgb[2]~15_combout ),
	.datad(!\u1|tft_rgb[2]~12_combout ),
	.datae(!\u1|tft_rgb[2]~13_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[2]~16 .extended_lut = "off";
defparam \u1|tft_rgb[2]~16 .lut_mask = 64'h2727272700AA55FF;
defparam \u1|tft_rgb[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N45
cyclonev_lcell_comb \u1|tft_rgb[2]~17 (
// Equation(s):
// \u1|tft_rgb[2]~17_combout  = ( \u1|tft_rgb[2]~16_combout  & ( \u1|tft_req~2_combout  & ( (\u0|rom_valid~q  & \u1|tft_req~1_combout ) ) ) )

	.dataa(!\u0|rom_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|tft_req~1_combout ),
	.datae(!\u1|tft_rgb[2]~16_combout ),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[2]~17 .extended_lut = "off";
defparam \u1|tft_rgb[2]~17 .lut_mask = 64'h0000000000000055;
defparam \u1|tft_rgb[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N18
cyclonev_lcell_comb \u1|tft_rgb[3]~19 (
// Equation(s):
// \u1|tft_rgb[3]~19_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ))) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[3]~19 .extended_lut = "off";
defparam \u1|tft_rgb[3]~19 .lut_mask = 64'h0C3F0C3F44447777;
defparam \u1|tft_rgb[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "FFFC000000FFF83701FFC000000FFC00000000000000000003FFFFFFFFF818003E7F80000000000000FFFFFFFFFFFFFFFFFFFFF8000180000FFE00FFC0000007FE00000000000000000001FFFFFFFFF018607FFF80000000000000FFFFFFFFFFFFFFFFFFFFF0001FFC00FFFF00FF80000003FF00000000000000000001FFFFFFFFF010700FF8C0000000000001FFFFFFFFFFFFFFFFFFFFF00071FFFFBF3F00FF80000001FF80000000000000000001FFBFFFFFE01FF81FE000000000000003FFFFFFFFFFFFFFFFFFFFE00183FFFF1E3F01FF01000000FFC0000000000000000001FFDFFFFF801FFC0FC0000000000F003FFFFFFFFFFFFFFFFFFFFFE00387FFFE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "143F81FF010000007FC0000000000000000001FFFFFFFF801FFE0F80000000003F00FFFFFFFFFFFFFFFFFFFFFFF01FF7FFFE043F87FE000000003FC0000000000000000001FF1FFFFFC01FFE0E00000000003F807FFFFFFFFFFFFFFFFFFFFFE031FFFFFF2707C3FC000000003FE0000000000000000001FF81FFFF801FFC0000000000002FC03FFFFFFFF3FFFFFFFFFFFFE063FFFFFFE70FE0FC000000001FE0000000000000000001FF807FFF003FF800000000000003F07FFFFFFFF03FFFFFFFFFFFE0C7FBFFBFF41FE0FC000000000FE0000000000000000003FFCFFFFF800FF780000000000001F87FFFFFFFE0003FEFFFFFFFC1CCE1FFBFFF3FE0F80000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000FF0000000000000000007FFC1FFFFC0001C38000000000001F9FFFFFFFF80000EBFFFFFFF83C0E0FF9FFFFFE0FC000000000FF0000000000000000007FFC0FFFF8001986000000000001FF9FFFFFFFF8000003FFFFFFF07E0607F9FFFFFB1FE0000000007FC000000000000000007FFF1FFFFE03FFC000000000000FFFFFFFFFFFF0000000FFFFFFF0FE0F07F8FFFFF01FE0000000007FF00000000000000001FFFE3FFFFC03FFD00000000003FFFFFFFFFFFFE0001C00FFFFFFF3FE1F8FF9FFFF801FF8000000007FF00000000400000000FFFE7FFFF001FF98000000007FFFFFFFFFFFFFC007FFE0FFFFFFE7FF3F9FF9FFFF803FFC000200007FF0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "003FFF3000003FFFFFFFFF801FF3800000001FFFFFFFFFFFFFFC00F0FC07FFFFFE7FFBF39F0FFFD00FFFE000200007FF000013E007F800003FFFFE7FFFC003E3000000003FFFFFFFFFFFFFF807FFFF07FFFFFE7FFFE79FE1EF803FFFE00040000FFF00001C00000700003FFFFE7FFFFD0073000000007FFFFFFCFFFFFFF00FF8FE07FFFFFC63F7FF8FFBF3807FFFFE0000000FFF0000700763008001E0FFFFFFFFFE0CF000000000FFFFFFF87FFFF1C03FFFFE87CFFFFEE073FF8FFFF3F1FFFFFF0000001FF80000C01FFFFE3801F87FFFFFFFFC0EF000000003FFFFFFF83FFFE0007FFFFF8FDF7FFE007FFF1FFFFFC3FFFFFFC000007FC0000100FFFFFF8601";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE3FFFFFFFFE000000000000000000000000000787FFFFFFC01FFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFF3FFFFFFFF8000000000000000000000000003FFFFFFFFFF8006FFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFF3EBBFFFC000FFFFFFFFFBFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFE0000FFFE0001FFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC0000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "000000000000000017FFC00000FFFBF801FFFFFFFFDFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFF000000FFFBFFE00FFFFFFCFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFF80000007FFBFFFFDBFFFFD0FFFFE0000300000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FF800000007FFFFFFFFFFFFFE77FFFC00007000000000000007FFFFFFFFFFFFFFFFEFFF8000000000000000000000000108FF8000000003FF3FFDFFFFFFFF4FFFFC00007000000000000007FFFFFFFFFFFFFFFFE7FE0000000000000000000011800";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "90FFF8000000003FF3FFFFFFFFFFFBFFFF800003000000000000007FFFFFFFFFFFFFFFFC1F8000000000000000000011FF80DEFFF8000000001FFBFFFFFFFFFFF7FFFF000003000000000000003FFFFFFFFFFFFFFFFC00000000000000000003CE19FFF45A7FE0000000001FFBE1FFFFFFFFFFFFFF000001000000000000003FFFFFFFFFFFFFFFF000000000000000000103F6A80FFE6A7FF0000000000DFB001FFFFFFFF7FFFE000000000000000000003FFFFFFFFFFFFFFF800000000000000002F3C3FB0C07FC0C3FF0000000000EFE0002FFFFFFEFFFFC000000000000000000003FFFFFFFFFFFFFF0000000000000000001FBF9FD060BF8021FF0000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00067C1F804FFFFFF7FFF8000000000000000000001FFFFFFFFFFFFFF000000000000000137DFFFEFE870FFCC31FF00000000003701FF003FFFFF7FFF0000000000000000000001FFFFFFFFFFFFFF80000000000000079FFFFFFFE018DFC83FFE0000000000143FFFF01BBBFFFFFC0000000000000000000001FFFFFFFFFFFFFF8000000000000007CFFFFFFFF106FFC01FF800000000001C7FFFFE001B27FFF80000000000000000000000FFFFFFFFFFFFFFC000000000000003E7FFFFFFF083FFC03FF00000000000087FFFFF8000039F100000000000000000000000FFFFFFFFFFFFFFC000000000000049FFFFFFFFF849FFE01FF00000000000007FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "005831C600000000000000000000000FFFFFFFFFFFFFF8000000000000045FFFFFFFFFF0DFFE03FE00000000000003FFFFFFDFFC03EC000000000000000000000007FFFFFFFFFFFFF0000000000000007FFFFFFFFFFE7FFF03F800000000000003FFFFFFFFFC07C0000000000000000000000003FFFFFFFFFFFFE0000000000000017FFF07CFFFFFFFFF0FC000000000000003FFFFFFFFFC0EC8000000000000000000000001FFFFFFFFFFFF80000000000000003FFF0387C7FFFFFF8F800000000000001FFFFFFFFFFC11800000000000000000000000007FFFFFFFFFFF00000000000000007FF8000081FFFFFFE6000000000000000BFFFFFFFFFC01000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "000000000000000000007FFFFFFFFFFE00000000000000007FF80000003E001FFE0000400000000001FFFFFFFFFC04000000000000000000000000007FFFFFFFFFFC00000000000000003FFC0000000000007E000071E000000000FFFFFFFFFE06040000000000000000000000003FFFFFFFFFF000000000000000003FC400000000000000000071F0000000007FFFFFFFFFC00000003F0100000000000000003FFFFFFFFFF000000000000000001F800000000000000000007BF800000001FFFFFFFE7FF0C000007FFF00000000000000003FFFFFFFFFC000000000000000401F80000000000C000000007FFC00000001FFFFFFFE7FFC400000FFFF00000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "000000001FFFFFFFFF8000000000000000301E00000000000000000000FFFC000000027FFFFFFE7FFE000001F3FF00000000000000001FFFFFFFFF8000000000000000380E00000000000000000000FFFF800000007FFFFF007FFE000003C07000000000000000001FFFFFFFFE00000000000000007C0F0000000000000000003FFFFFF80000001FFFFF007FFF100003800000000000000000001FFFFFFFFC00000000000000003E07000000000000000C71FFFFFFFF0000001FFFFE007FFF380003800000000000000000001FFFFFFFF811800000000000001E0F000000000000040FFFFFFFFFFFFFF00001FF780C7FFF380007800000000000000000000FFF";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "FFFFF81FE00000000000007C0F000000000000001FFFFFFFFFFFFFF800003470087FFF000007000000000000000000000FFFFFFFE1FFE00380000000003E1F800000000000023FFFFFFFFFFFFFF80000000010FFFF000007000000000000000000000FFFFFFFC7FFF80101000000001FFF8000000000000FFFFFFFFFFFFFFFFF000003C000FFFF00000F000000000000000000000FFFFFFFCFFFFC0081000030005FFFC000000000003FFFFFFFFFFFFFFFFFF0003FF0007FFF00000E0000000000000000000007FFFFFFBE67FC0BC00000CE001FFDC000000000007FFFFFFFFFFFFFFFFFFE00FFFC003FFF00000E0003000000000000000007FFFFFEFF01FE07";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "C800007781FFF9C000000000007FFFFFFFFFFFFFFFFFFE1FFFFC000FFF00000E0007000000000000000007FFFFFFF800FF07B480003F01FFFBC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFC000FFE00001E001F000000000000000007FFFFFFFC007E0BB000000F80FFFBC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFE00001E007F000000000000000007FFFFFFF8003F1FD0000001FFFFF3C000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC23FFFC00001E01FF000000000000000003FFFFFFFC001FEFC8E002803FFC7BC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFC00001E07FE000000000000000003FFFFFFF8000FFFE8E003FFFFE0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "3BC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFCE3FFFC00001E3FF0000000000000000003FFFFFFFE0003FFF9E0002FFFC03FC000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC3FFFC00001FFFC0000000000000000003FFFFFFFF8001FFFEE001FFFFE01F8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF843FFF800001FFF00000000000000000001FFE7FFFFC000FFFF8003FFFFC03F0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFF800001FFE00000000000000000001FFFFFFFFE000FFFF470FF8FF803E000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFF820001FF800000000000000000001FFBFFFFFF800FFFFC71FE0000024000007FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF003FFF000000FF000000000000000000001FFFFFFFFF0003FFF87FFC000004000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF103FFF000000FE000000000000000000001FFFFFFFFF0001FFF07FF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE101FFF000000FE000000000000000000001FFFFFFFFF8001FF78FFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF007FE0100007F000000000000000000003FFFFFFFFF8000FF71FFC0000000000013FFFFFFFFFFFFFFFFFFFFFE1003FFFFFDF007FE000000FF800000000000000000003FFFFFFFFF008077E3FF0000000000001FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N42
cyclonev_lcell_comb \u1|tft_rgb[3]~18 (
// Equation(s):
// \u1|tft_rgb[3]~18_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  & 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[3]~18 .extended_lut = "off";
defparam \u1|tft_rgb[3]~18 .lut_mask = 64'h444403CF777703CF;
defparam \u1|tft_rgb[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000003E0000000000000001FE000000000000000000000000FF807FFFE00000000000000000000000000000000000000000000000FE0000000000000001FE000000000000000000000001F3801FFFE00000000000000000000000000000000000000000000007FC0000000000000001FE000000000000000000000001F300051E40000000000000000000000000000000000000000000001FFC0000000000000001FE000000000000000000000003E006000C0000000000000000000000000000000000000000000000FFF80000000000000001FE000000000000000000000003E00C00082C00000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000003FFFF00000000000000001FE000000000000000000000003801C00081E00000000000000000000000000000000000000003FFFFFE00000000000000001FE000000000000000000000007001F00101F00000000000000000000000000000000000001FFFFFFFF800000000000000001FE000000000000000000000006001F80300FE0000000000000000000000000000000000FFFFFFFFFE0000000000000000001FF000000000000000000000004001FB0600FFFE000000000000000000000000001FFFFFFFFFFFFF000000000000000000001FF000000000000000000000004001FF84007FFFFFFFFFFC0000000000000000FFFFFFFFFFFFFC000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000001FF000000000000000000000006000FFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FF0000000000000000000000000207FF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FF0000000000000000000000061E03FE000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000001FF0000000000000000000000021E00FE000000000000000001FFFFFFFFFFC000000000000000000000000000000000000001FF0000000000000000000000031E01FE000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000001FF0000000000000000000000030E23FE00000000000000000000000000000000000000000000000000000000000000000001FF0000000000000000000000038C07FE00000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000001C007FE00000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000001E00F7E00000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000F80EFE00000000000000000000000000000000000000000000000000000000000000000001FF00";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "0000000000000000000000003FFFC003800001F800000000000000080000008381FFFFFFFFFF01E0000000000000000000000000000000000000000000003FFFC003800001FC000000000000001000000300E0FFFFFFFFF40000000000000000000000000000000000000000000000003FFFC007000001FE000000000000002000000600F01FFFFFFFF00000000000000000000000000000000000000000000000003FFFC007000000FF0000000000000080000004013C0FFFFFFFCC0000000000000000000000000000000000000000000000003FFFC007000000FF8000000000000200000008002707FFFFFF1E000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "0000000000003FFFC0070000007FC0000000000004000000100007C7FFFFF83E0000000000000000000000000000000000000000000000003FFF80070000007FE0000000000008000000200003407FFFF8FE0000000000000000000000000000000000000000000000003FFF80070000003FF0000000000000002000400002407FFF83FF0000000000000000000000000000000000000000000000003FFF800F0000001FF000000000000000E001000000201FFC0FF60000000000000000000000000000000000000000000000003FFF800E0000001FF80000000000400FE0010000002801287FF6000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "3FFF800E0000000FFC0000000000003FE0000000003C00007FF60000000000000000000000000000000000000000000000003FFF800E00000007FE000000000080FFE00C0000003C7003FFF40000000000000000000000000000000000000000000000003FFF801E00000007FF000000000003FFE0340000002FFF0FFFFE0000000000000000000000000000000000000000000000003FFF001E00000007FF800000000003FFE0640000000FFF01FFFE0000000000000000000000000000000000000000000000003FFF001C00000003FFE00000000107FFE0C00000000FFF01FFFE0000000000000000000000000000000000000000000000003FFF001C0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "0003FFF0000000010FFFC1000000001FFF01FFFE0000000000000000000000000000000000000000000000003FFF003C00000003FFFC000000000FFFC2000000001FFF01FFFC0000000000000000000000000000000000000000000000003FFF003C00000003FFFF000000021FFFC40000000017FF00FEFC0000000000000000000000000000000000000000000000003FFF003800000003FFFF000000001FFFC8000000001FFF8078BC0000000000000000000000000000000000000000000000003FFF003800000003FFFF000000023FFF90000000001FFF8C18FC0000000000000000000000000000000000000000000000007FFF007800000003FFFF0000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00023FFF200000000007FFCC00FC0000000000000000000000000000000000000000000000007FFF007800000003FFFF000000003FFE40000000000FFFCE09F80000000000000000000000000000000000000000000000007FFF007000000003FFFF000000007FF900000000000FFFCF5FF80000000000000000000000000000000000000000000000007FFF00F000000003FFFF00000000BFF600000000000FFFCFFFF80000000000000000000000000000000000000000000000007FFF00F000000003FFFC000000005F9800000000000FFFCFBFF80000000000000000000000000000000000000000000000007FFF00E000000003FFF80000000020600000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000009FE8FFFF80000000000000000000000000000000000000000000000007FFF01E000000003FFF8000000000F0000000000000BFE0FFFF8000000000000000000000000000000000000000000000000FFFF03E000000001FFFC000000000000000000000003F807FFF8000000000000000000000000000000000000000000000000FFFF87C000000001FFFE0000000000000000000000073001FFF0000000000000000000000000000000000000000000000000FFFFFFC000000001FFFF000000000000000000000005E000FFE0000000000000000000000000000000000000000000000000FFFFFF8000000001FFFF000000000000000000000004E000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "40E0000000000000000000000000000000000000000000000001FFFFFF0000000001FF7F000000000000000000000002FC000060000000000000000000000000000000000000000000000001F1FFFC0000000001FF1F000000000000000000000000FE000060000000000000000000000000000000000000000000000003E07FF00000000001FE0F0000000000000000000000017C000060000000000000000000000000000000000000000000000003C003000000000001FE07000000000000000000000000FFA00060000000000000000000000000000000000000000000000007C000000000000001FE030000000000000000000000007F60006000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000078000000000000001FE00000000000000000000000001FFE803E00000000000000000000000000000000000000000000000078000000000000001FE0000000000000000000000000FFFF807E000000000000000000000000000000000000000000000000F0000000000000001FE0000000000000000000000001FDBFDAFC000000000000000000000000000000000000000000000000F0000000000000001FE0000000000000000000000003FC0FDFFC000000000000000000000000000000000000000000000001F0000000000000001FE0000000000000000000000007F807FFFC000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "000000000F00000000FFFFFFFFFFFD01FC0000000000000000000000000000000000100007FFE000E0000000000000000000000000001E00000000FFFFFFFFFFFC01840000000000000000000000000000000000100017FFE000E000000000000000000000000000FE00000000FFFFFFFFFFFC03E00000000000000000000000000000000000300017FFE000E000000000000000000000000003FC00000000FFFFFFFFFFF805800000000000000000000000000000000000000017FFE000E000000000000000000000000007FC00000000FFFFFFFFFFC00C00000000000000000000000000000000000000001FFFE000E00000000000000000000000000FFC00";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "000000FFFFFFFFFFC00800000000000000000000000000000000000000001FFFE000E00000000000000000000000001FFC00000001FFFFFFFFFFC18000000000000000000000000000000000000000001FFFE000E00000000000000000000000003FFC00000003FFFFFFFFFF019000000000000000000000000000000000000000001FFFE000E0000000000000000000000000FFFC00000003FFFFFFFFFE01B000000000000000000000000000000000000000001FFFE001C0000000000000000000000001FFFC00000003FFFFFFFFF011F000000000000000000000000000000000000000003FFFE001C0000000000000000000000003FFFE00000007FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FFF0002000000000000000000000000000000000000000003FFFE001C0000000000000000000000007FFFF0000000FFFFFFFFFE0382000000000000000000000000000000000000000003FFFE001C000000000000000000000000FFFFF0000001FFFFFFFFFC0280000000000000000000000000000000000000000003FFFE001C000000000000000000000001FFFFF8000003FFFFFFFFF81780000000000000000000000000000000000000000003FFFE001C000000000000000000000003FFFFF800007FFFFFFFFFF01F00000000000000000000000000000000000000000003FFFC001C00000000000000000000000783FFF80000FFFFFFFFFFE19C0000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "0000000000000000000000000000000000003FFFC001800000000000000000000000C00FFF00003FFFFFFFFFFE1D000000000000000000000000000000000000000000003FFFC0038000000000000000000000018007FE0000FFFFFFFFFFFCB8000000000000000000000000000000000000000000003FFFC0038000000000000000000000010003E03800FFFFFFFFFFF0E0000000000000000000000000000000000000000000003FFFC0038000000000000000000000020000004C03FFFFFFFFFFC0D0000000000000000000000000000000000000000000003FFFC003800000F000000000000000040000004E03FFFFFFFFFFC1E000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N24
cyclonev_lcell_comb \u1|tft_rgb[3]~20 (
// Equation(s):
// \u1|tft_rgb[3]~20_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) 
// # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[3]~20 .extended_lut = "off";
defparam \u1|tft_rgb[3]~20 .lut_mask = 64'h44770C0C44773F3F;
defparam \u1|tft_rgb[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "000000001FF1FF0002000000000007E8FFFCFFB7FFFFF7FFFFFFFFFFFFFFFFE0FF807E03941C03803C000000000000000000000000001FE7FE0003C0080180042FF39FFC7EFFFFFFFFFFFFFFFFFFFFFFFFE00FC0F80D481C0300E0000000000000000000000000001FFFF00001C00C0000003BF73FBC7BFFFFFFFFFFFFFFFFFFFFFFFFE0001FF0032018010004000000000000000000000000001FFFC00001F00FD00000FFFE3FFCFBFFFFFFFFFFFFFFFFFFFFFFFFF8001FC00C4039A10003000000000000000000000000000FF8000000F807800001FFFC3FFDEE7FFFFFFFFFFFFFFFFFFFFFFFF80007C0399819F90011000000000000000000000000001FF0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "000400FC00000001FFF87E57DCFFFFFFFFFFFFFFFFFFFFFFFFF0000041C7FC1BE800F8000000000000000000000000000FC0000E00FC00400002FFFCDCBFD0FFFFFFFFFFFFFFFFFFFFFFFFFE000007BFE402F701F8800000000000000000000000001F80000F00C000600003EFFC833F80FFFFFFFFFFFFFFFFFFFFFFFFFC000001F1E466F780FC600000000000000000000000003F00000F0040007000033FFD237F80FFFFFFFFFFFFFFFFFFFFFFFFFF0B0003E1E7E47FD87C000000000000000000000000007E00000E0001781C001E17FE407FC0FFFFFFFFFFFFFFFFFFFFFFFFFF0F800303EF6EFF007F300000000000000000000000007E0000160003FC00";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "003D1FFE00FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFCFC00007CF7AF4010F00000000000000000000000000FC0000700303FC80003C1FFE10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFD38002DEF7C4004798000000000000000000000001FC00007F0381F800007F1FFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC7E000EFEE000001D00000000000000000000000007C00001F00E1BFF8007FF7FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDFFC01BFF8100009900000000000000000000000007800001F00E39BFC807FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFC3FFC0100002F8000000000000000000000001F000003F00C7807CC63FFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFECD7FF0018000070000000000000000000000000F000003F01877FFDCE0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFE0038000000000000000000000000000000F000007F0107FFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF00FFF0018000000000000000000000000000000F000007F0207FFFFF783BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF80020000000000000000000000000000003C00000FF04077FFEFF8F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF80000000000000000000000000000000001E00000FE0007BFFFFF0F9FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "B001E000000FFFFFFFE00331FFF0C00000030000004001BFFFFFFFFFFF0000004FFF0000007FFFF003F808FFFFFFFFFFE87FA00030000003FFFFFF800003FFE0C00000030000000000FFFF3FFFFFFE0000600FFF3000007FF830FDF800FFFFFFFFFFF83FA0003E000003FFFFFF0000021FE44000000300000000001FFFFFFFEFE60000C40FF0000000E0F00073F060FFFFFFFFFFF03FA00007F90001FFFFFE0000001FCC40000003000000000007FFFFFFFFCE0000800FF8000000E04000E7FEC1FFFFFFFFFFF03FA000003FF0007FFFE00000101FCC60000003000000000003FFFFFFF69C3003801F98000000E00001FF9383FFFFFFFFFFE03F8000000FE000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "07FFC030960011C860000003000000000000FFFFFFF43EE003800F1600000040001FFF2F3FFFFFBFFFFFE03F40000007F000007F8061FF00119E400000070000000000003FFFFFFC7DC0070C03FE00000040007FFFFFFFFFFFFFFFFFC01F800FE407F800000E00F7FFA0039FC000000700000000000007FFFFF8FF801E1F0BFC00000000F0FFFFFFFFFFFDFFFF7FE00E803FFB607800000001E0FFEC023FC000000300000000000001FFFFE0FF003E1C1A600000000061FFFFFBFFFFF3FFFFFFE4011DFFFFFFFC00000000D03FEDE07FC0000003000000000000003FFF01FC00FC1811000000000060FFFFCFFFFFE3FFFFFFE80207FFFFFFFE00000000001FCF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "E1FF800000010000000000000007FC01FC00FE3800000000000041FFFF0FFFFFFEFFFF7FC1861FFFFFFFF7000000000007C647F98000000000000000000000000003FC00FF3800000000000041FEDF77FFFFFDFFFE7FE31CFFFFFFFFFDE00000000002BFCF018000000000000000000000000003F80FFE6000F80000000003FDFFEFFFFFFDFFFFFFFF3FF7FFFFFFFFC00000000000FC087C800000000000000000000000000FF03FC4E000FC00000000C3FFFFE3FFFFFFFFFFFFFFFBFFFFFFFFFFEE000000000038DE08800000000000000000000000000FFFFE1C00003000000000C3FEBFF7BFFF7EDFFFFFFFFFFFFFFFFFFBFE000060600007D7F000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000007FFF8700000180000000081FDFFE73F5FFEBFFFFDFFFFFFFFFFFFF7FE001EEFC000038F000000000000000000000000000003FFE3C00001FC0000000083FFFFC47F1FFFBFFFF9FFFFFFFFFFFFF7CF006FFFF80003190080000000000000000000000000003FCF83C003FE0000000085FEFFCC7F9FFFFFFFFBFE7FFFFFFFFFFF8FEF8FFE7FFC021C0040000000000000000000000000001FFF07C00F1F000000010BFCFFE8FF1FFFFFFFCFFFFFFFFFFFFFFFFFFE0FE0FFE206000020000000000000000000000000001FFFFF80060E801C000013F9FFF8FE9BFFFFFFDFFFFFFFFFFFFFFFF9FC010F87321E030010000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "FFFFF3FFFFDC0EF000000003FFFFFFF81FFFC0003FFEFF0FFFFFFE00FFFE3FFFFA7FFFFFFFC0C001FE00000E01FFFFFFE1C0FF7FF3FFFF9C0FE000000001FFFFFFF00FFFC0003FF9FD04FFFFFEC07FFFEFFFC3FFFFFFFFE1000FF800001803FFFFFFF8F07F3FF7FFFFE01BE000000001FFFFFFF00FFFC000FFF3F800FFFFFE807FFFFFFF0FFFFFFFFFF9001FE000002007FFFFFFFC381FBFFFFFFF8198E000000001FFFFFFF80FFF801FFFFFFE00007FFC007FF7FFFC3FFFFFFFFFFB00FF000000601FFFFFFFFE3C0F87FFFFFF03C1C000000003FFFFFFFF8FFF003FFFFFFE00007FFC007FFFFE00FFFFFFFFFFFF020000000081FFFFFFFFFF1C2F87FDFFFC01";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "83C000000001FFFFFFFFCFFE007FFFFFEC00001FFC0000FFC00FFFFFFFFFFFDF100000000183FFFFFFFFFF1EBFCFFFFFF003878000000001FFFFFFFF7FFE01FFFFFFFE00000FFC00000000FFFFFFFFFFFFCFC00000000107FFFFFFFFFF1F39FFFFFFE0178E0800000007FFFFFFFFFFFE07FFFFFFEE00000FFEF000000FFFFFFFFFFFFFCE800000000303FFFFFFFFFC1FF9FFFFFFF8019C3C0000000FFFFFFF11FFFC01FFFFFFFE00000FFFFC0000FFFFFFFFFFFFFFC6000000000233FFFFFFFFF83FF9FFFFFFE001987E0000001FFFFFFF9FFFF863FFFFFFFC00000FF3F00003FFFFFFFFFFFFFFC1000000000273FFFFFFFFF83FF8FFFFFF8001B87C0300001F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "FFFFFFFFFFF0FFFFFFFFFC03000E03C1C79FFFFFFFFFFFFFFF11800000000233FFFFFFFFF1FFFFFFFFFFC003B478FF80001FFFFFFFF7FFE1FFFFFF7FFC07000E0001FFFFFFFFFFFFFFFFFF11800000000213FFFFFFFFE7FFE7FFFFFF80037073FF80003FFFFFFFF9FFE3FFFFFFFFFC07000C0001FFFFFFFFFFFFFFFFFE01800000000111FFFFFFFFC7FFE7FFFFFF800168FFFF00063FFFFFFFF870407FFFFEFFF80E000000003FFFFFFFFFFFFFFFFCC1000000000091FFFFFFFFC7FFFFFFFFD3C02069FFFF000C7FFFFFFFF00000FFFFFDFFF80E00000000FFFFFFFFFFFFFFFFFDC1000000000078FFFFFFFF9FFFFFFFFF83C00081FFFF00087FFFFFFF800001";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "FFFFFBFFF01C00000000FFFFFFFFFFFFFFFFFFE100000001001CF1FFFFFF3FFFFFFFFF07800083FFC700007FFFFFFF800000FFFFF7FFF41C00000001FFFFFFFFFFFFFFFFFFC100000003000621FFFFFC7FFFFFFFFF04000007FF8C0000FFFFFFFC00003FFFFFFFFFF81F1FF0000007FFFFFFFFFFFFFFFFC180000003000780FFFC01FFFFFFFFFE4000000FFF600000FFFFFFF00E01FFFFFFFFFFF83F383C000000FFFFFFFFFFFFFFFFE0800000030001FC7E000FFFFFFFFFFF8000000FFFC00000FFFFFF003F83FFFFFFFFFFF03F300F0000003FFFFFFFFFF3FDFFF18000000300001F87EE3FFCFFFFFFFF0000080FFD000000FFFFFC00FF07BFFFFFFFFFF07F";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FFFFFFFFFFFFFFFFFFFDF1FFF80020000000000000000000000000000000E00001FE017FFFFFFF8FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B07FF80000000000000000000000000000000000E00001FE001FFFFFFFE7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC731FFF80010000000000000000000000000000000F00001FE800FFFFFFFF38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77BFFF80010000000000000000000000000000000F00003FF803FFFFFFFF18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67FFFF00010000000000000000000000000000001F80003FFF87FFFFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFE3FFFF00010000000000000000000000000000000F000007FFEFFFFFFFFFCDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC79FFF00038000000000000000000000000000007F000007FCF7FFFFFFFFC1FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD39FFF8003800000000000000000000000000000FF000007F80FFFEFFFFFE1FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB19FFF00030000000000000000000000000000003F000007F80FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA01FFE0007000000000000000000000000000007BF000003FF8FFFFFFFFFE1FFDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA01FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "E000700000000003000000000000000000FFF800007FFFFFFFFFFFFE1FFCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA03FFF000700000000007000000000000000001FFF000003FFFFFFFFFFFFE1FFC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE203FFF000700000000007000000000000000003FFE000003FFFFFFFFFFFFC1F3B747FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF80003FFF000700000000000000000000000000007FFE000007FFFFFFFFFFFFC1FF07E707FFFFFFFFFFFFFFFFFFFFFFFFFFD480003FFF00070000000000000000000000000000FFFC000007FFFFFFFFFFFF80E702B001FFFFFFFFFFFFFFFFFFFFFFFFFF2080003FFF00070000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "000000000000000000001FFF0000007FFFFFFFFFFFF12E51080000FFC7FF007FFFFFFFFFFFFFFFE2180003FFF00070000000000000000000000000000FFF000000FFFFFFFFFFFFC1FFD0000000000000000FFFFFFFFFFFE3FE00080007FFE00070000000000000000000000000004FF0000000FFFFFFFFFFFFC1DF0800000000000000003FFFFFFFFF007800000007FFE000F0000000000000000000000000000FC0000000FFFFFFFFFFFF07BD8000000000000000001FFFFFFFFC0030001C0003FFE000F0000000000000000000000000000F80000003FFFFFFFFFFFF001010000000000000000003801FFFE0000000180007FFE000F0000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N0
cyclonev_lcell_comb \u1|tft_rgb[3]~21 (
// Equation(s):
// \u1|tft_rgb[3]~21_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[3]~21 .extended_lut = "off";
defparam \u1|tft_rgb[3]~21 .lut_mask = 64'h0033FF33550F550F;
defparam \u1|tft_rgb[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N6
cyclonev_lcell_comb \u1|tft_rgb[3]~22 (
// Equation(s):
// \u1|tft_rgb[3]~22_combout  = ( \u1|tft_rgb[3]~21_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[3]~18_combout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[3]~19_combout )) ) ) ) # ( !\u1|tft_rgb[3]~21_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[3]~18_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[3]~19_combout )) ) ) ) # ( \u1|tft_rgb[3]~21_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\u1|tft_rgb[3]~20_combout ) ) ) ) # ( !\u1|tft_rgb[3]~21_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u1|tft_rgb[3]~20_combout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\u1|tft_rgb[3]~19_combout ),
	.datab(!\u1|tft_rgb[3]~18_combout ),
	.datac(!\u1|tft_rgb[3]~20_combout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u1|tft_rgb[3]~21_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[3]~22 .extended_lut = "off";
defparam \u1|tft_rgb[3]~22 .lut_mask = 64'h0F000FFF33553355;
defparam \u1|tft_rgb[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N9
cyclonev_lcell_comb \u1|tft_rgb[3]~23 (
// Equation(s):
// \u1|tft_rgb[3]~23_combout  = ( \u1|tft_rgb[3]~22_combout  & ( \u1|tft_req~2_combout  & ( (\u0|rom_valid~q  & \u1|tft_req~1_combout ) ) ) )

	.dataa(!\u0|rom_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|tft_req~1_combout ),
	.datae(!\u1|tft_rgb[3]~22_combout ),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[3]~23 .extended_lut = "off";
defparam \u1|tft_rgb[3]~23 .lut_mask = 64'h0000000000000055;
defparam \u1|tft_rgb[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000002000007FFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFF0200000000000000000000000000000000000000C400007FFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFF83000000000000000000000000000000000000038C00007FFE00000000000000000000000000000000FFFFFFFFFFFFFFFFFFC7000000000000000000000000000000000000008800007FFE00000000000000000000000000000000FFFFFFFFFFFFFFFFFFE700000000000000000000000000000000000001980000FFFE000000000000000000000000000000007FFFFFFFFFFFFFFFFFF20000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000001C0000FFFE00000000000000000000000000000000FFFFFFFFFFFFFFFFFFF200020000000000000000000000000000000000380000FFFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE000100000000000000000000000000000000002C00007FFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE000080000000000000000000000000000000004E0000FFFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000005F0001FFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE002500000000000000000000000000000000005F000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "1FFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFE003110000000000000000000000000000000005F0000FFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE00390000000000000000000000000000000031DF0000FFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFE0C48B80000000000000000000000000000307FFF0000FFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFE00F818F8000000000000000000000000002B7FFF0000FFF800000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF18FD4FFE00000000000000000000000000DF7FFF0000FFF80000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "000000000000000000000000FFFFFFFFFFFFFFFFFFFED1AEF7FFFF003800FF80000000000000001DE7FFF0000FFF80000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE002FFFFFFFFFFFFFFFF000000000001C01FFF7FFF0001FFF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE20F7FFFFFFFFFFFFFFFFC000000000FF87FFFFFFF0001FFF0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF8427FFFFFFFFFFFFFFFFFE000000003FFCFFFE3FFF0001FFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFC7FE0001FFFFFFFE7FFF0001FFF00000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000FFFFFFFFFFFFFFF800000000000000000000000000000000000000000063FFFC7FF800000000000000000000000000000001FFFFFFFFFFFFFFD000000000000000000000000000000000000000000087FFFCFFFC0000000000000000000000000000000FFFFFFFFFFFFFFFC40000000000000000000000000000000000000000001FFFFEFFFE0000000000000000000000000000003FFFFFFFFFFFFFFF000000000000000000000000000000000000000000003FFE5EFFFE000000000000000000000000000007FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000067FE06FFFF00000000000000000000000000000F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000003FC07FFFF80000000000000000000000000003FFFFFFFFFFFFFFFFD0000000000000000000000000000000000000000000003FC00FFFFC0000000000000000000000000007FFFFFFFFFFFFFFFFC100000000000000000000000000000000000000000000398007FFFC000000000000000000000000000FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000180007FFE000000000000000000000000001FFFFFFFFFFFFFFFFE00800000000000000000000000000000000000000000000100003FFE000000000000000000000000001FFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "FFC00000000000000000000000000000000000000000000000000800FFF000000000000000000000000003FFFFFFFFFFFF7FFFC000000000000000000000000000000000000000000000000038003FF000000000000000000000000003FFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000001F8001FF800000000000000000000000003FFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007F80007F800000000000000000000000007FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000003FF80001F00000000000000000000000000FFFFFFFFFFFFFFFFFC000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000FFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFF04000000000000000000000000000000000000000000001FFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFF04000000000000000000000000000000000000000000000FFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFC4000000000000000000000000000000000000000000007FFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFF06000000000000000000000000000000000000000000007FFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFF060000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "000000000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00100FFFFFFFFFF0001C00005FFFFFFFFFFFFFE00000001FFFFFFFFFE00000000000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00602FFFFFFFF3F800010003FFFFFFFFFFFFFF000000007FFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000C07FFFFFFFF7F80000000FFFFFFFFFFFFFFE00000001FFFFFFFFFFFC000000000007E7FFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFF80000003FFFFFFFFFFFFFF000000001FFFFFFFFFFFC00000000000FC3FFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFF800001FFFFFFFFFFFFFFFC000000007FFFFFFFFFFFE00000000003FE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "7FFFFFFFFFFFFFFFFFFFFFFFFF80000013FFFFFFFFFFFF003FFFFFFFFFFFFFFFE0000000007FFFFFFFFFFFE0000000000FFC7FFFFFFFFFFFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFE0000000001FE87FFFFFFFFFFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFE00000000007FE7FFFFFFFFFFFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001CFFFFFFFFFFFC0000000001FFE7FFFFFFFFFFFFFFFFFFFFFFF9C00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000018FFFFFFFFFFFC0000000007FFE7FFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "FFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001CFFFFFFFFFFE00000000003FFC7BFFFFFFFFFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001EFFFFFFFFFF800000000007FFCFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000EFFFFFFFFFF800000000007FFEF7FFFFFFF9FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000006FFFFFFFFFF8000000002C3FDFF7FFFFFFF3FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFE0000000007C3FFFFFFFFFFFF7FFFFFFFFFFFFFE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFC000000000F87FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFF8000000000FBFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFE00FFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFE0000000001BFFFFFFFFFFFFFFFFFFFFFFFF1FE000000000007FFC003FFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFC07C00000000000FFFC000FFFFFFFFFFFFFFFFFFFFFFFE000000000000007801C00000000000FFFFF7FFFFFFFFFFFFFFFFFF00F840000000000FFF";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "C0001FFFFFFFFFFFFFFFFFFFFFFF000000000000000000400000000000FFFFFFBFFFFFFFFFFFFFFFFC07F7000000000017FFC0000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000001FFFF9FFFFFFFFFFFFFFFFF0207FF000000000007FFC00001FFFFFFFFFFFFFFFFFFFFFB800000000000000000000000000001FFFF3BFFFFFFFFFFFFFFFF8C0F9F00000000000FFFC0000006FFFFFFFFFFFFFFFFFFF3800000000000000000000000000001FFFF7FFFFFFFFFFFFFFFFF18013E00000000000FFFC00000000FFFFFFFFFFFFFEFFFF3800000000000000000000000000003CFFC7FFFFFFFFFFFFFFFFE00007C00000000001FFFC00000001FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "FFFFFFFFFFFFFFF78000000000000000000000000000011FFC7FFFFFFFFFFFFFFFE00000C000000000001FFF800000000FFFFFFFFFFFFFFFFFE18000000000000000000000000000023FF8F3FFFFFFFFFFFFFF8000000000000000003FFF0000000007FFFFFFFFFFFFFFFFE00000000000000000000000000000007FE1E0FFFFFFFFFFFFFF0000000000000000001FFF0000000007FFFFFFFFFFFFF3FFC0000000000000000000000000000000FFC1E3FFFFFFFFFFFFFE0000000000000000001BFE0000000003FFFFFFFFFFFFF21F80000000000000000000000000000003FF03E7FFFFFFFFFFFFFF00000000000000000017FC0000000001FFFFFFFFFFFFE0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "1E00000000000000000000000000000003FF01C7FFFFFFFFFFFFFE0000000000000000003E780000000000FFFFFFFFFFFF81B806000000000000000000000000000003FF00C7FFFFFFFFFFFFFE0020000000000000001CE000000000001FFFFFFFFFFF0030FE000000000000000000000000000007F0019FFFFFFFFFFFFFFC00000000000000000000C000000000003FFFFFFFFFFF03F78300000000000000000000000000000FC0031FFFFFFFFFFFFFFC0000000000000000000000000000000011FFFFFFFFFFC7E0070000000000000000000000000000000003FFFFFFFFFFFFFFFC0040000000000000000000000000000001FFFF9F9FFFFFE00F00000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "0000000000000000000000000FFFFFFFFFFFFFFFFE0000000000000000000000000000000001FFE1103FFFFFF0FF800000000000000000000000000000003FFFFFFFFFFFFFFFFC0000000000000000000000000000000000FF800007FFFFFFFFC00000000000000000000000000000007C3FFFFFFFFFFFFFFA00000000000000000000000000000000001000000003FFFFFFE0000000000000000000000000000000F83FFFFFFFFFFFFFF400000000000000000000000000000000000000000001FFFFFFF0000000000000000000000000000000007FFFFFFFFFFFFFEC00000000000000000000000000000000000000000001FFFCFFF8000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \u1|tft_rgb[4]~27 (
// Equation(s):
// \u1|tft_rgb[4]~27_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[4]~27 .extended_lut = "off";
defparam \u1|tft_rgb[4]~27 .lut_mask = 64'h222277770A5F0A5F;
defparam \u1|tft_rgb[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N3
cyclonev_lcell_comb \u1|tft_rgb[4]~25 (
// Equation(s):
// \u1|tft_rgb[4]~25_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout )))) ) ) 
// ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout )))) ) ) 
// ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[4]~25 .extended_lut = "off";
defparam \u1|tft_rgb[4]~25 .lut_mask = 64'h440344CF770377CF;
defparam \u1|tft_rgb[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFC0003FFC000000000000000000000007FFFFFF007FFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFC00000000000000000000000FFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FF800000000000000000000001FFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FF800000000000000000000007FFFFFF80003FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FF80000000000000000000001FFFFFFF00000FFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFC0003FF80000000000000000000003FFFFFFE000003FFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FF80000000000000000000007FFFFFFC000003FFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FF8000000000000000000000FFFFFFF8000003FFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FF0000000000000000000001FFFFFFE0000001FFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FF0000000000000000000003FFFFFFE00000017FFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "C0007FF0000000000000000000007FFFFFFC00000003FFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FF0000000000000000000007FFFFFF0000000038FFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FE000000000000000000000FFFFFFC00000001000F00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFE000000000000000000000FFFFFF800000001000FE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFE000000000000000000000FFFFFF000000001000FE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFE00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "0000000000000000FFFFFE000000000000FE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFC000000000000000000001FFFFFC000000000000FE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFC000000000000000000001FFFFF8000000000800FF0103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFC000000000000000000003FFFFF00000000000007F8743FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFC000000000000000000001FFFFE000000000000073E703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF800000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "0000000000FFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF0001FFF000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE0001FFF000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE0001FFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF000000000000000000000000000003FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFE000000000000000000000000000003FFFFFFFFFFFFFFFFFFEE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFE000000000000000000000000000001FFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFE000000000000000000000000000000FFFFFFFFFFFFFFFFFFC7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFE000000000000000000000000000000FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFE0000000000000000000000000000007FFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFE0000000000000000000000000000007FFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFE00000000000000000000000007C0007FFFFFFFFFFFFFFFE63FFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFE0000000000000000000000003FF000FFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFC0000000000000000000000007FF801FFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFC000000000000000000000000FFFC1FC7FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFC000000000000000000000001FFFFFF83FFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFC000000000000000000000003FFFFFF81FFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "0001FFFFC000000000080033FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF8000000000000000000001FFFF8000000000000031F607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF8000000000000000000000FFFE0000000000000030A007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF00000000000000000000007FF800000000000000300007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF00000000000003000000003FE000000000000000304007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF00000000000007000000001F800000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "0000000601700007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FE0000000000000700000000000000000000000401F00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FC0000000000000300000000000000000000000407F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007800000000000001000000000000000000000000CFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000021FFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000031FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "BF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000103FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000101FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000083FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000005FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000009FFF9FFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000017FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000007F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000002402503FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000003F02003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000007F80003FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000007F80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000C7FE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000CFFFAE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000001FF9FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000001FF3FFF013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFC000000000000000000000000000000000000000000000007FE3FFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000FFE0FFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000001FFE07FC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000003FFE04F8000001FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000003FFE007800000000000003FFFFFFFFFFFFFFFF00000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "0000000000000000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE00000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000FFDC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F100000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \u1|tft_rgb[4]~26 (
// Equation(s):
// \u1|tft_rgb[4]~26_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout 
// ))))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[4]~26 .extended_lut = "off";
defparam \u1|tft_rgb[4]~26 .lut_mask = 64'h02075257A2A7F2F7;
defparam \u1|tft_rgb[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF8000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF8000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001980000000000000000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000FE0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "000000000000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FF0000000000000000043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000003FF8000000000000000043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000007FFC0000000000000000C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFE0000000000000000000000000000003FFE000000000000003843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFE0000100000000000000000000000007FFF00000000000001F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "C43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFE0000F00000000000000000000000001FFFC0000000000003FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFE0003F000000000000000000000000007FFE0000000000001FE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE000FF000000000000000000000000003FFF0000000000003FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FF000000000000000000000000001FFF0000000007007FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE007FF0000000000000000000000000007FF000000001FFFFFDBFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF000000000000000000000000000FFFC00000003FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF01FFF000000000000000000000000000FFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF01FFF0000000000000000000000000007FFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFEFFFF80FFF0000000000000000000000000007FFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFF007FF000000000000000000000000000FFFF880000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000000000000000000000000000000000000000000000000000000000000000000C1440000000000000000400007FFFF0000000000000000000000000000000000000000000000000000000000000000000001FFFF000000000000000000000FFFFF000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "000000000000000000003FFFFF000000000000000020000FFFFF00000000000000000000000000000000000000000000000000000000000000000000FFFFFF000000000000000300001FFFFF00000000000000000000000000000000000000000000000000000000000000000007FFFFFF800000000000002F00001FFFFC0000000000000000000000000000000000000000000000000000000000000000007FFFFFFF800000000000001880003FFFF8000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC00000000000000B00003FFFF8000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "000007FFFFFFFFC00000000000000400007FFFFC000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFE0000000000000080000FFFFFC00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFE0001E00000000000000FFFFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF000FFE0000000080001FFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF001FFFD000000100003FFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "FFFFFFFFFFFFFFC0FFFFFFFFFFF003FF0000000000000000000000000007FFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFF001FFFFFFFFFFF801FF000000000000000000000000000FFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FF0000FFFFFFFFFFFC00FF000000000000000000000000000FFFFFF0073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFE007F000000000000000000000000001FFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFEFFFFFF003F000000000000000000000000007FFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00007FFFFEFFFFFF803F000000000000000000000000007FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFFFFC03F000000000000000000000000003FFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFC01F000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFE01F00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFF01F000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "FFFFF00F000000000000000000000000003FFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFF00F000000000000000000000000007FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000004FFFFFFFFFFFF803000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFC0000000000007FFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFF80000000000007FFFFFFFFFFFFF8000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F03FFFFFFFF8000006000002FFFFFFFFFFFFFF8000000001FF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFF8000006000007FFFFFFFFFFFFFF000000003FFFFF80000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00701FFFFFFFF9C00007000007FFFFFFFFFFFFFF00000000FFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000017FFFFFFF1F80007000000FFFFFFFFFFFFFE00000003FFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFF8000E000003FFFFFFFFFFFFF80000000FFFFFFFFF800";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "FFF803FFFFB00000080007FFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC0FFFFFFC000008000FFFFFFF00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFE3FFFFFFE444000003FFFFFFF00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFE3FFFFFFFFE4D80007FFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF7FFFFFFFFFFFC60EFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "FFFFCE39FFFFFFFF0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC13FFFFFFFF0000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFF000000000000000000000000000000000000000000000000F83000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF137FFFFFFFF000000000000000000000000000000000000000000000000FC7838000000007FFFFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFF000000000000000000000000000000000000000000000007FFFF7E00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "FFFF000000000000000000000000000000000000000000000007FFFFFFC1FFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF000000000000000000000000000000000000000000000003FFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFF00000000000000000000000000000000000000000000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FE00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF800000000000000000000000000000000000000000000000007FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFC00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFC00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFC7FFF8000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N0
cyclonev_lcell_comb \u1|tft_rgb[4]~24 (
// Equation(s):
// \u1|tft_rgb[4]~24_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) 
// # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[4]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[4]~24 .extended_lut = "off";
defparam \u1|tft_rgb[4]~24 .lut_mask = 64'h00F00FFF53535353;
defparam \u1|tft_rgb[4]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \u1|tft_rgb[4]~28 (
// Equation(s):
// \u1|tft_rgb[4]~28_combout  = ( \u1|tft_rgb[4]~24_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\u1|tft_rgb[4]~27_combout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\u1|tft_rgb[4]~25_combout ))) ) ) ) # ( !\u1|tft_rgb[4]~24_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\u1|tft_rgb[4]~27_combout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\u1|tft_rgb[4]~25_combout ))) ) ) ) # ( \u1|tft_rgb[4]~24_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (\u1|tft_rgb[4]~26_combout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( !\u1|tft_rgb[4]~24_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & \u1|tft_rgb[4]~26_combout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u1|tft_rgb[4]~27_combout ),
	.datac(!\u1|tft_rgb[4]~25_combout ),
	.datad(!\u1|tft_rgb[4]~26_combout ),
	.datae(!\u1|tft_rgb[4]~24_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[4]~28 .extended_lut = "off";
defparam \u1|tft_rgb[4]~28 .lut_mask = 64'h00AA55FF27272727;
defparam \u1|tft_rgb[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \u1|tft_rgb[4]~29 (
// Equation(s):
// \u1|tft_rgb[4]~29_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & (\u1|tft_rgb[4]~28_combout  & \u0|rom_valid~q )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u1|tft_rgb[4]~28_combout ),
	.datac(!\u0|rom_valid~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[4]~29 .extended_lut = "off";
defparam \u1|tft_rgb[4]~29 .lut_mask = 64'h0000000001010101;
defparam \u1|tft_rgb[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FE071005D2B8F001E10A0DA3D8AB4E00000000000FFFFFF8000FFFFC0FFFC0FF1FFFFC01CC32ACAAA214BFF00073EA777C1FFFED9807760F81F840F8AB90D3DE1E030000000007F07F000007FFFE078FE0FFFFFFFF01CC338EAAB7D03FF00053C547FF7FFFF4DC1BFFFFFFF7C05AE42C3DFF9C3FE000000000003F003C07FFFE0387F0FFFFFFFF81CC734EAABD2B3FF00047C2C7FFFFFFFE2E287FFFFFF60222E51142EAF87FF80003FF00003E003F01FFFC0383F8FFFFFFFFE01C7372AA9CD73FF00047412CFFF9FDFDE789FF8FFFF8003A051D25A7F8FFF8001FFF80001E003F807FFC0303F8FFFFFFFFF01870B36A83597FF0004F42C987F020002ED2FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FE3CDE23ACAA396738FFFF803FFFC0001E003F803FF80303F8FFFFFFFFF83864C152C5217FF8004F05F507F00000913BFFF84E3FB800A80B990E18FFFFE07FFFE0000E003FC00FF80301F8F0FFFFFFFE78074D55303E7FF8004F357D07F0000A139FFF7FF7FE4003BF81389DD9FFFFF1FFFFF0000E007FC00FF00381F8400FFFFFFFF80B3EAC89327FF8004F327E07300009FBBF9BFFFEFC301CCE6691E299FFFFFFFFFFF8000E007FC00FF803C1F80003FFFFFFF808D2AB0EEAFFF8004F307106300003FBE87FFFEFFFE00BA0F66742D1FFFFFFFFFFF8000F007FC007F803F9F00001FFFFFFF8372D561164FFF8004F337807607FC291FC1FFFC1CE800F08E5";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "3C0933FFFFFFFFFFFC100F807FE000FC03FDF00001FFFFFFF860415661B9FFF0004B344C03E1FFF601F81FFD03DE000061D18B0E33FFFFFFFFFFFC100FF07FF0003E03FFF00001FFFFFFFFEE5353B0E3FFE0084B35C70187FFFC80FB1FF1B01000D905CA518033FFFFFFFFFFFC0007F83FFC003F03FFF00201FFFFFFFF90414F38C70FC01C491678001FFFFE58383FF80010700304957C9C21FFFFFFFFFFFC0003F807FF803FC1FDF00F81FFFFFFFF2C4E9F52CE07003E43477C187FFFFF003FFFF00030000A28A937E461FFFFFFE7FFFC0001F803FF801FE07CF81F81FFFFFFFE740B3F629800003E5347137FFFFFFF00001FEE073800EB745115F961FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "E3FFFC0001F803FFC01FE03CF83FC3DFFFFFF8DB09C0DB3000007E5147D0FFFFFFFFC00003F83FFC5DC74C7C88A671FFFFFFE3FFFC0000FC01FFE00FF81C7FFFC387FFFFF1A74FE1CCF000007F514BB3FFE1FFFFE800006FC7FFF80DFB4D6A0270FFFFFFE1FFFC00007C00FFE007FC1EFFFFC387FFFFC659B000F1E000007F304986FF8000FFE800000223FCDF65E962B543707FFFFFE1FFFC00003E00FFE003FC1FFFFFC787FFFF8CC407FF07C000007F30699DFF00003FE000000781F9F381D8522D5F3000007FC0FFF800301E007FF003FC1FFFFF8787FFFE3337A8001FC000007F3079C1FE00001FE0000039F3FC693CCA00ED513C00000F007FF000301E";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "003FF801FC3FFFFF0FC7FFE064EBF803FFC00000FF3479EFFE00003FC008001FA1FFCC080D59E5BD3F0000000003C000001E000FFF81F83FFFFE1F83FF019B4811FFFFC00000FE3475E8FE0300FF80F80000001FFB6D5789FA6F9FFFE00000000000003C0E000381F07FFFF83F00E03F2D88D3FFFF000001FE3477F8FF9FFFFF80F800002007F86C4F66EB8AC7FFFE001F00000000781F000001E07FFF00FC0007E1948927FFF0000001FE3676B3FFFFFFFFCF11FFC00003E9ECD7DECFDD60001FFFFFFC00000FF03FE00007C3E0000F80FFF87CD695A7FF80000001FE3E76B3FFFFFFFFE663FFF8000012DEAC60F2A4BC0000FFC1FFFFE7FFE0FFFFF81F0F07";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "C7FC3F801C39B56C47FF80000003FE3E76B3FFFFFFFFF1C7FFFFFFC012DDCF0A22FB63FFF8000000FFFFE007E01FFFF07C7FF80381F01CE652F9CFFF00000003FF3F7223FFF807FFF80FFFFFFFC0F4E013D949D247C000FFFFFF000003FF0780000F871FFFC1C1C1E772DA868FFF00000003FF3F7123FF8001FFFFFFFFFFFFC0F4CF03F59737A3C03FFFFE0001FFE001F83FFFE1E1803F831E3C666DB2A51FFF00000003FF3BE92BFF80003FFFFFFFFFFFC1F1C80F5DCD14A63F00003FE003FFFEE03FFFFFE3C31FF8798C71999B73223FFF00000003FF3BE92BFF80003FFFFFFFFFFFE1CF7DC6FD6E37B33C1FFFF80FF03FC0007C7FE00E3CE03C31398C7333";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "1E6C3FFF00000007FF2BE90BFFC0003FFFFBFFFFFFF0B0355685B800266380001F03E0FFFFFF81007F8E38C1F1CCC678E38E1E38FFFF00000007FF29EF037FF001FFFC00FFFFFFF1FAC74A6ACC4C98C70F81F83C3C3FFFFF87FFF838C71E1C318E3E1E1E03E1FFFF0000000FFFA9EE033FF801FFE0003FFFFFF8CEA92C537EAA9C70FFFF81F0F1FF00007C001F0E38F0F0F0E1F01F01FE03FFFF0000001FFFA1EE031FFC01FF80001FFFFFF8896A5F7DCCDAC3C1FFFFC03E0F0000000FFFC0F1E1F07E07C0FF007F0007FFFF0000003FFFA1EEC31FFE0000000003FFFFF8EF22C24A9C64C1F018C0BFF00FC00000FFFF81F03E01FC01FE007FF001FFFFFE0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "007FE384EEC71FFC0000000000FFFFFC4231212A1E331FE07FFFFFFF00001C000003FF01FF00FFF8003FFF001FFFFFFC000001FF81842EC71FFC00000000003FFFFC5A537A930019C07FF8FF80000000000007FFFFE003FE000003FFFC00FFFFF1C0000003FF01C62EC61FF800000000003FFFFE346485EEE01C7C03FFFFFFFFFFFFFF00000001FFFF800007FFFFC803FFFF800000001FFF01C62ED63FF800000000003FFFFE2C882F51190C1F8000000000000001FFFFFFFFF00001F01FFFFE000FFF000000003FFFFC00C71EF67FF800000000003FFFFF1182018D118E0FE0000000003FFFFFFFE01FFC000003F81FFFF8001FF8000000007FFFF800C7DEF6";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFF67220F80D33B28E3C77CEF956E56FFFF83FFFFFFFFFFFF8FE00FFFF7C3801DAFE55655962B0F87F80FD91FFFFFFFFFFFE0317B8BF06183AF52C58F78EFF3E1D5FFE00007FFFFFFFFFFFFFFFFFF81E00071C002D655A6A8CF87F3C731EFFFFFFFFFFFC3B2F90413FF007C1A0B5371F913668BE0000000FE03FFFFFFFFFFFFFF00F000F791202655869CCF8718F9B82FFFFFFFFFFFEFC7D71C847C78CFA8FF3070FFB6DA640000040800001FFFFFFFFFFFFF00F803FA3E200655269C2781CE00781FFFFFFFFFFF140C8381A001FFE346DFA0117E07A8603FFFFFFF00000000000007F3FF007C1FFEF4EAE255209427F871FE7A1FFFFFFFFFFF904263663";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "39FFF0A60A202014EAF7277FFFFFFFFF878000000000000FF003F7FFDB28822551082DC0F0FFF7A9FFFFFFFFFFE0CE916447FFFF0EC9967030178E17FFFFFFFF83FFFFE0000000000007F003FFFFC2FDA025550ED23F03E037A9FFFFFFFFFFF121567D3F7FFF3C539141F01618107FC00000007FFFFF800007F00003F003FFFC73E8006555173DC07F0035E1FFFFDFFFFFFEFE219C3807F0FF65E0CFFC002BB07F00000000003EFFC003FFFF8001F001FFE00B60E0655514D307FF001461FFFF0FFFFFFEED16C4220003FE8FE1D7FD2BE9A7E00F800000000007F00FFFFFFC01E001FFC00F71206555102A3FFE001461FFFF0FFFFFE0474AEAE7B9FFC8E1E3D3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "F926FAD7803FE3FE00000000FE0FFFFFFE00E0007F003EEF20655DB3B8FFFF801C41FFFE07FFFFC067834667F7E80CC31F11D9C350EE03FFFFFFFC0080007FFFFFCFFF0000000000FE6BA0695DFADDFFFFF018038FFC03FFFFF1B4B8BD2CFD003C860024098843B03FE0FFFFFF9FFC003FFFF801FF8002000003F07AE0695DE815FFFFF8188603F863FFFFF1AC825A6C410FC107062418D5F7D1FFC07F07FFFFFFF01FFFE0007FC00FF0001FE0F7E8494DEDA5FFF00E199E00F807FFFF394CDCCD880408030F47E01BAF3EC7FC00000013FFFFFC0070000007F01FFFF1FF83E3C84AA9EE61FFE6331B9E20FC0FFFFF0783BB0DF007F03E787FC0262EC78F0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "000000003FFF0000000007FFFFFFFFFE07C3D04AABEE13FFCB35DB9E20FC1FFFFE039F56672A07C3E070FFC062EC043C001F0000000003FF8000000003FFFFFFFFF80FC3D4CAABE99BFF9712FB8C01FE1FFFFC0D9383F0203F0707C1F8E150B4AEF800FFE07FF9C0000F8000300001FFFFFFFFF01F81D0DAABE05BFF8EE37B8803FFFFFFF8D853B91DB13C0C8F8780C077093FC00FFFFFFFFFFFE003C007FF0000FFFFFFFFF01F01D4DAABF77BFFA31F938903FFFFFFEFFC16161AF03818FB1F80FF6DF25F01FFFFFFFFFFFFF801C01FFFC0007FFFFFFFF01F01DDDA93D5ABFFA467C38903FFFFFFC3CFC840F6BF88F8601C45BF9C7D801FFF803FC007FFFE00";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "C07FFFF0003FFFFFFFF01F01DDDAD3D80BFFA9A3630103FFFFFF80B067C000D098F82038059827D080FFF800000000007F80E1FFFFF80001FFFFFFF00F83DDDA539B4BF3A5411F3100FFFFFE050BC7FE3082661843FC0B6976FA9FFC003F000000003FF87FFFFFFF0000FFFFFFF00782F9DB53A4C3E185D59531003FFFFC76D3BC41F4BE511883FD0E628346FC0003FFC038F0001FFE3FFC03FF8000FFFFFFF003C2B9DB53A333C0DADA893D001FFFF0E4E070012391272DE3FDFF45BCCE60000FFFF0FFF8000FFF07F000FFC000FFFFFFF001C2A9D95339B3C0568047AF0307FFC3BE63C00F69E6C4F1E27DCA99B9414000FFE3FFFFFC0007FF8000003FC000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFF000E2A9D5535EF7806D74428F0783FF0344DF0C1EC8FE99BBC0FBD398D9601FFFFF80FFFFFE0003FFF000001FE000FFFFEFF001E2A9D552535780394620800781FC04872DDF1C0F08AC67300094AFAAA7FFFFFF007F87FF81801FFF00E00FE0007FFFC7F801E2A9D552441700165B31800780780CD4B2CF9D3FFFA2BB983C11C4B16FF017FE001F07FFFFC001FFC7F007F0003F0FC1F801C2A995526B87001853905E070000192E4802399870D845EF95B96CE7FFC003FC000003FFFFC0007FFFF803FE000006C0F801C2A99536B44F000BD448DF0000003104B002657FF209DCBBA2707F8DC4000000000001FFFFC00007FFF803FF800000C0F801C2";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "A995A6BA6F0005D52C190000003E8D470C6EBFF275EAF0714DACE1D000F0000F0000FFFFE00001FFFC01FFE00000007003C2A994AE85EF0006115C78E000003AC91F88304F33A1CF791839EB9E2003F8001F800001FFF00000FFFC00FFF0000000000FC2A996AE9AAF8002AAFE0AFC00003A2A7D9929D0004B056DC0A8A6F3207FFF007FC000000FFCF0007FFC007FFC000000000FC2A992AE950F80016DBF27FE00707259E19524220F7C008022D51D3C4BFFFFE0FFE0000000FFF80007FC003FFF000000000F8209BACEEA5FC0015227987E03FC72A5819E64403D0E60F8B6A116359FFFFFF1FFF00000007FFC0001FE7800FF000000000F8209AA4ED0DFE0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "008D63D43F07FC638B0728245FEFF01047D606B906FFFC3FFFFFF87F80003FFE0000FFFE007F800000000F0201AB4E37DFF000A9C5FA0E07FC5F980E4C60FE1FC15177C47014A2FE000FFFF3FFFFF0000FFF0E007FFE007F800000001E0241AB6C0A5FF000B1D6F40407FC4E240855876578DCBAEB76009CBFF00003FFC1FFFFFEF803FFFF807FFF007F000000000E0251AB6D721FF000F297C60003FE15880E52FD1F060774ABEF731CB7C00001FF80FFFFFFFC003FFFF03FFF80FF00000800CE0271AA6185BFF00072B4590007FE135803ADFDFE000C2427C54248FF80000000003FFFFFFC001FFFFC1FFF80FF07FFB801CE1234AA206BBFF00073AA16000F";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N42
cyclonev_lcell_comb \u1|tft_rgb[5]~32 (
// Equation(s):
// \u1|tft_rgb[5]~32_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout 
// ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[5]~32 .extended_lut = "off";
defparam \u1|tft_rgb[5]~32 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \u1|tft_rgb[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000FFFFF36B0001E953E3E6E3FE13EB11BAFFC0E339B19C407F4001FFFFDFFFFFFDEBA86A75E00DBD3C561366EFE20C019264F2FFFFE6930000765187C8C7F83A1A9E253F879CC6CE71B3E01F5FFFFFEF7E080F38ADE1C9F361FCDC7F9DB6A839DE03B24CE5FFFFC55780003498011387E0FDC28BB28C1E333931090803FE00311B0A4A9D3B65AC0429427F779A3CC2D22673470724D9D5FFFF1AA7C00011A9F0E707C1FD7345756078CCCCCC4987FF8FDC81BDF9F82B5EB79EECA77258309445394A9319A79E6D93ADFFF83527C0000A69FF9E0787FE8F46BAB9C733322C463FC1";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "DD9C470844509CF52A1BD83C738FC79D933C04F9A3B7FCC9279E0000CA4FF0000CC9C0780F1FC627614D4F1CCD99B27BC7884FF5F4F98FB609935792D6BC780036670DEC714CC9A7F9924F71000F348FF800059D80F01E3F875920AE9063664C921DB9C0B7D81EAC273C627407A499D3C4F4AE4173E3029E581BF336DF0983F8499FFE0FC51583F03C7E033410D76F9999326CC115F3D8CA42721C84F23524E5C1401EBE87DCD5E7B302CBBFE7249B17FF87321FFFFFF2750FE078F003AAD8579066EC996F8E3021FAAB46E00964696CF4BB3EBFE2984FF6E8A67C67CB8BC669B11700F1CE1FFFFFF2F51FE1E3C00396E7CA6F993A58907C8D34EB6D6D5E27AF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "4CECEAE4E14005DC67571302799EFCE78CC921187E0E1C1FFFFFF8E50FC3C7800795F39610ECEDA46FFED1C2BB16CC94D87CD230BD3B829FF3DC8085A5A05A22B832399A6103F7F0781FFFFFF9858FC70F000FD98E75EF334DD32FD46385B06658FB4AAFA92345778E8FF8CD00920F4C5CB72BD07392413F0007E01FFFFFFD19878E3E001FCB501699D8E89073E3B168A3ACAE5BFF417CD0EA8E0D8E3C80DF851A492DEFB111C724C363C03FC00FFFFF1E7A8F187C001F8A5C122664B66FE67455B54538F3C3C95F2E0AA7380C8E0C7C14C15B46748D31E38E6D82297FFF800FFFFC0EE28E38FC003F8AD713DF12D27847DFAB1B6886BD57382B490030704CC7";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "0C008317E58A00EFBB9E38C902D47FFF000FFFF80686DC70FE007E09959860CE245AA01C0FCA66DDEFDFE73D0F07BEF7CC31FC58BB1121D2DAE9FCC0F19202947FFC003FFFE0061CD9E1FFF87C0D6C983F697702A2B6478C6D2C663539AE724409F18DCE0046B80AADBA3B576A0FC72604937FF0007FFFE0037959C0FFFFFC1D534C7D2C9889B81382A8BEDCB035EC42B0EC3BC89FE1802C1E203A3E8352E57F8E6C0D997FE0007FFFE003795380FFFFFC395527C2AD79A18F15ADA517EB49103C44B92BB700FFE07FEA5EC4CF7BBC5250861CC80999FFF8003F9FC001425B800FFFF87356B739F2C1508CF7DB88A4EC45D9B73F985B48FFFFF783FA3D8D7018";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "1451794679901B38FFFE001C000001469B0007FFF8E654B6F9043ED8EE4963584385D4738B3C00B137FFFF03CFF2CC7A8F36EF826384F1B0363CFFFF0000000001992B0003FFF18DA96C5118E945A7E685CF7933FE489370D1AAE8F00602F1858C849F41DCDCE369E3206CF8FFFF8000000000A4EB0000FFE33256956903F1518A671435CD44997A93CB6911B3EFFF9CF0BC12B8BF400A7B8F17C76093F0FFFF80000000005B0B80001C066DA9450FCBE88AF3F53FEE67DCC574992F2766F51100C6F19C60393F0FF1BC741D86415803FFFFC00000000069F18000001CDAB55BCC5C1A29ADC408DC693FF55F0F540E0725C18013F73CC55900CFE0017D680EC2";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "9BFCFFFFC0000000001435800000392555119DBA72F3C53FB1A6DC43418914EC905AF99AF002DE7CFE498023C1D6B57C0CC381FEFFFFE0000000078B85800000E254D404BC4CBC79480B4D0655E2EFE9D8F486A3000830020E6F3F287FFC07CA4A721D85FEFCFFFFFE0000001FE478C00007CDAAD2CCB89E00748559F8E9DF83F026109A73F930280B03C47F874B0192FC8BAF6B19897583FFFFFFFF0001FFF3BAC0001F1AD2473DEDC481A7290BB8A918388E1E387EA3395B7F0703F4CDB838D632D5E4C3681914C223FFFFFFFFE007FFFAC270003C75568F26B7B839581ED0293097D3FCE1E6E04CD80E7F860917D10C237E0A728E839A3B1DCC84FFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "FC0FFE0C47783FF1DB306EFF2CFCF3FD8F493477FBF7ED19E0DEB96246FDC669E7EBEC2F8109D89A58943366CDDAFFFFFFFFFF7FF805BD3FFFE330D22530B4CE8826567A66419ACC4D66C2A16306460018786FF2F603BA9C431AE9FC33FA328BFFFFFFFFFFFFF8059D9FFF8E64473F2673E0043070A238819204013E12860573F7B00041DFEA40BFD9F1D050BC0A33C3355AFFFFFFFFFFFFF805D88FFC1CD770F1ED87B959A1BCE6BA079E0E7A3EE3AB9C89DD8D90560F05DDC58667BC23820067EB3145FFFFFFFFFF0FFC0662C7E0731DB9CC524320550A58BB4FF93E781620AE282201D18093A4E0BF3FE7B78656B7826427BF0EBBFFFFFF800001FE063660";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00E78EF6E446ACE1898850EACE7A6B4F003FFFFC007FE00003F229FE34D177D0140F478F90E82EFD1F7061FEFC39C03FC8AE818C39A73468A38F49B6A3DBCA264BA0007FFFFC007FF000013E2447CAB50FF1F8FC74187DB8007E9F23C73FF71780007EAB879DF2729D8A30C118B69B949B0941D880FFFFF8007FF000073B9C4F119901197767646D7B534FEFF318C300C8BF9F005FD2BF9DC3DEC804BF5CA8F6C2761B15AC2FE0FFFFF80007F80006CB2A8F12839F68B0540EE93807083E63638BC0DCC397EC07D83E351DE5E6E557195897F24B1B2ACE57F8FFFFF80001F80030768A26A5AEF527ABCB692F3F008EF005E803FD182BE3BF87003C7AC323D9D0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "0A7BFE2D358E132D75B0F9FFFFFC0001F0002D1CC4143C9CD198367B639DFE6DB1198F4FC1060C766F5F8043F816348DAE6C2BF1949C7BA3B5128D68F0FFFFE0009F7700CD47854E220591FBE566D8D43C278C8E8FA7E00E01821E6B8E07E21C5E8A0F1E19CB1C09CD7CE5596106E07FFFFE36FE770063103324CA12A667AD946706280851A9730DF0CF7463E0B19C07A669769B766CE9DAEC80A36F4D4E9FD3C03FFFFF7DFF630175D5600BE1DAE918886FD6BE76EDEFD6F610C407EC80338EB83FFCD27AFAD40357E08529C0D90D636DF9800E7FCDDF30870603250BDAC57B1F10AF99A9E0E6840EA2B9D2FC0392DBD4B883FFDD85DB62201834700207F8F6";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "E539116880071FF25FB0070162A30E18F75944EDFC5BC8401202521E623BE8E6477F3038DFFFF9692C05E92B23D92836C5F1731CBE6C00000FC63F9807E07668543BBB4D5A1EB41DE202870AD2339D0DE064A53BB5B6DFFFFA90DD43B5B95AAB84757DB0BD86662700003F540C3405A01F642557BC95DC33A5FFCA0729E0B872DC50F80DE538F39F7FFFD264DA57B7F09A6669680745E7C341B000006FC186D3000FAB27879731BEA083F563059685A100F0FB50C31A8001C947B1CFC251F824FAC2E2F47AFA1746C6F1519F00006DB7D3F3C0F77501731D0F33BA0EFA4BF33A69A0CAC29D8C000D2FAB3E3983CC1C138350BB0295BA0E72DEE750F99E830000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "9FDCF52AA052822A6B6407F2AF0131A9FE4AF39A6F6CE6FC601A08B8CDFDBF501EE75588ADE9C18B151F6651823D43C770186B70F85DE1C1689F8645D59E7B39A5E7E191237B1F2F6C4654052C670365F78C8BB47101BE764C150C3E0222F039616DF8017A3DC0C4C304B6BBB2CC523B6B408A8ED6C607CE43EEDE034E17E9E7009181E0994512A47A124B73C5BF36922E7A8155F810828C0210DEA1AEA35D7C28EB48268F2F7405CFA6F9D4C3F95D4A8BE2B295082035E1825B5D77B00BE1FFD52F5C4D0195F0086C51C1AF9FBC6C31FBB012041233C00F5D75A55E3E65440775D0E979F474691876F6BFCFCB478BAEEFFFE3414B659F34E0E780B0609811AB";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00E664B7DCD7FCF22E8E84A160789AF97030171D21FF81BFFC581E08AC07C355B41C03D5E787F149FFFFFC000000FC02DD70078C614847BF4C1184ADE7E64CBA5DC1F43CD4D9DF3E7BEFFC6CBFCE221441AEBCF40F0AEF9810AEFFFFE0000000FC02E9383E383C99645DA966744040BB781B2380743C57B04059F020EF17FE4F1D9D81DE00AA0E1E4FE180A87FF800000003F801B39FF8611047136BC98840D06DC96A1D43883EE95F40D3A3C300BE17FE03EAE39CE9B0321CC8CD5640A40FC000000007F0011A9FE1C3E465E2E1E0BDC2EFAA68694A03DD19017283206D4740FE10C1808BE853DD1A970EC4D92FF15E00000000000FF0010EC7870C52A82EFE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "2A0315D9D16F2CB383F7210E60073BEFE6E00E1CC1C3F77F502D02AE0D505978DC9F00000000003FE00164403E393240053F566D134B7FC853A186E7210630E23E4B74710494F3C6129D5063D834995E99D3C2C000000000007FE001F160F816429EC4A8F841B27198EB03470646834067047BCF54307D907FFC1D812F9CF5F086BF91AFB13E00000000007FE070997FE0BE87686D326C26D5074A9EF39B07771661C70C718F523073943F7CFC3E1D9BB49C8208F015F71903FFC000007FC0F8863F01A305F00A24BFE6118301B06EEF87C538FE871C708D72307F143F0FFC1F1C695CC384BB2278A8371FFFFC0001FFC1FCB29C32AE35921B3E0091316AF77F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "B9FB17C4B1E1CE1F339D76347C1407DF1FF80427F12BAB0762EBD06A3FFFFE000FFFC0FC7880FF69A0087B6C89BFD2C540E06869374447A1FE300F99B6F678140FF819F080282CDBC94F639DA0927FFFFFC01FFFC0004D81E24D9920058377FE47171D3F99D66DE25BF1F9C3FFCF97F7F83403FBE07E0F99460BF5D8439A4EDB7FFFFFF03FFFC00047438F69BB2BBFAC33CF5BF6D341A1C84DDD3CDFC7FB1EEFD3F7F03081FB807AFC4A662FE8616383B2AEFFFFFFFCFFFFC000436765D827B5A51236C32E4C8EAE53E999A72F1F830101F7E1F18012863F9070638EDA6FF47845B3569CFFFFFFFFFFFFC0005866436F28ACDE9B23A8F4A7E3FE4E9D2C543C3F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "F0E1E033FEF841E7F811FF70644674774B91C5AB5530FFFFFFFFFFFFF0005CA107E734A442673559F2928CF76D3679FC7C7FE0E07021FE0FBFE4207400F87CC2B415A96A459F9770FFFFFFFFFFFFF0007482158D089C3E5D96F4BC77C20265DF385C7E63E0E1EFE07C019A0B0FCFDE5C603577E406C545992B70C07FFFFFFFFFF00028572CDC2727A337EB487D2EFA7647945B78043F60E03FF0018C881B2E17CF1E0147D9254233C491957F801FFFFFFFFFF00031535D61A5B608E7FD1BDF517F8CA6774C44073EF030005C008B0073C0C74EF581A4D9DE4287C43B6ABF001FFFFFC1FFE0001A1DC851BF54D85C5BE92F87F0EFF9060C180C6380F0203F0038";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N30
cyclonev_lcell_comb \u1|tft_rgb[5]~30 (
// Equation(s):
// \u1|tft_rgb[5]~30_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  & 
// ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[5]~30 .extended_lut = "off";
defparam \u1|tft_rgb[5]~30 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \u1|tft_rgb[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "01C69100BB8C4911A94F7B5F47D8AE8D2F73B3C45472B91443B3FFFE726FAB898466D933052EEA22138F7FFFFE0000000007FFDF9F00AF74BFDD641A337207DE56B6F7F2947893109073424FFFFEF31B4AC3B4D7A841AC4C43A4141F9FFFFC00000000FFFFFFFFC7A0387E44842552E57122E4A35B6E8A86D365C32F80FFFFFF83BB46F3250C3AA1BBE952838361FFFFC000000003FFFFFFFFFF89816B9AA608752F90436357FC4FC3EBF5B05B362DFFFFFFC7ADC48969B85846C923E24A59EFFFFF0000000007FFFFFFFFFE5810F12825818A79D3849AEE9A760ED7E2EA00AEDDDFFFFFFFCFF84614CD0969E60006921263FFFF0000000307FFFFFFFFFCF80F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "1845BE9F5DD1B7F1B078ACEC6B3550A7C4B61800140FFFFD0969A556A579D2DD4260FBE3FFFF000001FF8FFFFFFFFFFDE8270B9FFE1E79899C0B953A5AE5AC3C4DEC0762000000003FD6F01B1BABCC51B7ABD5F1F9CFFFFF000003FF87FFFFC1FF80F486C36BE70A5C81A02F3996C46E28D80E09C421A40000001FC662D1A4AAA7F2A0821ECC00690FFE00000FFF07FFFF81FFFF56C7BFE36CECE5D43F1C35F4878EBEB18267B4727C0000000FEEBCE32852DEC13D9FAD7C6DE90FFC00001FFF07FFFFC3FF013DE46EE35AEE299441DE8261A0F9148A33DF9D57F800000007FDB89CE92FB2709F73F29106AF9FF100001FFE03FFFFFFFDBC445873C341BB8814";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "01AD43FA83F5FB676EF39D3FFE00000001F9A61052483F5678CF3A92367F0FE200000FFC01FFFFFFFFFAAE31E7AF6EEE11B3317F6E77015E492ECFB7541FFFF0000001F8D2EC346C67CB14415F0B8CFA0FEA0000038001FFFFFFF21484DB0F0BB65B89525C398494D386BC70FD0CC701FFF8000001F8A1531437404E80DCD1E23AAA1FD60000000000FFFFFFE0F524DA3FF75693C38861FF6E1F2B778EFEF87A07C01FF8000001FC60F9B25581BE9B68430A6D198F900000000000300FFFC070018F3FE18D4834E2E0E7EC7AD24C6546B3A803E007FC003E01FEFDE706ADF6CED89ED6128911FF9E00000000000000FFE1F6E59C3E02D88FE90C5666D53E03F0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "B23B793801F801FC07FF01FFBB9484A3D84FE1036220AD5EFFAE000000000000007FE816297A3DF2C832F21EA12E5955211C672AD71C00FE007C0FFF03FFFB862C6B455001C43E309E7AFFAD000000000000007FC0327D78E303150355730F7F76986A562F92FF7F00FFC01E1FFF83FFF8179647DC14B1074862DFC7FFAC000000000000007FFE7C4BA1C7E0576437A80CD058669E4E80289FFF80FFF80F1FFF83FFF8D8667EFA8921C8E466DC07FFAF00000000000000FFE08B4AE11EE7E54CD5813D6C3F07C8C671F1BFFFE001FF07FFFFC1F86A1697C3C28305B0B83EFC03CFA700000000000001FFFF423260FFCF67F65FA29310B896682E488BFFFFF000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "7FC3FFFFE0000B17D5AEFC4EC7F8A8BE3C0F8F270000000003FF0FFFCFC77A7FF854769BBB85376330D8E62467EFFFFFF8001FE3FFFFE00007D575BA94C1E182C63FFFFE0F310000003FFFFFFFFFFEDBE31F7E5AC4185A23957F9CCDF09BC57F87FFFE9E03F0FFFFF00FE93167FF3E464375921FFFF00F1A000001FFFFFFFFFFFFF2BD3E454E39E494A9779176984DBB42FC00FFFFFF80F80FFFFFFFFADDDDF0FF07F986EDDFFF000F440001FFFFFFFFFE7FFFE8459E77FD2B4E859F875C01E43F5D89F8007FFFFFC03E0003FFF800EFDF5B1FDF83156E5F80000F6B007FFFFFFFFFFFF9FE0A69C0383CB9238F4A7C713B338B0C81F0003C7FFFE01FC001FFC0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FA9EF14217F6F463B5DF00000E3C3FFFFFFFFFFFFF0198390E8023381EABD9BC6C600D352C7CF0000000001BF803FF80FE07FFEEA1B8D4A5C01C1F9E00000E857FFFFFFFFFFFFFFFFBD27E82A5588F7CB9DDBF544A39BA24000070000000FF007FF0003F06CA77B1C4A1E73A8C9E00001CC1FFFFFFFFFFFFFFFFFF31F6BE8584FC8BF1F20F21EFA8B0140001F00000007FE001FC00780030FC216C977903C0BC00001D78FFFFFFFFFFFFEFFFF2D29BF0065E79CE87938F334F2718270003FC0000003FFE003FC1E1F8AF1739F389B08132B80000328EFFFFFFFFFFFF00007E1342E65C737AB117CB1FC3C7FE552F800FFE001F800FFFF007FF8FFFE9BD0911AD";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "BE846B380000E564FFFFFFFFFFE000000E7C267FF0FEEB7611CE9FEB238514AFE03FFF007FF40007FF801C3FFFC4BB7A54919A84B7380001CAB3FFFFFFFFFF800C0000FD7E7FF15F9D5981F03FEB5989CD3FF1FFFFF1FFFF00007FF800F00106777FFFC05684977C00039553FFFFFFFFFE00038F0594327FFCB9851DE7A1BC6EE0EBF4FFFFFFFFFFFFFFC04007FFFFC0001D6920F3C25684473FF00E2B55FFFFFFFFFF801E80F2A56CFFFD7E23ADDFB01C1F1C69EE78FFFFFFFFFFFFFFFC0001FE0E007F1406B6455485673FF83C96557FFFFFFFFFFFFFFFD6F0B8FFF0F270EC17843C2145A58BE01FFFFFFF003FFFFFC00000FF83F25A81EDAF5585669FFFF3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "6CB3FFFFFFFFFFFF806661410C3E3AC6CC1D01EFFEBD48A34800001800F800003FFFFFF0FFC7FFF29D7DEC2B55176483DFCD99A6FFFFFFFFFFFFF1DC9AD83C3CC94FBC450633FE0D3FFBC000000000000000010FFFFFFC01FFC1EB447A8D5537A9700076E148FFFFFFFFFFFFF7FDF34BBC7CF7BFB9B50863F6C8072B700780000000700000007FFF0030FF80C2FC8B3555278B9FFF9B8177FFFFFFFFFFFFC0021E0DEC7EA57D734F911FF97806C7081FFC0007CFFF800000000007FC7E00577A1AB5552642C001EE7EB8FFFFFFFFFFFFFFFEBE6FC1F8F420CAB917CFF1D7F9CFFFFFFFF07FFFFFFE000000003FFC7C01DE6923B55122727FC01F82AFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "672A4977202F925B40C8FEF0B1047C30EC066CBE3196E671C1BFF396775389A6228EDFFFF449A10B0F2DE7EE2C9BF803C4E42B5FFEED82AF0273E1BC5EB0D0E8C75F9E79ECF7A51AC084859D00FFFB20D0A6FD3D3FFFF95A25FBBEACC767853847F1625E5F45929256A2DFEE37BFF4BEB433DD30CA3918B6F8DAB394FF89002EEB07510019BEFFFFF9AAD2FCF9678EB4AAF87CC389D570DD49AD2A267869C79FC0FC681C3278AD89752D7201DF4409C986550445E32C1B887FFFFAFEE549353812CEE307C01C72BC7DA065917E4DEA119B8F800AF8CFEC5F6D99ADEEDF48795624F007CA1CE01321EA33FFFFFC874435ADC0325729F03FE068C4D0D3961E6A3D";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "F8B714C301B10E0B1ED7297EA0842EA56E97B0188F8DF8E489E33783EFFFFD612E35261F2084D9E7FE0F890148CEB589B9A9A959B8F002088481C99819799C16947D4778E1CAA68700C360052B878FFFFD9F55AB30FF2ADDAF8CEFF1F2BDAE1D60B5B7EC962ADF206610C819CBAFEB581D0199EA210EF3297F849F9F23215B87FFFFFD26A729C3FF2CEAC8207FFFE28C753CC24E8EAB7802E9E43E0298F4FB307490164F832B533DCBD9ABE7F5E155BC07C01FFFFC89254E0FFC598300004803E89EC653D5F6791D7462A7F8805A9C0F3B1B64521CA0EB9DC4D9DB3DC00FFE3D75CC2BBCE003F830B5043FC3574D300C4B8058B1141688700DEC3F673C70A377";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "60FD6C660BDA6579B1CC0810BF5C343E391E4ACFA40C0F30F43465407F8CD617643803F04BA20821064EB7F784110073E04B03FC36CBEF08AC5587DE915AFF3B8FFE00E2559839E917FE081D83403E3681574FCF07C0A4A5D5ED1E84DA62AF8CE67F58C5532833FEBE0199BFDE41014E732E543E17BCB5EBCD48C8EFF3AFE6AC004AAFEE5ABF807F5D5B0EFC4FDF560157EDFE784C6FB6CFF95D4F5F91907594F525E1A8B01E3C2122D1C6A166380505CCA001AD15D8629F407F74D5192980CB2233B5C3F898AA64307E59553E0E1C72E95832FF1CFC180F7C1C91DFDCA02187CF083AA1FF5D18F69F9C401C7BED3409544E85C0258FF0787C283F8F894E9E06";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "709F6C956B2EC4B7AE1E47381EE1A1F7D384B626F313DE3D8F9F6400C01484FDD09F005B70C60CD7F07481FD81B97CB374AC0F3BDEFF558B791E9AE033800F00781C5507BEBFC9FE01C3C721FDC1DBEFA7A32469AA9C911E980663E4F80D080704F18D5EFEDDDD810DEE916F721F00EF70083977D018F1733DEE3F39F312683A1E395AB4F7A8006A29B4B79DBF8511A7FAE060B48E0A0E5FD7651A9576794CFC7363C003EEA0ADE3A31DD9DCCE99F92F1BB49173276246E8BCEC50DC3FA86FB3619830AD57DE7559625EC7926D1307D3B700705840835CCC1DEEAE86F2468159FCD8171AC464002F1B55F59DC9E687EE8F258AC28F2C80048D47E22A23742641";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "C6C00C21EEBDE6134395543CEC111BA34E52FE391F9B1529637697DE319272C23FF3366B0294D0ECFFA7296371EC0A166C59D2C15C9C786D6E70E25414AEFF7FFA41A4A6FF1B830EE19D07DC300577DA204ECBC7E55AB0983867282B60030E389A6C4A37DB55D6838DF0537ECEA08A1EFE135800D562FF802361B0900505FE152CCB4DD3D65FF11EB0A836F5B46F8ED41A3DD95588D0B40F39C77D2BB6E1F07D20EE354F9C10DB4AFFC0007DEF89F106020EAEB91031F6BBF008567E3F8E5AD69E7D3D6CE26280FCEAD41573B21674E74394349E56C8EA006A5AFFF038E51B537A6E0393FA4EE4821D9BE5FF4E43F7FD81049F907D2C31D0BFEA2627D2B732C8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "D9380434EAE882021C0C35D0FFFC03E07F07CCC83CA340178E173F37E124CCF23DA9E6236B016BB0813FB47CEE5FB443ED3471901EE5DB66AC51ABC81B15FFFF03F07ECFEA473CE74C16ECC7DA87C2193609E3B52B23D4DCCB0BE26ABB492B1119C3D2D7B408EDF044043FDB17F30EE5FFFFFF7FF02F1C5A3F93689ECEA93F83D3112E5C3D26C8C077B450A781C7C496DB13302D63A73837B5AB13EA5F31F3CF0DC9FFFFFFFFFFC7BF6873CB133A2F322AE1498D361BCE6CD80464E3CBFFE77A14DE00FF29427CB876BC22F01D105923021F0636FFFFFFFF4DC717856431BC6A992171D38F98D2DC6DB87ABC6D2128E1631B036BBF1FE67FA701AD90F08E8614";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "FEEB063E62CAFFFFFFF83FEE7F643EB26FB0557854478D59845A0D11A658D93AAC87AE2BF3816485B9DD9CD93DB7DE01E0F85C8984207164FFFFFFE03FAC0B0415AA5DA761B7A9063BC619622664971DB0592539D7DE797380C56A5DE1D15BF85B070126B161A601F995FFFFFF807F04001BE02D1717EEFF3EC4394C6131E518CB4CBBBE4CB3122727C822132BE39537A93329E7712BD012E20FFCAAFFFFFF00FF0E005E068672EC9E322EFDF85CC7EB6303D5F1219EA19CA7105CD2C2CDF299EC71D7F8C0015FC924D0BC7FFC54FFFFFF8FFFFF9AF81F58661C3F2B39920CB80D42C2430F0C6DBE910BB66FEFC1A7FC32D94052137DD76BB8177EBE3C7FFE6D";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "FFFFFF1FFFFFCFEBC30837B5E9BCD01370216C1A178EBF0DA8D33946685F9542542A307E11AE5ECC8A714A4417C85D7FFE13FFFFF800FFFFFB25C13FC97417D466E52EBF148D91375CD9A561BC36168784F82D41FA96966697553D7C587123B2017EFF0CFFFFC0000FF8013401628E11FEE0CC3A34D6713F0310670141DA247768BDB1F83FF63BE885916CE52E5C761BEFE77A607FC3FFFF0000000000601B8F8744AEB88448C2EB792F818A399061CFDD059E9FABCAF62EED3A5A7B2DC7CB836EB47071C101FFE0FFF000000000000631804EF010EC98D5E8C3E374CA2E1FAF300FFA14AC53B8631B91A235A61A2CDE056378098584D497FFF8FF8000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N48
cyclonev_lcell_comb \u1|tft_rgb[5]~33 (
// Equation(s):
// \u1|tft_rgb[5]~33_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[5]~33 .extended_lut = "off";
defparam \u1|tft_rgb[5]~33 .lut_mask = 64'h333300FF55550F0F;
defparam \u1|tft_rgb[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N6
cyclonev_lcell_comb \u1|tft_rgb[5]~31 (
// Equation(s):
// \u1|tft_rgb[5]~31_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) ) ) 
// ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout )))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) ) ) 
// ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout )))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[5]~31 .extended_lut = "off";
defparam \u1|tft_rgb[5]~31 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \u1|tft_rgb[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N24
cyclonev_lcell_comb \u1|tft_rgb[5]~34 (
// Equation(s):
// \u1|tft_rgb[5]~34_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[5]~31_combout  ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[5]~30_combout  ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[5]~33_combout  ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[5]~32_combout  ) ) )

	.dataa(!\u1|tft_rgb[5]~32_combout ),
	.datab(!\u1|tft_rgb[5]~30_combout ),
	.datac(!\u1|tft_rgb[5]~33_combout ),
	.datad(!\u1|tft_rgb[5]~31_combout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[5]~34 .extended_lut = "off";
defparam \u1|tft_rgb[5]~34 .lut_mask = 64'h55550F0F333300FF;
defparam \u1|tft_rgb[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \u1|tft_rgb[5]~35 (
// Equation(s):
// \u1|tft_rgb[5]~35_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & (\u1|tft_rgb[5]~34_combout  & \u0|rom_valid~q )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|tft_rgb[5]~34_combout ),
	.datad(!\u0|rom_valid~q ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[5]~35 .extended_lut = "off";
defparam \u1|tft_rgb[5]~35 .lut_mask = 64'h0000000000050005;
defparam \u1|tft_rgb[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFE003FFFFFF000000078C45FFC00000000FF1BB630FFFFFFFFC0000000000032605E3A78DCFF00000000000000001FFFFFFFFE003FFFFFE0000001E3985E0000000000FE1BBE30FFFFFFFF8000000000000632AE25B1CE7FFFE00000000000003FF1FFFFFE007FFFFFC000003FCE279C0000000001FE1BBE20FFFFFFFF8000000000000730B287FF2E3FFFFE001F000000007FE0FFFFFE007FFFFF000007FE18D8B80000000001FE19BF63FFFFFFFFC0E1FFC000001DECEE6DF3431FFFFFFFFFFC00000FFFC01FFFF803FFFFF000FFFF80E733380000000001FE11BF63FFFFFFFFE183FFF800000B47267DFC0D83FFFFFFFFFFFFE7FFFF000007E00FF8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "38003FFFE03E39A5780000000003FE11BF63FFFFFFFFF007FFFFFFC0099DB2CA276AE00007FFFFFFFFFFFFF8000000007F800003FE001F079CAAF00000000003FF10BBF3FFFFFFFFF80FFFFFFFC0085864B97C153FC000000000FFFFFC000780000FF81FFFFE01FE07831CD4F00000000003FF10B9F3FFFFFFFFFFFFFFFFFFC005BE95F6A745603FFFFFFE0000000001FFFFFFFE01FFC003E03F878E3CC9E00000000003FF1029F3FFFFFFFFFFFFFFFFFFC0004D57ED577661FF0000001FFFFFFFFFC0000003FC1FFF81F07E1E1C7C33C00000000003FF1029F3FFFFFFFFFFFFFFFFFFE00F0F8343BD4570FC000007FFF00000007FFFFFF03F003FC1C1F07C3C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "1F8FC00000000007FF1029D3FFFFFFFFFFFFFFFFFFF00FFDD10687551E1F800000FFE000000001007FF03F01FE0F0780FC0FE03F000000000007FF1029D37FFFFFFFFFFFFFFFFFF007590AEEF32587C0FFFFF803FC00000007FFFFC0F81FE03E0FC01FE003FE00000000000FFF9028D33FFFFFFFFFFFFFFFFFF835DFE208E19983F000007FF00FFF00007FFFE00FC0FF00FF01FFE001FFFC00000000001FFF9028D31FFFFFFFFFFFFFFFFFF8679C91B2F3C63FC000003FFE00FFFFFFF00000FE01FF8007FF00007FFFF800000000003FFF9028D31FFFFFFFFFFFFFFFFFF8222CE8C863E3C00FFFFFFFF0003FFFFF000001FFC001FFFE00007FFFFE0000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "007FFF9428D71FFFFFFFFFFFFFFFFFFC299F8AC161F0FFE000000000FFFFFFFFFFFC0001FFFF0000003FFFFFE0000000000001FFFF9428D71FFFFFFFFFFFFFFFFFFC32C224E37FF83FFFF8FF80000000000007FFFFFFFC00000003FFFFFF00000000000003FFFFD628D71FFFFFFFFFFFFFFFFFFE17C2F1827FFC03FFFFFFFFFFFFFFFFFFFFFFFE0000000007FFFFFFFC0000000000001FFFFFD628C73FFFFFFFFFFFFFFFFFFE18D3FD149EFC007FFFFFFFFFFFFFFE00000000000001F01FFFFFFFF000000000003FFFFFFFD738E77FFFFFFFFFFFFFFFFFFF0A0DE79D5E7E001FFFFFFFFFC0000000000000000003F81FFFFFFFE000000000007FFFFFFFD7F8E7";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000003FFFFFFFF000FEB039B016EC006D76BE85FC0000007F64E0000FBC6007E007FE09D0257FFFF800000000007FFF000000000001FFFFFFF0007CB0393015AC0069CB5E85FF000001FBEDC00039982A07C003F46440657FFC0000000000003FFF800000000000FFFFFFF0007C903930312C006944A485FFC00003FB6783BE32480B078002F0BD629AFC000000000000001FFFC003FC000000FFFFFFF0003C903930321C0033425085FFE0000FFFA80FFE3D110663E00207D963E660000000000000000FFFF80FFF000000FFFFFFF0003C903B302A9C0034DD2895FFF8003FAE583FF045354ED3E002038945084000001C0000000007FFFFFFFFC00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFF0001C9033306CD80019AED5B5FFFC00FF7BB8FFE0903C4A90C000183169000000007F0000000003FFFFFFFFE00000FFFFEFF0001C9033306DD8000A6F6BBAFFFE03FCF763FFE0C7085B697000E6229880000000FF80780000001FFFFFFFF000007FFFC7F8001C90333069D8000C9795BAFFFF87FCFC8ECFE097FFFED5383F1B00B8000FE801FFE0F800000001FFFFFFF800003F0FC1F8003C9073304258000567CA3AFFFFFFF9FD3803C0287FD8F921EC792AA0003FFC03FFFFFC000000007FFFFFFC00000006C0F8003C907370D61000069A653AFFFFFFF1A27003830FFFCE03CCD56AFAC03BFFFFFFFFFFFE0000000007FFFFFC00000000C0F8003C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "907360DC300003673AFCFFFFFFFD84C00F8A8FFFF0C9D44AA97B802FFFFFFFFFFFFF0000000001FFFFFE000000000070003C907260D9B000015D157DFFFFFFFC3B000FEF4FCFF7ECD5F3227AC39FFFFFFFFFFFFFFE00000000FFFFFF000000000000003C907260C3B00001B38A8DFFFFFFFCA6021E265FFFBF44D8A0AB920D9FFFFFFFFFFFFFFFF00000007FFFFF800000000000003C907660C6B00000CE8545FFFF8FFD441E19243FF0FF80388D8D540BBFFFFFFFFFFFFFFFFF00000007FFFFC00000000000007C907640ACE00000DC9AA2FFFC03FD9C7E12F5BFC2F180F8855A09FFFFFFFFFFFFFFFFFFFF80000001FFFFFF0000000000007C9066C0B86000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "0051DD59FFF803FEF8F8339FA0100FF07FC5E44D7DFFFC3FFFFFFFFFFFFFC0000000FFFFFF800000000000FC9066C087600000715EACFFF803FCFBF074BF01E03ED141C6EDB27FFE000FFFF3FFFFFFFFF00000007FFFFF800000000001FCD066E08D600000614F59FFF803FD63F072F81A8723B04FA76F64FFF00003FFC1FFFFFFFFFC0000007FFFFF800000000001FCC066E1F9600000234F97FFFC01E847F07B02E0F9FFD43F3BCE95BFC00001FF80FFFFFFFFFFC000003FFFFF0000000000C1FCE066E174C00000236C6EFFF801EDC7FDE80201FFF3D477959A5E7F80000000003FFFFFFFFFE000001FFFFF0000000001C1FCE466E10EC00000236618FFF0";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000009849FF802FF8EF1DC0FF0058FFE800007C00000000000000000000080380015F55F1CC8FACB07FFFF0365000000000001FCFC0F7F0007C60C33F80FF00601848001FFFF80000000000000000007E0000091C9171CC9F2C707FFC0716B000000000003C4FD48C0000FFFC83FB0CFE03D83F041FFFFFFF01FC00000000000000FF00000B7CB0A1CC9F38707FE0FF96B0000000000010398D6C7B83FFFE908B4FFF0562D9BBFFFFFFFFFFFFE0000000000000FF000004BC60A1CC9F38B87E0FFFD6A00000000000FBF635107FFFFFE1388B5FFE80F3C3FFFFFFFFFFFFFFFFFFFFFFF80C00FF800001FC5A21CC9F38B8007E01D4A000000000007FF93691F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFF061ED6FFFEAC8F8BFFFFFFFFFFFFFFFFFFFFFFFFFF00FFC00000BEFC61CC8F3A600FF000D4200000000001FFFADA93FFFFF01C7E6EFFFE8A9803FFFFFFF83FFFFFFFFFFFFFFFFF80FFC000005E7801CCCF5743FFC000D4200000000000EDE0A297F7FFF03CFE0DFFFE7B597FFC00000007FFFFFFFFFFFFFFFFC0FFC0003889F881CCCE449FF80000D0A0000200000000290797807F000DDFFDFFFE6A1A3FF00000000003EFFFFFFFFFFFFFE0FFE001FFE9F681CCCE48BF800000D0A0000F000000011412960000001BFFFCFFEC43B8BE000000000000007FFFFFFFFFFFE1FFE003FFF0E681CCCE4A3C000000D0A0000F000001FBA372EA00000371FFFCF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FEF4980F8000000000000000FFFFFFFFFFFF1FFF80FFFE00681CCC4733000000050A0001F800003F95BAD1200017FC3F1F0FFE5A391E00000000000000007FFFFFCFFFFFFFFFFFFFFE04E818CC0F76000000050A7003FC00000E5339EC2302FFFC7E001FFEEE6970001F0000000000003FFFF801FFFFFFFFFFFFF004A818CC0F76000000058BFC07FC00000FC9C3C663BEFFC0FF001FFE30D3D0003F80F8000000001FFFE0007FFFFFFFFFFFE008A038DC0AD6000FF0049BFF07F80000C7DF1534E7FFF800FF001FFC59B3C003FFFFFFEC0000000070000007FFFFFFFFFF801CA039980896001E3C069BFF03F00000FF182EFC97FFF001F8003FDB99FF80FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFC0000000000007FFFFFFFFFE003CB8399808840038C6069BFF03E00001FF576B3579FFC01FF0003F8EBDC003FFFFFFFFFFFFFC000000000003FFFFFFFFF8003CB83998090C00731B0689FE01E00003FF48540DE5FF00FFC0071E85B98807FFFFFFFFFFFFFFF00000000001FFFFFFFFF0007EB83998094C0065F5868DFC0000000722B7AC05B8FC03FF807F3F8004983FFFFFFFFFFFFFFFFC0000000000FFFFFFFFF000FEB839981E6C006AEAEE8DFC00000010074E1805177807FB007F00760640FFFFFFFFFFFFFFFFFE00000000007FFFFFFFF000FEB039B01EEC00690D7E8DFC0000003C32B800FF82B807E003BE41F4143FFFFF803FC007FFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "01F90FF950000FFE1FD21A250DE0FE00000000000FFFFFFFFFF000000FFFFF0000000001C3FC6C66631AC0000023660783E0000D07FF78007E07BF18FF726355FE000000000007F07FFFFFF80000078FFF0000000001C3FD6E6676E2C000002343380080000283E4800000083FA091DE83F8FC000000000000003FFFFFF800000387FF0000000001C3FD2E667EC9C000002741BF00000000400780000009FDDAD47A533D78000000000000003FFFFFFE00000383FF000000000003FD1E667E1DC0000027C09C0000000007D300000007FFD812337F2298000000000000001FFFFFFF80000303FF000000000007FD9F267D658000002FC25800000000AA930000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "01C321CC2570D672D8000000000000001FFFFFFFC0000303FF000000000007F9DF3638C58000002F87AC0000000040940007B1C007E43E1D985378000000000000000FFFFFFFF0000301FF0F0000000007FAD333023B8000002F86D400000000226000800801BFE41668754138000000000000000FFFFFFFF0000381FFBFF000000007F2E19B8CCB8000002F842A00C0000000C064000003CFE7CDF44DBC78000000000000000FFFFFFFF00003C1FFFFFC00000007F22198F5E30000002F85DB01C000000007800010001FF231FB4919B0000000000000000FFFFFFFF80003F9FFFFFE00000007C50CCE1B170000002F862D00807FC20003E0003E317FF21C78";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "F34670000000000000000FFFFFFFFF0003FDFFFFFE0000000785DF318B6E0000002F82D60001FFF60007E002FC21FFFD2737BA39F0000000000000000FFFFFFFFFC003FFFFFFFE000000000A20CFDA4C0000082F832A0007FFFC8004E00E4FEFFFF96DBE4D17F00000000000000007FFFFFFFFC003FFFFFFFE000000001BDF3FD29800001C2FA16D001FFFFE4007C007FFEFFFFC5C2D0C67E00000000000000003FFFFFFFFC001FDFFFFFE00000000342E7F9B7000003E2FB096187FFFFF0000000FFFCFFFFC47DC0E73E00000000000000001FFFFFFFFE0007CFFFFFE0000000063D0FF8CE000003E3FB08A7FFFFFFF00000011F8C7FF13665E01DFE0000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "0000000001FFFFFFFFE0003CFFFFFC00000000E82FC0E3C000007E3FB075FFFFFFFFC0000007C003A03576A23DBFF00000000000000000FFFFFFFFF0001C7FFFFC00000001CFD01E0F0000007F3FB449FFFFFFFFE80000000000073BFCE0F6FDF000000000000000007FFFFFFFF8001EFFFFFC00000007966000FE0000007F1FB642FFFFFFFFE80000002003DF1CC593859CF000000000000000003FFFFFFFFC001FFFFFF80000000F1027FFF80000007F1FB65CFFFFFFFFE00000007E07FD0F75CF6130F000000000000000001FFFFFFFFC001FFFFFF80000003C2F8FFFE00000007F1FB61FFFFFFFFFE0000007FC0390AF5CF8E8B0FC00000000000000001F";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \u1|tft_rgb[6]~38 (
// Equation(s):
// \u1|tft_rgb[6]~38_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[6]~38 .extended_lut = "off";
defparam \u1|tft_rgb[6]~38 .lut_mask = 64'h5533000F5533FF0F;
defparam \u1|tft_rgb[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "7FFC000000000F5FCFDD6DC3A91E8B49C3F000EFFFFFFFFFFC00F000003BF60006D97291C8C08D4931C7EE211E80000000001FFC0000000006CD6F0C41BBF1B6D3C0000000E9FFFFFFC0000000000137D70002D304F3019571482C3FC80E22807800000003FF0000000001904462653A217333E0000000C8FFFFFE0000000000000A8B0000F3C1D20020F0C4237E3404B103FF00000000FFF000000005207CCCAB7C6401A9E0000000D3FFFE00000000000000180B800C01DC07EF27807C65E404A87607FF800000003FFFFC0007FF7C08FEC75DECA04460000000D7FF80000000000000001E73C00800FE999EDB03555F0035777E0FFFC38000001FFFFE003F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FF7F36D80F75BC0292E000000194C000000000000000000B85801CE01F91DF6F0349F903F7C70FFFFFFFFFE40003FFFF01FFFFEEC6DF5253EC9EF2E0000001AD8000000000000000002EA58204C0FFDFA66F406B7003D7CFFFFFFFFFFFFF00007FFFFFFF06EA7CA96E54D4FC52E0000003A9000000000000000000DD1DBE038083B12F287038500177EBFFFFFFFFFFFF800001FFFFF800004392966D74FD12C00000032800000000000010000FC111F001C080C66848703150207FDFFFFFFFFFFFFFC000003FFFE00010BB1DF5794C7D20C000000E58000000000000FFFFFEE9B9E65CCC7D88E038E00DD803FFFFFFFFFFFFFFFFF0000007FF80001E7167167B";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "467949C000001CD300000000001FFFFFFDFCF5FFF0410F09FFC1E0091C79FAFFFFFFFFFFFFFFFFF800001C00003B64BA0A574679DDC00000399700000000007FFFFFFD8B55FFF0C01D37FFCFC00B3E75ABFFFFFFFFFFFFFFFFFF8000000FFEFF8FAB0EC6CE79DD80000073370000000001FFFFF0FC5AA9FFFC40050BFF9FC00E9FFB74FFFFFFFFFFFFFFFFFFF800003FFFFCBAF28AC6CE799DC00001E73200000000007FE1000599BBFFFCC00003E78FE0171FE47E78FFFFFFFFFFFFFFFFFFFE01FFFFFD1F2BAFCCCC78BDC000038E318000000000000000197017FFF1CB0F3F1F8BC02B0FE02BE01FFFFFFF003FFFFFFFFFFFFFFFF291B72986CC78BCE0000F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "1C720000000000007FFFB77F83FE39BA3FDF01E00020EEF30800001800F800003FFFFFFFFFC7FFF313C5D926CCFABEFC203C78640000000000000E2336D083FC07307FD7003000A0CCF80000000000000000010FFFFFFC01FFC00FF02D84CCFA3A7FFFF1E0CD0000000000000003F52F83FC098087F707800078FF48800000000000000000007FFF0000FF8015088D0CCCFA3A1FFF8780FA0000000000003FFFF4BC13FE4302778F8FE001D1FD8000000000000000000000000000007E001C56888CCCFA7B00001E7E720000000000000005C3203FF80C1F07590FF00FD7FA0000000000000000000000000000007C0009642D8CC8FA4B803FFFFE7500000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "FE390EFF60D4AF8F997F09200038AF0D86399B8A145498C83CFFFFFFF26EC0100BFF380F863D20E1C1F08000FFFFFFFFFFF8002000FF6709693C6C2608F1A01B6D0580505D4152CE0FCDC14FFFFFF33CE11B4295E7F2B458BE22CDE06000FFFFFFFFFF00000000386857EEC30C3B0CE0B0F56813A0A08888D136FFDF83FFFFFF87BCB91BD79CFA5A7C9D035FF7FE0000FFFFFFFFFC000000000078E121A74E0F0DD260933EDF481C7C47B0723B7401FFFFFFC7BE3B0D4E6BDF98EC595515B3700000FFFFFFFFF800000000001897BC79CF028780A01E68EFC392DDEC3AB5203F99DFFFFFFFFF06047C2044735F1F9E0DF93C0000FFFFFFFCF800000000001FBE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "9BF1CE02842FC0C096E24E2BE409727F18961800140FFFDF868EF8E9887F43DE218FFF5C0000FFFFFE007000000000000CA207F38E01645059AAC79EBE3D2B2A0988F862000000003FEF0F827A7FC002B8B43CD7FD900000FFFFFC007800000000000D4D3FE39F38AA67A3D2EFB61DEF555B82767BE0400000001FFF9C1234D3AEA3F0B3E61202C0F001FFFFF000F800000000000D507FE39F64F327C2BBFA7D7104CDC4B9196F80000000000FFF4303CA0B0496241559DC0070F003FFFFE000F800000000FF68A3FFE38BAC11887CDD24DA762EA313D75B9E800000000007FD5F608EE274694A22A44D0028600FFFFFE001FC0000000242CD37FFC3B92C7C3F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "FF1FB2DE6BBEA6B67F7F9EC00000000001FF58446840C762DCE21DDBB0B8F01EFFFFF003FE0000000004A66FFF8FD4A1FB379D335C461A6481E34F7FD7E00000000001FF7C133D517FD9659CFF9BCCD9F019FFFFFC7FFE0000000DF79647FF0B64480960D002D08962D05A7F8D8CC7FE0000000001FF7EFE257C6A1F8DCC8FDE4A3DE032FFFFFFFFFF0000001FECF647FFF0D011D9F4837D36CBF2D0ED5A860007FFE000000001FFFBF6267F8B1FC94F57DC201C7075FFFFFFFFFFCFF0003FFF3480FFEEA30C040F79B0DA8CA87863A6498003FFF800000001FFFFF8D9B6B28D6BE117DDF69C0075FFFFFFFFFFFFFF001E0D4F83FFD3A6225D3FB9AFD0D5E38F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "1720020001FFFE00000001FFBBFB17693C8865CDC7EFF70C0065FFFFFFFFFFFFFF801FF34B07FE53A649629A6F2D1F455CEF9F21280000FFFF80000003FFFBF3377C04B38A3D93DF60B10064FFFFFFFFFFFFFF803FCE3B07FCA2B2D956F4E6A7A60C69BFCFA9000000FFFFE0000003FFFBD83F6B70F79B15579D20380064FFFFFFFFFFFFFF80000F999FF8A2D1DB1322ECA988D821CFD0F0000000FFFFF0000003FFFBDFCF1E17872C9A839923F80067FFFFFFFFFFFFFF001F7E799FE1A559E74C8105A244403FD7C1E000000001FFF8000001F86EDFEF37FF8F2A9F07C903FC006FFFFFFFFFFFFFFE000035561F014D7FED9B86B32B6F41E72EE59000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "ECC3E25054B2BCF0800F7FF9A8007C398BF88FB45CC55DD63E7FFD40F4A9A3C7E73A3FFFF93AFE525A4E1F902F840003EB75EE27B0ED1F338DE8003FDFF8E810C7E315FEB7C6D43E6A507A7FFD41B6C678C3ADECFFFFFC47BE12EB303F3A0F07B80079DFBA67FFB0240324E8303FF4FEA403C24116FE572F4BEE9894007FFCB0BB408E3A5191FFFFFD1F6D36AD877FDB6607FFFC0C09F2BD7FBB296304F9C01FC0FD081011A0D471A648D50C411C083F7A9E456EA0C89447FFFFFC5E7F8DA63FF201A0FFC01F822DF4AE2D11DAB6F18F800F8075870E1C90646E29AD63AFB30E3C0FFB035133F6C6DA0FFFFFFE435F8931FFF0C51FF0000071F7EBB38DC04D65";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "31EC080301C101F3FE1824F4C843F79FD7CFB007F2FF00B95BE9707FFFFFFE8E40A9C7E0E1A8380001F00D5966453E98B6C260B60000039C03FE0F9E08F2DAFFA6503747E1C7D8F9FF00DFAF247FFFFFFE86DD9C3F00E124E073000E07469625EC13E041EABC1CC0077E07FE0C7018D2B6931CCBE801FFE78007E000E0A0A47FFFFFFEFF4021FC00E2C5C7DF8000009228965C62C5962A3CF80004AE07FF02000C6558C19354A4A3F0370007FE1F2C83F83FFFFFFE17827FF003C0051FFFB7FC0EE280E5CEB3CF2B961CE000046603F00200FC19F0D312CB6DC7E0D6C00FFFFCF333F0031FFFFDA0327FC03FC70B0FF3B7FF9638411D27435FFF2A1B03802AEF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "000111807FEEC371852DDAC6C0F7FC3E3901C630440000CFFB60A27F807CCC911FC7FFFF96D009A5EAF020443D78FF80755B03FC08881E1E32C0AA1D90DE80F67FFE001DCC603FE1F001F10B407FC1F192C53E3FFFFF249408D52A8E08A8EB73E78069FECC0833E6600E1560E9F93AF680E42FFE00438C0BF0CF3800062BC133FFC69D053C7FFFFF91C0E852C09F216F4573FF8064EFB13000570F16F70DAC1880CD00500FFE03DF1E1E06771E380FE08B3FFF9B0FBD2B9F7FFFE1698C9CC305B54A46FFFF60CC18300001AB3FF0CFCE91809E2E1FFC07FF03FE0FE01C4F9E7FCDCC793FFF34068AD29C7FFF1D424B622C56F0DDA9FFFF808ED0000F826E7C0F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "368AB241285C781F81FE00F801002037CD8382E8301FDE6B8061B080FFF8141D581E5DD852BA0F3FCF8940820030FF6806B0D9ABADA7DC3C30C181E000700000787C71FC8E5D481E0056C00F2741FEED0EEB8F9E818498EC5FFF9C06099E0FF8F99169805D6BE945389E7494F1FF001F7000397FE90743813C0E0094F00FC47BEBF7F0752D982C152F7F9FFE4008C21802FF879CA4A12F702B5D4BB4B47F3C03F31FC03C0EBF5AE0E2D6981C31B4F826544ABBCACCFD7CD81AF2932D57EF803564B00F0E61B4BE497C645B76C5B085BD0F000FC7C07CECF01310E2B4119E7F34FC03232FD3E714CDF7C4CFFC05357FE900487F438031363073976F7E1AE779B6";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "953DB3FFE070E1FCE3E69CF75197883F3E36FE00EE820EF1F409E069E55E6CFED7FC08A8815FEFC967DEDA4EFC743DEEB5368BC0C47FF81CE1FFC399DC89E1E14E7F9C62FF00430EE74DFAE2F04AD7DE1CB827F8185982D000081D5B859BDB98709DDB1092BB984073EC30E18F2B7640E0152FFFCCE6FF803FFFF14F80221E53C9F4CF26AFE009818E5006FD4C85EF1630859AFE9FD065FED2D0F4E78E007F3D3849D1E22FEFC6C6FFC0007FE07629A1FE69A524FDE92FC0033FCED23FEC6ABF1F074B33004FF35C673FF23166F1F3E7FD3748FED89A33FFE6C6FFF000E7FB50A661FFC8F633FA08C6000E7F86E3F6E5761AB3952D6C5F8FCFD8BFFFD24F9638";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "38FFF807951121F317FFF34CFFFC03E07F029207C3494F9C14E520000E24C758218BB7351D06F1515A636E489210038B5B0C0863E487CA682B8C4FFFF94CFFFF03F07EC01E3FC3E77D508A8BF9780CF62E57FE108FD0A05D1D08A75249E9C7F0A60879CF8C0709004AF162AB37FCFDACFFFFFF7FF020B7DFC0998E8315D0B07C5E2BC40F0A80DA912311BEC01A7C775B05CFBCBE999F07083A4B0FEE78DCA3F0FCA4FFFFFFFFFFC07D400374270C303390010462CE27AE2BA77E2145E2070DE8B3EFA10FD4F81187F1803C000386CD9823E0FE92FFFFFFFFFFC0082D079B59F318EA008C4F7621EB02559AE2746FB45A844A0D655BEFE65F00806390FC0F819F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "A5ABA7C19E59FFFFFFFFFFE0002A3C005CFB9BA706B9793D75AA53C5E758B1B73FF14EF00BA46375F879F1BCE3B7E741E1FA439C07DF8F2CFFFFFFFFFFA000038263FDB7B6E1D0EAFA3FFF8933B602BAC650270F079CAEF307B5686D863AC7FF998A61A04738C7FE07B3FFFFFFFFFF00001BDC577D9B4CC35E07F9BC61D5F97D70AC90EAF628A41EAF10057B25E7E5AF67803953F1A7E9E403F00399FFFFFFFFFF0E005FFE8B3B0DA5619E01F87C02153455BD0CEA50E1A1F20FBEB83DEFF07FF11AB0171CE77F185E4EC18003CCFFFFFFFFFFFF9AFFFF0C59EB1224ED820C380E390855F4BDD8746165EE36F59A1FFF20FF7044B349EB01FF72EAF3818001E3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "FFFFFFFFFFFFCFFFFEA37FAB75AC3403003F0E481D421C8E8A7155429FF89E998BFB205E2230FF420B2EB16F9897A18001F0FFFFFFFFFFFFFFFFFC8A813C7247FE19E02118410C6278BDFFC1587B72FF8E3FDFE1FB77A1DB875AC03FC87EA7F3F18100FCFFFFFFFFFFFFFEFFFF215EA5849ECC04DC1998CF39CA70EF62885002B05D1DBFFFFFBFEF72CB68CD98A6D01AEB9EAB9F803FFFFFFFFFFFFFFFFFE78E9C4B29158047361200DEBF7EF9236125F66384B9947EF7FF873EA071786DA9A6EF4D16F323FE001FFFFFFFFFFFFFFFF9FFFFD03A7BA218F01A3D009C6156C1F92B7E6E18567387DFFFF1AA77C019BCDC5180E766470CD4E80007FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \u1|tft_rgb[6]~39 (
// Equation(s):
// \u1|tft_rgb[6]~39_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[6]~39 .extended_lut = "off";
defparam \u1|tft_rgb[6]~39 .lut_mask = 64'h44440C3F77770C3F;
defparam \u1|tft_rgb[6]~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000FFFFF0D8FFFFE4CFFC1E1FFE02B91A69FFFF03C1C1E27C7FFFFE00002000000018C90533EE0C3FE3BE0F1E1BE2700071E3FCFFFFE1B0FFFFF2CFF8383FF803599BECFFF81F070F81C3FFE0000000100008031A2992080381A4C407838E4B38600071C3F9FFFFC3307FFFF247FEF07FE001618DF67FE03C3E3E0E0FFC0000000004009D331342F22803A096D9F3C1CE7A611800E3C7E6FFFF06603FFFF367FFE0FFC001A0C6731F80F0F0F071F8000FDC800001F00B7318499DFF7CA7D50A3CF8C67F180801E38FC9FFF80CE03FFFF927FF81FF8000D0C7398607C3C3CF87C001";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "E39C37FBFAD8AC2AAF90C60382BFCF980E0DC20D821803C71FD4000039C00FFFFDA7C007FF003848E18CC01F0E1E3C7C000FC003CB066B4FD2FE00863E7C7D2035C65FC3135C0738078E3FAA0000F38007FFFCB3800FFE00786EE0CE707C7870E3E001FE77F82147FA85208F026380C00634B5C10260C982273C0F0E3FA50007C78001F03CB3800FFC01FC27F0E71FE1E1C38F000609FFC03DEE242F0A825B9D3F3FE3B68AC0FA47F69E10201F1C7BB2007F0E0000000ED3001FF80FFC3338678F870F1E700C3F9FFE8945EDC608C7550478FE7FFC71C37080B856DF00203E1871B2FFF03E0000000E53001FE03FFC1B1FF3E01E3C60E07CFBF4EABA529D8E82";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "4FBA11E3E0C006925E306B03B14230707C38E1B57E01FC0000000653003FC07FF8190FE7F0F0F1C78FFF4DF2E6563A2010E08C967B0781800345D7904F8060AE006DF879E1A9000FF80000000753803F00FFF01D01861FC38E1C2FDA7C30A3E4B5E195E2C007030F818000AAA81CC02C59EF13AFF071C1AAFFFFE0000000034B807E01FFE00D9018861F70E07FF5B08809541E5CFA908291267E0381C0C87839B0900783ABEFC0E3C3B5FFFFC0000000012980F803FFE00C9FE3E078C78FFED22F965390B29CB4238CB33EF80381F05644C1FCCD8A1B15FF81E383B27FFF8000000001A981F803FFC00C981C3FE31D7FFF1AF4491C81C4259F1B06BAA9F003C0";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "FF078C2FB7F06DE085BB059DE53F81F903FFEE421FFC7E800060000F187FF320F2BBFCB71FDA20C1FFFFFC000000FFFE6B0FF80FB441F13B06429F3387247CBBC3C183FFED463F01FB900070000FAB0A3FCFC693FC8A1FC22060FFFFE0000000FFFE4B07C03F1B7AC80B4325D41ABFD3803B9F8303FF6F8FC03FF01F1018000FF6E385E16299FDDDBFA5A0677FF800000003FFFF5980007E4E09D4489748EBA8A373417EBF8F41EF7F3FCC63C03F00180003F3407BCFCA91FF803DBBE06C0FC000000007FFFF518001FC8E5840EFDE54E80280EAE73D7FDF6707727F1FE1C03F001F00000CB83019020CFCD8399440CA00000000000FFFFF55C007F1427A6E72";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "3DAC27F7EB5ECFDE7FF77F0E60FEFFE0E11FF01F0000067F303546CAFE9CB9CC63B500000000003FFFFF35C03FC00FC119A4DCBC79298198641C7FE77F060FE1FE44738EF81F0001E300CF8ABE4E7E7C795B7E5500000000007FFFFFA4E0FFD8C2009B5DFFF8190867B81CBCFFC7FF001F03FBC073CF801F8003E1FF1FEA2D0278BE7177336A00000000007FFF8FACFFFF3181075799ABB54798E9F92D58FFF6FE003F03F18071CF801FC003003E3DEF426279D831670D4B03FFC000007FFF07AAFFFEE7038FA1B379E94ADEC42FB7587FC6F8017F03F08271CF801FC0000000FC75B23E78F8E30EE56C1FFFFC0001FFFE039A7FCCE4338D97C7D523389C0E0F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "D528EFC6701FFE00F38271CB801FF800E007FC33E316751CE38E35263FFFFE000FFFFF03D27F0359C5078F7EC3CF89B2C150429CCFC6C07FFE0FFF863109801FF007E60F7FCDEAC63A78E29D95B17FFFFFC01FFFFFFFD77E02C14567F7234F672133E55027FD9E44440FF83FFFC01008003FFC041F81FFE74A0609F9C29BDA477FFFFFF03FFFFFFFD53C17617D1878B1C298DB568CEE05BFBE47803FC0071FE01008003FFE047F85FC606A220FFCE284699EFFFFFFFCFFFFFFFFD51865FEBD6C675DB113374B0E7FC7607F9900FF80FF01F0000E001DF8006F8FE3DC49E211D8C68B327CFFFFFFFFFFFFFFFFCD18B1403642422DBBC2B74FFFFF939CEC3C03FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "F01FE030000741F80000008FE78453F28393C69CCCF0FFFFFFFFFFFFFFFFC999C87759AD3D4C22F440C880D72751A07C03FFE01FF0200000FFF8007C0007FF1D93F22B68C6B78CF0FFFFFFFFFFFFFFFFE9BB927971D67F4A7D327CD03C63C90027DC01E3E01FEFE00000FFF30FFFFE23FFDDD01223DCC6B118F0FFFFFFFFFFFFFFFFE16885DE4575638F22FD6391FDF2262307F803FF601FFFF0000CFFE33FE83F01FFBD48135BE9C6B98CFFFFFFFFFFFFFFFFFFF6EE9B0686D54092F8A1453FFFE7CF0FC3BC00FEF00FFFFC000FFF83FF07C1F27E27483192FFC693E67FFFFFFFFFC1FFFFFFFBC77A29239E40489E4EE27FF0CFC97E03F803FF800FDFFF003F";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "FF07F0F8E33EC073D867FFFBCCD3993FFFFFFFFC007FFFFFFDD898834992E826C859307F8088507F00F01FFEFC063FFFC8BC7E0FC1CB13004EAF186F7F9ECC8B869FFFFFFFFC007FFFFFF7A56CC77E1A8007314633FE01406FFF80E03F3FFF007FFFFEBD781E0374B3F0C86D486F3F9B9DAD8347FFFFFFF8007FFFFFF1BEC53DAC9D00E2AC1CEBFC82A05FFFF0D83F00FF8060FFFFFC401E05B3C7F22AF1982FFD711DA6CD60FFFFFFF80007FFFFFDBE87C6BB5D80F1FF6BC1EBC1F0203FE0E07FC0FFC06813FFFFC03E149BD6009E30F04FB0471DB36EB0FFFFFFF80001FFFFCB3CD971BEE5CE79D6931727C0E0A0F003E7FFFFE7E81C007FFFC07CE99EC091";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "558E909FD8821DB1A710FFFFFFFC0001FFFFF84ACD7D37344E7EFD429F8E01BC6E187FC03F07F03E10407FBC001897F54EFF95B907BC7FA2199CD758FFFFFFE0009FFFFFC243122F91AC4FFDA295BFBBC3A45F0E7F801FFFF1BE00607FF800114BF4CE03C70487BFC40C599E4B5EFFFFFFFE37FFFFFFE59AB16CA9C99E60EE387F79C748D7C810020F3F841FE0F07FF80073FD653EACD771B93E9807998F2B8FFFFFFFFF7FFFFFFEE9963F1F6E49991509101E7F8E6CE5E60DFF03F80F23F3FE7FC000E6D803EC5F94773C153CC0F983B9A7FFFFFFCDDFFFFFFFECBA424651A907E708BE54FF1D83A1BC84FD03FC1CC7CFC67C0021ED9B0DD037CCB83E3305F5";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "01C1D527FFFFFFF25FFFFFFC51A5414BDE686F4B073C1BFFFE0DA5119D7C17F879809006200001A4136CA11709F73B0731F2E3E0D423FFFFFFC63FFFFFFE9C7ED6587FB791839BFE31FF781DC03C7F4E1FF8C63E688E2000030A2E6A69BAA66C4745018C4DF84C60FFFFFF540C37FFFF453EB7CCD2C47C7F349E39FFD6204473FC3F07F18638FF070000030E34EEA9DBB4D9D2ADFA4E1FFC6A70FFFFFF004013FFFFA33E2F9793319C077523D3FF7F9F00F0FB3F00E31E19C38F800003FEEE67AA11CCEFD24239C9F6FE6A7FFFFFFD11AF63FFF0F100269ADB6F060683C3C4FCF86030FE1C70000E52F4C0E783C01EE33203873CA747ED0C506130FE2B7CFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "9F67B916BFD1D690CBCF0D4CD30981A1C9CDCF801073D600601C4D48EF2BBFC01D985BDDB290417B28FEF310723E6A078FE7EE6C0BEDBFC7C9B8AC989B614C9B61E7DF9D1F030030B0387C094807DD53FF800C2308FB7B8FE6409BFF6D50D03E4A7107FFD7BC21ACA3118C6D9C7DC978A44B838F9FFE3FB3C03071FC71E503378557FFE01D7E6A2FCC19CEE7A3FF9663E07CD59907EFB1BFFEFB77BEA5AFDBBB45A5E5FA8F0F97FD3F98F8188BFE608F2EBCAFD3FFE03957CCCD9E57EE805FFFE53DA071AAD90FF452CE00218928F10D5FCF3386DDF0000FBEFCD1003E7963F8641A968335139E5879E5C23CDC74CCDB1FFFFAC9A446CA581FEAFC707FFFA3EE";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "F02A210FB958FEE9239E07C703197FFF0000000001ADC3F001FF800ED9E01F0C787C7FCEC30C5B6D59400E05C332F9F003F0000BC60901CA38E7E0C00F8E03187FFC0000000001B5C7E00007800E48E0007187F87EEA6EC8D661F6A05F8C824597F0023E001117F87638A4F7D0003F1E071C7FF00000000000D4C7C00000001E647001CF1F64198EC85F5CCF3C4B8274CA1277C8001F8035E1E3FF3C918E14307E1C0E1E7FE00000000000D4CF800000003E663803327E42250C1CE3F6B9ABAB035E1B7A0F00001FFFF381C3C0013454F689FC380E1EFFF80000000000D6C7800000007C67383E82FE206422B7ACE8EF340C92AA4355B80000087C0283830FEA";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "F32CC639F8701C3FFFFE0000000000D24700000000F86738E187C15BDCDEBAF06BD97A34A7CD1238700000FC300303067FC3D3C79C7BF070383FFFFF00000000004B6700000001F1CE719E1F0098A69A08A5E8E35C7B30529B3E670FF9FD0E06227C7FBE6CDB1CAFE0E070FFFFFF80000000006DA700000003C398E6707C0079F59903CDCEC81187DD929E3B8FFFFFFF0F3E6E787FBFF50731FFC0E0E3FFFFFF800000000036A7800000078E3189F7F42829A946CFE107C77FBEAF4A5E1E0C1000E70E1E7E78FFFFFE87CFDD81C19FFCFFFFC0000000001B578000001F1CC6620FE3E62DB3EB9E040000D66480E6DB20DC000003083E1B38FFFFFEC59EF801C3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "2000FFFFC0000000000D538000003E3999DE1E618684CBB9AF5D23FFA1E8C7CEF8C5F8610003207EA1387FDFFCFCFB0C03C2DFFFFFFFE00000000786D3800000FC6766133F339DD7D40088FE3BE2E00FBC07399E8071C003F07D80980003FA9DF03E03875E00FFFFFE0000001FE2ABC00007F1CC9B257F1A40ED04FE5FEC3F800FF9F39B8D188051F003F87D80D8019106BA8F63078CDC7CFFFFFFFF0001FFF129C0001FE31B66144F9525C9DB4873A0F807FE1E29008379C000F803F8CF17E8D7CEDFD1FBA0071BDEFCFFFFFFFFE007FFF969F0003F86651E1821B7A1E4C9B0170FF00FFC01A71F335800007809180303EAFF023BA189DA0715D278FFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "FC0FFFFD6CF83FFE1C5AF2BEE83CCFF269B9CA0FF80FECE6AE3F7F6000023809F8117BE07E0EFDF2C7540F70D323FFFFFFFFFF7FFFFCD4FFFFFC3CABED8BAB0EBE47D912BE3F993C4CFF6C61E30000FFFF807FF8EDFF072280B750E80FEB1E73FFFFFFFFFFFFFFFCD47FFFF07946A554ED4276711E44A07F81FC00FF9E40C10008B0007E000CCF80C67721AB01BA0FEDE4DCFFFFFFFFFFFFFFFC947FFFE0E5EE70AE5F9A28E1341D1F7F81FE79FF0364C0703F7FFF9FFFF94EA8E0E35671FC7C1FC21F39FFFFFFFFFF0FFFFEB63FFF83E8FE0D638DF1BE6399A1F5BF01F811FF40671DFFC88003C4E0BC73D980C28211FDDC1FDDD183FFFFFF800001FFFEA21F";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \u1|tft_rgb[6]~36 (
// Equation(s):
// \u1|tft_rgb[6]~36_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  & 
// ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[6]~36 .extended_lut = "off";
defparam \u1|tft_rgb[6]~36 .lut_mask = 64'h0F3300550F33FF55;
defparam \u1|tft_rgb[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \u1|tft_rgb[6]~37 (
// Equation(s):
// \u1|tft_rgb[6]~37_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[6]~37 .extended_lut = "off";
defparam \u1|tft_rgb[6]~37 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \u1|tft_rgb[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N54
cyclonev_lcell_comb \u1|tft_rgb[6]~40 (
// Equation(s):
// \u1|tft_rgb[6]~40_combout  = ( \u1|tft_rgb[6]~37_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u1|tft_rgb[6]~36_combout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( 
// !\u1|tft_rgb[6]~37_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \u1|tft_rgb[6]~36_combout ) ) ) ) # ( \u1|tft_rgb[6]~37_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[6]~38_combout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u1|tft_rgb[6]~39_combout ))) ) ) ) # ( !\u1|tft_rgb[6]~37_combout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[6]~38_combout 
// )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[6]~39_combout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u1|tft_rgb[6]~38_combout ),
	.datac(!\u1|tft_rgb[6]~39_combout ),
	.datad(!\u1|tft_rgb[6]~36_combout ),
	.datae(!\u1|tft_rgb[6]~37_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[6]~40 .extended_lut = "off";
defparam \u1|tft_rgb[6]~40 .lut_mask = 64'h2727272700AA55FF;
defparam \u1|tft_rgb[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \u1|tft_rgb[6]~41 (
// Equation(s):
// \u1|tft_rgb[6]~41_combout  = ( \u0|rom_valid~q  & ( (\u1|tft_req~1_combout  & (\u1|tft_req~2_combout  & \u1|tft_rgb[6]~40_combout )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u1|tft_req~2_combout ),
	.datac(!\u1|tft_rgb[6]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rom_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[6]~41 .extended_lut = "off";
defparam \u1|tft_rgb[6]~41 .lut_mask = 64'h0000000001010101;
defparam \u1|tft_rgb[6]~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "17A38EB077FE5000000FFFF847FF83C1E7FF0FB861339B4FFFFFFF40A405BC079C79FFFFFE483F9C6C7000772D800003F7B2939FDD1DFEBF6008003FDFF807FF3803F3FF3806E677774FFFFFFF81D602BF0067E3FFFFFE643FA333C000E2030000007C8063AFD87005E36408303FF4FE43FC3F81F1FF983F8C6CAB4BFFFFFF00D480BFC6398FFFFFFE267F98CE0700781E0000000EA81CFF4078C8E3A419C01FC0FCF7E00FC0F3FE387018D04DC3F7FFFD60798E1FF5B03FFFFFFF657E0E383F0DC060003FE0037006C6557189871C5F800F807C7FF003E063F031CC7C7828C1C3FFFDFC5E248E0245FFFFFFFF785021C1FF0E83000FFFFF81583ECBEF3FCB18";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "3A1C000301FCFFFC01E023F8F09FF81057404FFFFCFE00C0C7E70FFFFFFFFF50B39E07FF1E8407FFFFFFF1B4AC7ADE784E022610000003E5FFFFF06007FCE37FB8001FC01E3FFF01FFFFC060DFFFFFFFFF409D803FFF1E8C1FFFFFFFFBB960B80DF0107E24A01C000789FFFFF00007DCD81FE02BC480001FFFF800001F9FFFFFFFFFFF712021FFFF1CF43FFFFFFFFB3CE6D022A13C7BA600F8000701FFFFFC0003F99F7E6C3FCAA0000FFFF80000FC7FFFFFFFFFFF41007FFFFF3F4CFFFFFFFFF4DCC6C9337038F20E00E0000761FFFFFC0003E28F1CFC6794C0000F3FF00003F0FFFFFFFFFFFEB1307FFFFF3BC4FFFFFFFFE3DE47E876C0C00E550300002CA0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "FFFEFE00000B7F57F87D27C1000E03C1C6FFC1FFFBFFFFFFFD46207FFFFC3CFCFFFFFFFFEC1C09567DC06F861D0000007944FC03FF080012D08F70FE6DD9000C0001FFFFC3FFC01E0FFFFCEB007FFFF072C4FFFFFFFFC0981816B13047229900180073403FF7CC060009F19F05BECDF100180001FFFF83F4003007FFFAF9003FFFC17DD4FFFFFFFFC9DC1195F3A0EE62B700000072504FFFFFA70F1B07E4197F07E200000001FFFF01E0060701C7F53F883FFF87FFACED9F7FFF99FE6BD9FFBE6E6212000000E2BFCFFFFE0F3FFD13EE7B3F01E01FFC0000FFFE00001C0F80003497383FFF0CFF92599C7FFFE1F9FF5BFEB4AEC30C000000D5BFFFF07C71FFFA";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "4E2FF53E19C07FFF8001FFF800002037C1807AD7301FDE187FF97580FFFFC5E5D027DC5CCC8674000001B7BFFFC0004EF93F64CBAA782B80403F801FFFF00000787C71FC70D1081E00313FE18AC1FF10CC7180213EBA6002E8000007677FF000012F0AE08D8786FAEF8127B3F000FFFF7000397FF9FF3D88FC0E00730FFD42FBF3FA1C6B8227DDBCCF055000000EC17FFD0007256121EF8F1CB2D98B202AFC000CFFC0000EBFE71C9CA5D81C007307DD32BCD872080F03679EBE100F70100039667FFFF07EDC74497F983CEDFF8F298A7F00003FC0000CFFE0049CAB901E00F303FF1174A847181F006B637C023F50100070023C7FC1C8B0E067EC32FD914B8F";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "7FFFFFFFFFFFF0A02806D7C2670783FFFFFFFFE00000000000000000000651FFFE218E9607087E67613FEE200000000000001FFFFFFFFFFFF82288145B80298FC3FFFFFFFFE60000000000000000000E90FFFE23FBF60FC8F19B74FFC80810000000000003FFFFFFFFFFFE6F881AFB01D90EF3FFFFFFFFC700000000000000000006D8FFFC03FE370FDFF0ED7BFE040000000000000000FFFFFFFFFFFFFF8040BF03DC7E11FFFFFFFFCF00000000000000000005587FFC01FFC01E7F806A79E40400000000000000003FFFFFFFFFFFFFF42397239C7E687FFFFFFFCF00000000000000000005283FF800FF807F3B006423000100000000000000001FFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFCC00D70B8CFCD4FFFFFFFF8C00000000000000000000AC7FFFE01F803F9F0073210000000000000000000003FFFFFFFFFFEEFC3D960FDC60B4FFFFFFFF9D000000000000000000166C7DFBC0FFC0645F0072A000000000000000000000007FFFFFFF06EA7E6A8A0BCC00B4FFFFFFFF990000000000000000002CCC41FF80FF8CE6D8003120000800000000000000000001FFFFF800004274EA034C01B4FFFFFFFF180000000000000000007F480FFFC0FFD9EC380039A02000000000000000000000003FFFE0000002F4EB073C0194FFFFFFFE380000000000000000017F6819A3C07F9FFFF800092000000000000000000000000007FF80000000E40A07";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "3E01DDFFFFFFFC30000000000000000002FC6C000FC00F1FEFC0000C60020100000000000000000000001C0000000011122F3E0149FFFFFFF87000000000000000000788CC000FC01D0FFFC0000FE002100000000000000000000000000000000018123E3E0149FFFFFFF0F000000000000000000821980003C00507FF80000960048B00000000000000000000000000000307F1163E3E0149FFFFFFE0F000000000000000001C7E980003C0001FFF80001EE01F81870000000000000000000000000002E3F9123C3C0169FFFFFF81F1000000000000000028F070000FC3001F1F800036F01FD41FE0000000FFC0000000000000000DE773147E3C0168FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "03F3000000000000000050C08001C782003F01E0000A110CF7FFFFE7FF07FFFFC00000000038000DE7E114DE3C0368FFFFFC07E70000000000000000F1CF8003FF000037003000B60007FFFFFFFFFFFFFFFFFEF0000003FE003FF7F0D47C3C036C7FFFF01FCE0000000000000000731F8003FF8080170000003E00F7FFFFFFFFFFFFFFFFFFFF8000FFFF007FFFF874FC3C036C1FFF807FFC0000000000000000F27C0001FF00702F800001BE027FFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFE3F2757C3C032C00000181FC0000000000000001F6E00007FC0000390000045807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFE760D47C38032C00000001F900000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "39832FFFE00FE00003F81CFD3EE1683F01F101FFFE5DFC41F81F804333DE60FD900000C87FA0000E7871D78FF8E5F324F30F33C073FFF803E00003E1E379DF0CAE7F83E100FFFCF11F8DFCDF70433CDE00FCE00001987EA0000DDA77B11BE9CBE749E50F22004A3FFFE3F0000FCDFE2CCF716FFFC3E1007FC0000FEFFE1FFE5281FC31E6600002007E1806F98EEE8F17D763E757B9CF040009CFF3E07E007FBFC7EE5F180FFFC1C1003FFF801FFFC61FFE4B853C01E0E00004003E1E3FF17F381E0486CFFA9D81C320000FEF11F00FE7FE087F084E0603FFE1C1000FFF1804ADC19FFFE998480381C00008003E03F706BF50AF975EBFEC3B9C4740002DFD71F8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "07FFFE78018E953827FFF0C30003FC1F80FF61FFFFEA9113E784E0000FDB3F183E290EEBC7069C7EFC9F1CC781EFFFF938FC07FFF87834E21D296FFFF8C30000FC0F813F41FFFF04DE0F0D6FB8000F0FDE1FFCBA1A37AC5DED55DA7E3BE601F03FF8283F83FFF0FFB7610D0E97FFFC63000000800FDF8DDFFF1C9A3C197FF00061C7FC1F0D168B757FF1DE7AE0B810B0BFC03CBFA87F00FFC1F4FFFD86A2C3FFFC6300000000003FFDCFFC7916703EC6800183F1FE3F8BD71878F64B8EF3F1141ADC60000300047FF07FC3FFFFAD94DB43FFFE7100000000003FFF5EF8E13B03E42100FE30F9FFF70B5464CFEB43DC27F83235D2F8001980067FE06F03F07FFC";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "113687FFFE3800000000001FFFE03F022203E1150700FEFEFBF61A84058B792FFF8FF089BA09600A07861A83E048003E1F61B67347FFFF1C00000000005FFFFFFFE73847C75BFFF1FBFFFFF73A85AD707629A713F98F9CE7000A97920677C00019801F313B04C7FFFF8F0000000000FFFFE403F3F41C72F7BE07F9FC61E3F3DB5D9D08074617F819B6D80084DE1804E0E00039B00E28DA8043FFFF870000000000F1FFA001696BF13A8E7E01F87C03E33C4595337C17818FFC30F2C000100F8000BE701FFF108014F6B581FFFFC3000000000000650000DBC00DFC27E5820C380FE71F223A379076813BFC0202000000DF00807A737063680059D6F401FFFFE0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000030000198FFB4C6200C03003F0FE63EE4741738FD215EF80290000004DF81C0623F92ACA6007D9039E1FFFFF0000000000000000003867951EA73FE01E03F1FFD46653326C9E9606FF9078000001E04884071B8333D84387DC82171FFFFFC000000000000000000E0873506BACC008C1FFFFF4ECAAE3D84E0F81F7F1D01800000401000F0AE72618DB2192C3E0BFFFFFF0000000000000000007163A12CB380404E03FFFED51EDEB40FE5B81E78B98001080078C100770F23CD41A702C8D303FFFFFF000000000000000000000202E36198F01601FFFCA5DBAE2E4D6CAC0786738000000E5D88001EB1227278CE1C14F328FFFFFF000000000000";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000020A7880797F0F007FF919DE9CA2CFECC6471800000000000D90001F7040BDFF019C2D1FCBFFFFFF00000000000000000000055BE7039C3E03F03FD851E3FFC38D2CC02700003CB000000CC0001CF1176C73F7FC349E1FFFFFFF0000000000000000000001801E3FFC3F00E03FF5AC9B3F439479D0CEE0007C0000007840001C0843EDF8503B0A0FFBFFFFFF00000000000000000000105EE07FFE0F0203FFF6621257274C39F78C048BFE0000003840000E8FC79FFB10B8F40FFCFFFFFF00000000000000000000016F83F9FF0380017FFA8714A48219BADF00DFC066200000000000079C1B88D6DEBE491FFE7FFFFF00000000000000000000021E";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "67F1FE03FC3FFF3EEBB401BC237D8C00FF49E7FFEBF00000000F0007B2A0AE01F19FFD7FFFFF000000000000000000000461FFF3FE01AC1FE6153BACB1622D5F8077FF9DFFFFFFFFC0000003840FBB52681317EFFE3FFFFF000000000000000000003CC3FFE3FF38C6085D58DD2578907B3C01FFFF9FFFFFFFFFE0000013CB039E43488EFADE031FFFFF000000000000000000009CCFFFE3FFFCFF07FC672467B5B8F3B887FFFFFFFFFFFFFFF0000003FC84011BCFBEF550016FFFFF000000000000000000005B9FFFE3FB7401807FBACEE34D903F622FDF9FFFFFFFFFFFF8020000FAA1CC770CB31FE300D7FFFF00000000000000000001630FFFC3C9F401FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "FF4CD3E39C803E49FFFF9FFFFFFFFFFFFE0000007B01FF79E41E308330EFFFFE00000000000000000002E21FFF8F94F400706DD0577BBD40001FCFFFD7FFFFFFFFFFFE0000003A037FD9B15CA39C6CE7FFF80000000000000000000D723FFF0BB8420E8C2C8F379DBD70018F8D8CC7FFFFFFFFFFFE00000035340FDF1C180FDD5A27FFF10000000000000000001C523FFFF09E104005F34EB98DFC3013EA800007FFFFFFFFFFFE0004003E1DF3FED13D8BDE2003FFF3000000000000000000002C7FFFE0CD05A4016DB0DD8E8FC79FF6018003FFFFFFFFFFFE0000001C6E8D0C4FB3CFDFF861FFF3000000000000000000025C7FFFCCCC20668329403196037F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "EF30000001FFFFFFFFFFFE0044001809140814C3D7EFF93EFFE30000000000000000000E58FFFFCCCC6EC26221BECDE683FFFF30000000FFFFFFFFFFFC000400380189F071C387FFFF0FFFE300000000000000000000A8FFFF9CDEEE480800C555EF97FFEFB0000000FFFFFFFFFFFC00042038061DF474ABCFFFFFFFFFE300000000000000000002A87FFF9C95EE0C1C0B2C63BFFFCFF0F0000000FFFFFFFFFFFC000420080CF580E7A607FFFFFFFFE000000000000000000004387FFF9989FAC33D021AEBBFF7D7F1F000000001FFFFFFFFFE07912008099582E7879FFFFFFFFFE00000000000000000000DB1FFFF318FFAD81A8DDF6F3FEF2EE19000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N42
cyclonev_lcell_comb \u1|tft_rgb[7]~45 (
// Equation(s):
// \u1|tft_rgb[7]~45_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[7]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[7]~45 .extended_lut = "off";
defparam \u1|tft_rgb[7]~45 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \u1|tft_rgb[7]~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N36
cyclonev_lcell_comb \u1|tft_rgb[7]~43 (
// Equation(s):
// \u1|tft_rgb[7]~43_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[7]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[7]~43 .extended_lut = "off";
defparam \u1|tft_rgb[7]~43 .lut_mask = 64'h505F0303505FF3F3;
defparam \u1|tft_rgb[7]~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFC00000000000007F0A9FFFFFFFFFFF00F57ABFFFFFFFFFC00000000000005F3FA07E43FF00000000000000001FFFFFFFFFFFC0000000000001FC129FFFFFFFFFFF01F57ABFFFFFFFFF80000000000002139FCA1391FFFFE00000000000003FFFFFFFFFFF8000000000003FF0351FFFFFFFFFFE01F57ABFFFFFFFFF80000000000001100DF7E291FFFFFE001F000000007FFFFFFFFFFF800000000007FFE0ED3FFFFFFFFFFE01F57ABCFFFFFFFFC001FFC0000003C307F21300FFFFFFFFFFFC00000FFFFFFFFFFFFC00000000FFFFFF07DA3FFFFFFFFFFE01F57ABCFFFFFFFFE003FFF80000001FCFFDD10C7FFFFFFFFFFFFFE7FFFFFFFFFFFFF000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00003FFFFFC03E367FFFFFFFFFFC01F57ABCFFFFFFFFF007FFFFFFC005BDD64A1E561FFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFE007E0CCFFFFFFFFFFFC00F57EBCFFFFFFFFF80FFFFFFFC00A3857FB6823003FFFFFFFFFFFFFFFFFF87FFFF0001FFFFFFE0007FC1F18FFFFFFFFFFFC00F57CBCFFFFFFFFFFFFFFFFFFC00E7E341DEF3CE000000001FFFFFFFFFE0000000001FFFFFC003FF80FC0F1FFFFFFFFFFFC00F56CBCFFFFFFFFFFFFFFFFFFC009CCB7E8A7221FFF000000000000000000000003FFE00001FF801FE07FC3FFFFFFFFFFFC00F56CBCFFFFFFFFFFFFFFFFFFE00E0C2BF7BF2CF003FFFFFFFFF00000007FFFFFFFC0003FFE01FF803F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "E00FFFFFFFFFFFF800F56C9CFFFFFFFFFFFFFFFFFFF00D0265D87F3301FF800000001FFFFFFFFEFF80003FFE000FF800FFF0003FFFFFFFFFFFF800F56C9C7FFFFFFFFFFFFFFFFFF0033E709E5F1C7FC0000007FFFC00000007FFFFFF001FFFC00FFFE00003FFFFFFFFFFFFF000756D9C3FFFFFFFFFFFFFFFFFF80FBE9F78BF87800FFFFFFFF00000FFFF8000000FFF0000FFFE000001FFFFFFFFFFFFFFE000756D9C1FFFFFFFFFFFFFFFFFF818BF8D3D7FC1FFC000000001FFFFFFFFFFFFFF0001FFFFF80000007FFFFFFFFFFFFFFFC000756D9C1FFFFFFFFFFFFFFFFFF8199FE50D7FE03FFFFFFFFFF000000000000001FFFFFE000000007FFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FF8000716D981FFFFFFFFFFFFFFFFFFC1BCEA1047FF0001FFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFE0000716D981FFFFFFFFFFFFFFFFFFC08ECA00C7FF8000007007FFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFC0000336D981FFFFFFFFFFFFFFFFFFE0D730A0D7FFC000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE00000336D983FFFFFFFFFFFFFFFFFFE05940E9F1FFC00000000000000000000000000000001F01FFFFFFFFFFFFFFFFFFFC0000000327DB87FFFFFFFFFFFFFFFFFFF06A409179FFE00000000000000000000000000000003F81FFFFFFFFFFFFFFFFFFF8000000032BDB8";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000003F58007FFFF81003C0000077803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFEFF0A4FC3803AC00000000F9000000000000000BE500FFFFFE03C0380000007E7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC4E4FC3803A800000070F300000000000000133A3FFFFFFFC7C070000039FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC6E1FC3802A800000FF8F30000000000000024323FFFFFFFE7F070000047D27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC3E1FC3802AC0000FFFCF30000000000000018F4FFFFFFFE0FF07000007BC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC049FC3802AC0007FFFCF30000000000000030E4FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFF01FF0E000008307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE801FC38028800FFFFFCF300000000000000E264FFFFFF003FF9E00001BA7FFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFE02FFC3C06D83FFFFFFCF300000000000001C1E4FF7FFF003FFFC000066E6FFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFF802FFC3C06D1FFFFFFFCF3000000000000018FF4F807F0003DFFC000093E4FFF00000000003EFFFFFFFFFFFFFFFFFFFFFFFF804FFC3C0653FFFFFFFCF3000000000000013FE4E00000007FFFC0001E667FE000000000000007FFFFFFFFFFFFFFFFFFFFFF004FFC3C0673FFFFFFFCF300000000000002FFE660000000FFFFC0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "0030E7FF8000000000000000FFFFFFFFFFFFFFFFFFFFFE004FFC3C0563FFFFFFFCF300000000000004BBCF60000003FF1F00006BC7FE00000000000000007FFFFFCFFFFFFFFFFFFFFE00CFF83C0D27FFFFFFFCF30000000000001139E360000003FE000000A797F000000000000000003FFFF801FFFFFFFFFFFFF000CFF83C0D27FFFFFFFC730000000000002403C12000003FFF0000005E0FD000000000000000001FFFE0007FFFFFFFFFFFE000CFF83C0DA7FFFFFFFC630000000000001BE403A00007FFFF000001064FC000000000000000000070000007FFFFFFFFFF8000CFF8780DA7FFFE3FFE63000000000000883003B0000FFFF8000003863F800000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "0000000000000000000007FFFFFFFFFE0000DFF8780DA7FFF807FE63000000000000B08CCB18003FFFF000000C62C00000000000000000000000000003FFFFFFFFF80000DFF8780CAFFFF0E3FE7100000000000047E7FC2400FFFFC000001347880000000000000000000000000001FFFFFFFFF00000DFF8780CEFFFE3F9FE710000000000028FB0022A03FFFF8000002DFF980000000000000000000000000000FFFFFFFFF00000DFF8781ACFFFE60CFE710000000000073E1FFFE507FFFB00000063F64000000000000000000000000000007FFFFFFFF00000DFF8701A4FFFE4F67E7100000000000E7800FF4907FFE000000119F40000007FC03FF8000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "0000FFFE3C00000000021194190DFE00000000000FFFFFFFFFFFFFFFF000000000000001C000B3E1E3B4FFFFFFE91E070000000FFFF9800000000018F4C67A5FFE000000000007F07FFFFFFFFFFFF870000000000001C001B1E1F754FFFFFFE93F00000000007FF9800000000018FACFE5BB7C000000000000003FFFFFFFFFFFFC78000000000001C001B1E1FF5DFFFFFFED3F8000000000FFFB000000000002FB4A96BBF8000000000000003FFFFFFFFFFFFC7C0000000000000001A1E1FF49FFFFFFED3F8300000000782A0000000000001E0AFB21F8000000000000001FFFFFFFFFFFFCFC000000000000000120E1FE29FFFFFFE53DC7000000005BFC0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "000000083C0F4A61F8000000000000001FFFFFFFFFFFFCFC000000000000000160F1FEA9FFFFFFE578630000000019C000000000000039EE6E41F8000000000000000FFFFFFFFFFFFCFE000000000000000360F0FC93FFFFFFE5783300000000000000000000000811F19252F8000000000000000FFFFFFFFFFFFC7E000000000000000340787153FFFFFFE5781900000000000000000000000C03F8A10BF8000000000000000FFFFFFFFFFFFC3E0000000000000003407806B3FFFFFFE579C80000000000000000000000002FFC3C3770000000000000000FFFFFFFFFFFFC0600000000000000064C3E1DA7FFFFFFE57BE400007FC2000000000000000403FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "73AFF0000000000000000FFFFFFFFFFFFC0200000000000000069F0FF24FFFFFFFE57B320001FFF6000000000000000224F70467F0000000000000000FFFFFFFFFFFFC00000000000000000CBFC01C8FFFFFF7E57A190007FFFC8000000000000002707EBE6FF00000000000000007FFFFFFFFFFFC00000000000000001D60FFE31FFFFFE3E57A64001FFFFE4000000000000001785DFF6FE00000000000000003FFFFFFFFFFFE0200000000000000394E001C7FFFFFC1E57AF2187FFFFF00000000000000003FB5FD6FE00000000000000001FFFFFFFFFFFF83000000000000007A9FFFF0FFFFFFC1F57AF97FFFFFFF0000000000000003B36FE5CFE0000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "0000000001FFFFFFFFFFFFC300000000000000F2B03F03FFFFFF81F57A8CFFFFFFFFC00000000000000D03CD5F8FF00000000000000000FFFFFFFFFFFFE380000000000001F560000FFFFFFF80F57A87FFFFFFFFE8000000000000EEF798B72FF000000000000000007FFFFFFFFFFFE100000000000007E54000FFFFFFFF80F57A81FFFFFFFFE8000000200020CDC18F1A8FF000000000000000003FFFFFFFFFFFE00000000000000FE547FFFFFFFFFF80F57A9CFFFFFFFFE0000000000000804E823A0FF000000000000000001FFFFFFFFFFFE00000000000003FCACFFFFFFFFFFF80F57A9FFFFFFFFFE0000000000000A0BF42E34FFC00000000000000001F";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000003FFFFFFFF00000DFF8701A4FFFE4FB3E7900000000001DE0000F3027FFE0000008B9E0000007FFFFFFFFFF8000000000000001FFFFFFF00000DFF8F01B4FFFE4CD9E7900000000003BC0003EBC89FFC000006860600003FFFFFFFFFFFFC000000000000000FFFFFFF00000DFF8F03B4FFFE4C6C4790000000000AF80003EF65AFF800000C5E00103FFFFFFFFFFFFFFE000000000000000FFFFFFF00000DFF8F0395FFFF6C3607900000000005800003EEE251FE0000767E0199FFFFFFFFFFFFFFFF000000000000000FFFFFFF00000DFF8F031DFFFF241B07900000000413800006ECBE58FE0000429C2FFBFFFFFFFFFFFFFFFF800000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFF00000DFF0F0759FFFFB6098790000000086780000D7C3DDB7C0001AF9C6FFFFFFFFFFFFFFFFFFFC00000000000000FFFFEFF00000DFF0F0749FFFF9204C7C000000030CE00000F8F7BB18F000F30B877FFFFFFFFFFFFFFFFFFFE00000000000007FFFC7F80000DFF0F0749FFFFDB0267C000000030B8130019800180B783F91C987FFFFFFFFFFFFFFFFFFFFFE0000000000003F0FC1F80000DFF0F0769FFFFCD013FC000000061307FC00B78034229FF8B4239FFFFFFFFFFFFFFFFFFFFFFF8000000000000006C0F80000DFF0F0E29FFFFE4989FC0000000E7E0FFC07F00036E0612C0BF3BFFFFFFFFFFFFFFFFFFFFFFFF800000000000000C0F80000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "DFF0E0EABFFFFF2CCCFE00000000FC3FF00D70000F080E5F86F1BFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000700000DFF1E0EB3FFFFF34E67E0000000078FFF020B000082C70E2C4F1BFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000DFF1E0E93FFFFF96730E00000001A1FFE055A00000847871449A3FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000DFF1E0ED3FFFFFDA798600000000C3FFE17BC000002038716E38FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000DFF1C0C57FFFFFCA7CC30000000083FFE22E00000000F879E3FCFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000DFE1C0D57FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFCB3E610000000187FFC020000000307F39F8FEFFFFFC3FFFFFFFFFFFFFFFFFFFFF00000000000000000000DFE1C0D27FFFFFEB3F300000000187FF80C0000000217F38FEB3FFFE000FFFF3FFFFFFFFFFFFFFFF800000000000000000009FE1E0DA7FFFFFEB3F9E000000031FFF8B000000005071187F21FFF00003FFC1FFFFFFFFFFFFFFFF800000000000000000009FE1E1AA7FFFFFE93FE7000000063FFF88000000000431107E63BFC00001FF80FFFFFFFFFFFFFFFFC000000000000000C000BFE1E1AEFFFFFFE91C70000000003FFE24000000001439B61AA1FF80000000003FFFFFFFFFFFFFFFE000000000000001C000BBE1E1A4FFFFFFE91E1F0000";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N6
cyclonev_lcell_comb \u1|tft_rgb[7]~44 (
// Equation(s):
// \u1|tft_rgb[7]~44_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) ) ) ) 
// # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[7]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[7]~44 .extended_lut = "off";
defparam \u1|tft_rgb[7]~44 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \u1|tft_rgb[7]~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000FC7FFFFE3C00001FFFE0338E3E7FFFFFC01FE007F80000000000000000007B07FCFFFF23FE001FF01FBE27FFFF01FFF00001F8FFFFFF1C00007FFF8039863E3FFFFE007F001FC000000000000000803066BF1F7FC01C73C007F81FB387FFFF03FFE00003F0FFFFFF1C0000FFFE0018071F1FFFFC03FC00FF0000000000000009D3304DE0E2803C01B27F03FC1FE611FFFE03FF80000FE1FFFFFF0E0001FFFC001C03870FFFF00FF007E00000FDC800001F00B7376387C0080C019F1FC07C1FF180FFFE07FF10007FC1FFFFFF8E0007FFF8000E038387FF803FC0FF80001";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "FF9C080400D08C200597C1FFFCC0178FFE03C1FD821FFFC0FFE7FFFFF83FFFFFFC603FFFFF0000701E0C3FE00FE03F80000FC0003FFFF00020085C7E01FC7E5FE5C79FE0F0BC003FFF81FFCCFFFFF07FFFFFFC707FFFFE0000701F0E0F807F80FC0001FE0807FFFFFD03FFF361E07FC0074B553E7C60387E003FFF01FFC9FFFFC07FFFFFFC707FFFFC0000380F070001FE03F00007F8003FFFFE047E2B0A8782FF000301613F88780E7E003FFF03FBDBFFFF01FFFFFFFE30FFFFF800003C07878007F01F800C3F80017FC7CC38088133FC07FE0000A0200F9740623F003FFE07F1DBFFF001FFFFFFFE30FFFFE000001C0003E01FC07F007CF80B15FA402DE710";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "5F06781FE03FF8C6250F14FC3F3E307FFC07E1D97E0003FFFFFFFE30FFFFC000001E0007F0FF01F80FFFC20D1F419FEA0F1F907E78FF807FFC73AD8F607F839E007FF807E1CD000007FFFFFFFF307FFF0000001E0007FFFC0FE02FDE03CFD03831E70FAB9A6F40FF807FFF258240FFF3A15F03FFF00FC1CC00001FFFFFFFFF387FFE0000000E101F7FE07F007FFC4FF0C7CDE857F7E188BD61FE007FFF19D381D0DFF8DFA3FFC01FC3C600003FFFFFFFFF187FF80000000F1FFC1F80F80FFEB1FF1F1F2DF8F271F3809F71F8007FFF90DA3E608FFDE705FF801F83C380007FFFFFFFFF987FF80000000F1FE00003E07FFFC1C2F36C66E04073F3009E77F0003F";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "FFF80B01A06F923F7B83FB01EB007FF90000003FFFFC007FFF80000FD03FC307D987FE48FFE9403E000003FFFFFF0001D8FFFFF0399F58F77B9F6F83F8D86B843FC18000023FFF00047FFF80000FCC01FFF1D58FFE75FFE9401F00001FFFFFFF0001D8FFFFC0279B8CE7FFBA2C34FFAC17847F830000807FC0000FFFFFE0000FE7007DFF4987FE63FFCCC01F8007FFFFFFFC0000C87FFF806A31E637FF972E6F20ECAE407F8F001080FFC01C3FFFFFE00003FC7FF80FF98FFE7FFDD6801CF03FFFFFFFF80000C87FFE00DDBE7B1FFF83393307E5EE40FFDF00F88DFF001E3FFFFFE000000F380FE10243FEBFF9D28039FFFFFFFFFFF00000CC3FF8012DFBB38A";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "3ED3FC7F873E06C1FFF700F19FFE001F1FFFFFE000000780F0393B39FFE3F99A8073FFFFFFFFFFC00000EC3FC00087C1F1DC5FD3F0E9FF878EC3FFE700F9FFE001BF8FFFFFE0000003FFC00F819DFC83F98981CCFFFFFFFFFF8000006C1F001A3E00EBFC7F8F98F77FA7EEC3FFC780FFFF00043F8FFFFFE0000001FF000FE301FF41F1ADCF19FFFFFFFFFF800000640000347F0065F02FC7D8660847CFC7FFF781FFFF000E7F8FFFFFE00000003E020E7E01FC27F1ADFCC7FC003FFFFF800000660000F0FF8032343FE1C7FFC39FCDA7FFC787FFFF000F7F8FFFFFE00000000003849E01F907E3A4E31CE00003FFFE000000760000C3CF801A001729340000BF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "ECA7FFC78FFFFE000C7F8FFFFFE00000000003C64F01FEE3E3240CE1C00001FFF0000000360003C603000D8107C580703F307FC3FFC7BFFFFE00007FCFFFFFE000000000000A66C1F787E336738F8000003FE0000000330002BE7CE0063C876FE30FFD303B43FFC73FFFF800003FEFFFFFC000000000000C2601F207C333C63F8000000FC000000033001D1E44F8013E0AE8E73100203887FFC77FFFC000E01FEFFFFFC0000000000384A621FC03E328187E000000030000000033006000C31C199E48E42F27F1E0791FFF80FFFF8000FE0FFFFFFFE0000000001C18C7E1EE07C72CF1FC00000000000000003B00F88041DE3CCE45CF975FFFE07E63EC03FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "F0001FCFFFFFBE00000000001818CFF1E46CC72FC3F000000000000000003B81D807607CFE77C8BDC1B880C86C8FE003FFFFE0000FDFFFFF0000007C000000010FF1DC97C72783F000000000000000001B83B001804DFF93E4B04230001CCA3FE023FFE3E000101FFFFF00030FFFFE00001D4FF1D423C72107F000000000000000001B407C2084ECE3D7F9EB9880000C007FC007FFFF6000000FFFF300033FFFFF00002347F08C07C72183FF00000000000000000E41E700C64CC0DA6217A300001800FFC003FFFEF0000003FFF00003FFF83FF0004D47F03D01C723E1FF000000003E00000006438601C34DC06FE527FE000F3006FE0007FFFF80000000FFC0";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "0007FF00E0FEF8E547E06005CF63F8FF00000003FF800000024707838049E038EBC970007F778FFF000FFFFEFC0000003740000FFE0D0F008905C7E00061CF33FE7F00000003FF800000081E63C781898006A2507001FEFF9FFF801FFF3FFF0000000141001FFC5BF0008883C7E0C0619E31FF3F00000007FF8000000C1CC301C38B000331172003FDFFBFFFF027FF00FF8000000000001FF962BFFF976307E0008F1E38F31F00000007FFF80000001CE058D9338001C83BC017FFFFE03FE01FFFC0FFC000000000003FE7B8C9FF003B4FC1CCBF1E3C718F00000007FFFE000006F8F8EEC263C001DB8300DFFFFF60F0001FFFFFFFE800000000007F0031C06D";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "C1B5CF80E67E1E3E388F00000003FFFE000004CCCCF22573C000D7C2007FFFC3E018003FFF07FFFE00400000001F30030E038184AF80805E1E1F18C70000001FFF6000003FC5F0E02163C0015104007FFFDBC00E007FFFFFFE7E00600000001E3E020E03E00253803BFC5E1F8CC100000001C80000001D9CCFE33747819AD00380FFFFB7D0080FFFFFFFFBFFE0F00000007D1C033EEC207794877FFF1E0FCC4000000000800000001D9840B8B2C786E64E3FE1FFFF13CC0603FFFFFFF01FF3FE000000FBD801FCBFE06F9D82FF3C3E03CE6000000032200000001ABC783E63670000077FE3FFFE7FC24083FFFFFFE0C03FFE000001F75B0CF08FF3081F80FE0C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "2601E6E00000000DA0000003B5A67F38E1278C23DBFFE7FFFDFFFAE000FFFFFF81FF8FFE000001C95F0A618F35F0D983FE086400E7E000000039C0000001F67F6938417C0FE40E7FCFFFFFFFC1C000CFFFFF07C1E07E000003D3510D61283E13F2C7FE7C4A0077E0000000ABF3C80000C73F393CE1B3C383167FC7FFFFE0038C03FFFFFE07C7008F000003AF4109D178463FF690FDBE480073F0000000FFFFEC0000773F32482F6F83FA76E3EFFFFF80FF0F04FFFFFC1F01C35F8000033F50F13460001FCF3CBFB8C90073FF000002B7BFFC000FE501BEE766E081FF03C3EFFFF81FFF01E3FFFFF07CFFFE5F83C01FD39F167D6884FFD6FF1F919F0033FF0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "60CFA00F402FB180899FFCC040FC01A1FFCFC07FFF8039FF9FE071F8F367BFC01E7FDDED3C77D8FB13FF5CF19DC073F800002DBBEC45403F2780CD7F9F40CC7061E7EF9D00FCFFC01FFF83F18FF8E02FFF800E5FABD9FDDE0AC057FFAFF18FC073810000225C01F3FCFC7DE1DFBC67079F28838FEFFE007C3FC00FFF80060DEFF90FFFE01F3FA9C2CFC00D66DFFFD8F23F80E61E000027800102FC5DB4E39E387C23110E8F0FF7FD007F07E0BBFF800C339F4D0FFFE03FB7AD349F980E9B3FFFF83E3F81CCE100029E3FFFDE32DA08A19E4033DBF100000FFFFC0EFFC1815FFF841CF800DDCFFFD87FE4A205DF874C82FFFFFC8B3F87139F001E7DF07FFFE1D9";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "FFCA7EFFCE4BFDF7239E003F03E18000FFFFFFFFFF9C3FF00000000F1E00000F807FFF012B8E3231F160E9F9001677F0000FFFEC95F90933BBEFE0C0007E03E08003FFFFFFFFFF8C3FE00000000F8F00007E07FBFE476030388E72B47C7001A48FF00001FFE56FF8073CA1B7C00000FE07E0800FFFFFFFFFFFCC3FC00000001F878001F01FFDF85EC37CFF7FB96F8BB881E10FC800007FC7DFE0002F8BC2043001FC0FE0801FFFFFFFFFFFCC3F800000003F87C003C07FFEE0C0C12276F9893339B898E57F0000000002FFC03FE90A74108003F80FE00007FFFFFFFFFFCE3F800000007F87C03F02FFFE63ECEDA0E02C449810DCC8CF7800000000033F80FFF3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "B2DA000007F01FC00001FFFFFFFFFFCE3F00000000FF87C0FE07FFBF03C7AB3784608244507E0188F00000000003BF01FFFC8E0600000FF03FC00000FFFFFFFFFFC71F00000001FE0F81E01FFFF05987C8E3F7FCE07C77931179E000000000079E03FFFF832000101FE07F0000007FFFFFFFFFE39F00000003FC1F07807FFFF6F883A803CFCF9E03C3E3008780000000003FDE07FFFFFFF800003FE0FC0000007FFFFFFFFFF19F80000007F03E0E07FFD787BD49F41F07C7C7C05F738F3E03EFFF18001FDE07FFFFFF7800227FC1E00000003FFFFFFFFFF8CF8000001FE0F87C0FFFFE15BDA09DFC0000C87B8078E2E003FFFFFC003FBF07FFFFFF380007FFC3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "C00000003FFFFFFFFFFCCF8000003FC1E1E01FFFC11CCE1010FC00001E08380F19C007FFFFFC007F9F07FFFFFEC700F3FFC31FFF00001FFFFFFFF87E4F800000FF8787E03FFF838BC7F477FE001D1FF07FF83D807FFFFFFC007E8F87FFFFFD4C81C1FF8661FF000001FFFFFFE01E67C00007FE0F1C143FFE3FFB85B80FEC007FFFFFF39BFF067FFFFFFC007E0FC7FE6FFB7AD09CFF8E9C0000000000FFFE000F67C0001FFC1C78080FF41E4FF9882FA007FFFE1E370083063FFFFFFC00CE4FE728012430141FFF1D61FF000000001FF8000727F0003FF879E009D1B02627F8202B000FFFFC01CB000027FFFFFFF6E0021FE400023C607625FF189E0000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "03F0000323F83FFFE063014D2D030013F841CA0007FFEC00CC00009FFFFFFFF6000247E0000F0272392BFF7A60FC0000000000800003B3FFFFFFC0CC1B0240F141E7DCC4E80067FC4C00721E1CFFFFFFFFFF800373FF003FC0703C17FFF15E030000000000000003B3FFFFFF81985108007D89F1FEBB27007FFC00001E3F3EFFFFB0007FFFF0887FC04EFF67FFC5FFF4BBDF0000000000000003B3FFFFFF0672C2902024C7E1CC41CB007FFE7800031F3FFFFF00001FFFFE679FE09DE4EFFE03FFF6A0FE0000000000F0000191FFFFFC0EE3745C322E63E3E461F780FFF81000001FFFFFC07FFC04E0BFA3407EBBEF8FFE03FFEB607C0000007FFFFE000191FF";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N0
cyclonev_lcell_comb \u1|tft_rgb[7]~42 (
// Equation(s):
// \u1|tft_rgb[7]~42_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[7]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[7]~42 .extended_lut = "off";
defparam \u1|tft_rgb[7]~42 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \u1|tft_rgb[7]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N15
cyclonev_lcell_comb \u1|tft_rgb[7]~46 (
// Equation(s):
// \u1|tft_rgb[7]~46_combout  = ( \u1|tft_rgb[7]~42_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\u1|tft_rgb[7]~43_combout ) ) ) ) # ( 
// !\u1|tft_rgb[7]~42_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u1|tft_rgb[7]~43_combout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( \u1|tft_rgb[7]~42_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[7]~44_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\u1|tft_rgb[7]~45_combout )) ) ) ) # ( !\u1|tft_rgb[7]~42_combout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u1|tft_rgb[7]~44_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[7]~45_combout )) ) ) )

	.dataa(!\u1|tft_rgb[7]~45_combout ),
	.datab(!\u1|tft_rgb[7]~43_combout ),
	.datac(!\u1|tft_rgb[7]~44_combout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u1|tft_rgb[7]~42_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[7]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[7]~46 .extended_lut = "off";
defparam \u1|tft_rgb[7]~46 .lut_mask = 64'h0F550F550033FF33;
defparam \u1|tft_rgb[7]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \u1|tft_rgb[7]~47 (
// Equation(s):
// \u1|tft_rgb[7]~47_combout  = ( \u0|rom_valid~q  & ( (\u1|tft_req~1_combout  & (\u1|tft_req~2_combout  & \u1|tft_rgb[7]~46_combout )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u1|tft_req~2_combout ),
	.datac(gnd),
	.datad(!\u1|tft_rgb[7]~46_combout ),
	.datae(gnd),
	.dataf(!\u0|rom_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[7]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[7]~47 .extended_lut = "off";
defparam \u1|tft_rgb[7]~47 .lut_mask = 64'h0000000000110011;
defparam \u1|tft_rgb[7]~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000003FFFFFE03FFFFFFFFE03C7FC1FFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFF8783FFFFFFC01FFFFF00041D80000FFFFF0000007FFFFFF03FFFFFFFF803E7FC1FFFFFFFF80001FFFFFFFFFFFFFFFFF7FCFE17F0000001F803FFFF8004C780000FFFFF000000FFFFFFF03FFFFFFFE001FFFE0FFFFFFFC0000FFFFFFFFFFFFFFFFF62CCFC3E01D7FC001C000FFFC0019EE0001FFFFF000001FFFFFFF01FFFFFFFC001FFFF8FFFFFFF00007FFFFFF0237FFFFE0FF48CFDF803FFFF001E0003FFC000E7F0001FFFFE000003FFFFFFF81FFFFFFF8000FFFFC7FFFFFC000FFFFFFE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "0063FFFFFF2F73DF93903FFFFF00187001FFC0027DE0003FFFF8000007FFFFFFFC1FFFFFFF00007FFFF3FFFFF0003FFFFFF03FFFFFFFFFFFFFFE3C01FFFC7F803BC7E01FF003FFC0007FFFF000000FFFFFFFFC0FFFFFFE00007FFFF1FFFF8000FFFFFE01FFFFFFFFFFFFFFF2E01FFFC007801B007F9FF801FFC000FFFFF100003FFFFFFFFC0FFFFFFC00003FFFF8FFFE0003FFFFF807FFFFFFFE047E0A05807FFF0003C00F00F87FFE01FFC000FFFBE30000FFFFFFFFFE0FFFFFF800003FFFF87FF8001FFFF3C07FFFFFC7CC0008308F83FFFE0000C00F00F0007E00FFC001FFF1E3000FFFFFFFFFFE0FFFFFE000001FFFFC1FE0007FFF8307FFFFFA400C1800";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "B0FE07FFE00000E60B0070003F01CF8003FFE1E181FFFFFFFFFFFE0FFFFFC000001FFFF80F0001FFF0003FFFFF400011FF807FFE07FF800000678B8060000381FF8007FFE1F1FFFFFFFFFFFFFF0FFFFF0000001FFFF800000FFFD021FFFFF023CE18FFD47FEF3FFF800000378E3F000001C0FC000FFFC1F0FFFFFFFFFFFFFF07FFFE0000000FEFE000007FFF8003FFF80003F7A80FFE7F7D1FFE00000013DE81EF2000C05C003FFFC3F8FFFFFFFFFFFFFF07FFF80000000FE0000000FFF0010FFF1CE0C3FF0C0DFC7F7F0FF80000001BDC007F300000FA007FFF83FCFFFFFFFFFFFFFF87FFF80000000FE0000003FF80003FC000F3F9E78E0FFCFF7E0FF00000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "FFF80000E00100BCC01FBFFFCF83F800FFFFFFFFFFFFFFFFFDBFFF83FFC7E03F0A390FFFFFFFFFFF0000000103FFFFFFFFFFFFF0000EFF00F03CC01FBFFFCFC3FE00FFFFFFFFFFFFFFFFFDFF9FC7FF87800723B00FFFFFFFFFFF800000C000FFFFFFFFFEFFE000638FFF08E0C01F7FFF9FC1FF00FFFFFFFFFFFFFFFFFDFF3F01FF870003C7F01FFFFFFFFFFFF00000FF007FFFFFFFFFFFE001BD8000FFA0801F7FFF1FC0FF00FFFFFFFFFFFFFFFFFDFF1FC0E70F8001EFE43FFFFFFFE03FE000003F003FFFFFFFFFFFC006C7C0013FF8C03EFFFF1FC07F80FFFFFFFFFFFFFFFFFFFF07E0FE1FC001E3BCFFFFFFFFE0F0000000000017FFFFFFFFFF800DCFC000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "FE7C407EFFFE1FC03F80FFFFFFFFFFFFFFFFFDCF33F03B0FC000E73DFFFFFFFFE018000000F80001FFBFFFFFFFE027FF0E02BE7C607EFFFE1FE01FC0FFFFFFFFFFFFFFFFFEC60FE03F1FC001E0FBFFFFFFFFC00E000000000001FF9FFFFFFFE051FE0E033FFE307DFFFC5FE00FC0FFFFFFFFFFFFFFFFFC9F00E03F3F80033FFFFFFFFFFFD0080000000000001F0FFFFFFF81A3FF3EECFF8F8C7BFFFF1FF00FC0FFFFFFFFFFFFFFFFFC9F80783E3F8007CFFFFFFFFFFFFC060000000000000C01FFFFFF0367FFFCFFFF9F837BFFFC3FFC0FE0FFFFFFFFFFFFFFFFF9BF87FE7F1F00003FFFFFFFFFFFFE008000000000C00001FFFFFE0664F3F0FFFFF8017BFFFC";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "27FE07E0FFFFFFFFFFFFFFFFF3A780F8FF1FF3E3AFFFFFFFFFFFFE000000000001FF8001FFFFFE0E60F1E1FF3DF0077BFFF867FF07E0FFFFFFFFFFFFFFFFF27F80F87F03FFE707FFFFFFFFFFC0000030000007FFE001FFFFFC1C60F0E1D83E000E39FFFC4FFF87E0FFFFFFFFFFFFFFFFC33FC0FCFF8FC003F7FFFFFFFFE000000000000007FFFF80FFFFFC3060F0418806000E7EFFFE4FFF83F0FFFFFFFFFFFFFFFFEF3FC1C03F1F800277E3FFFFFF800000000000001FFE3CC07FFFFC4061F8809000003EFF3FF8CFFF83FFFFFFFFB7BFFFFFFFED01C1807E1F800603C3FFFFF8000000000000007F0001C07C3FE08C2119019884003DFF9FF19FFFC3FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "FFC0400FFFFF8F80F7FFFC3FC00C01A1FFCFC0000000000000007E0700E0403FE08063F3410FD804F7FF9FF19FFF83FFFFFFEC180FB5FFFF1F80F23F9F3FCC1861E7FF9D0000000000000001F00000E0007FF08037E701E1FE3FCFFFCFF19FFF83FEFFFFEE03FE04FFFC03E1E07C7F007F08838FFFFE0000000000000007F1E000C0001FE18037FE301FF319BFFFE0F33FFF07E0FFFF907FFFFCFFFC4463E1387C20F10E8F0FF7FD000000008400000FC3800C40001FC10833FC601FF186FFFFFE3F3FFE0F01FFFE41FFFFFF83F9F061E1C033C1F100000FFFFC000000014000041F00001D400027811B3DFC2007CFB9FFFFFF0B3FF81C1FFFFF03F07FFFC5F8";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "FFFFF01E4060003FFF83FF7E18FFFFF9000000000003FFFFFFFFFFF01FFFC307E47FFF7FFFF27FFFFFFFFFFFFFFFFFFFC7FFFFFFC0FFA030801FFF83FFBF987FFFC18000000000FFFFFFFFFFFFF00FFFFFFFEC7FFF7FFFF27FFFFFFFFFFFFFFFFFFFC7FFFFFFC09BF000003FFC00FF9FF07FFF83000000003FFFFFFFFFFFFFF007FFFDFF787FFF7FFFF6FFFFFFFFFFFFFFFFFFFFC7FFFFFF8601F800001FEE10201FE03FFF8F000000003FFFFFFFFFFFFFFC007FF80FF87FFF7FFDE4FFFCFFFFFFFFFFFFFFFFC7FFFFFF3C007C00001FF8CC001FE03FFFDF00000000FFFFFFFFFFFFFFFFF0380001023FFFFFF9E4FFF8FFFFFFFFFFFFFFFFC3FFFFFEE0043C05";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "C01FFC0000FE00BFFFF700000001FFFFFFFFFFFFFFFFF8000FC103E7FEFFF9ECFFF0FFFFFFFFFFFFFFFFE3FFFFFF803E1E03A01FF016004000BFFFE70000001FFFFFFFFFFFFFFFFFFC003FF38003FEFFF9EDFFC3FFFFFFFFFFFFFFFFE3FFFFE601FF0C03800F980F806000BFFFC7800000FFFFFFFFFFFFFFFFFFFE00FFF3E0FFFDFFF1C9FF07FFFFFFFFFFFFFFFFE3FFFFCC00FF860FD007C001F7C001FFFFF7800000FFFFFFFFFFFFFFFFFFFFC1FFF391FFFDFFF1C9FC3FFFFFFFFFFFFFFFFFE1FFFF10007FC3CFC009C0003F8001DFFFC7800000FFFFFFFFFFFFFFFFFFFFFFFFF911FFFDFFE3C8E0FCFFFFFFFFFFFFFFFFF1FFFF20007FE3FFE8C933FFFF80";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "019FFFC7800001FFFFFFFFFFFFFFFFFFFFFFFFFB40FFFBFFE3C803E0FFFFFFFFFFFFFFFFF1FFFCC000FFF1FFF82D800FFF0F83BFFFC7800001FFFFFFFFFFFFFFFFFFFFFFFFF3413FFBFFE3D80F80FFFFFFFFFFFFFFFFF0FFFD807C1FF83FF88FE0FFFD0FC33FFFC7000007FFFFFFFFFFFFFFFFFFFFFFFFF7A1FFFBFFC3DC3E00FFFFFFFFFFFFFFFFF0FFE3007C07FE3FFD08C0F0001FC07FFFC700003FFFFFFFFFFFFFFFFFFFFFFFFFF7E1DFF7FFE3CFF801FFFFFFFFFFFFFFFFF0FF9C00FF03FE1FFF0020E0001F80FFFF8000007FFFFFFFFFFFFFFFFFFFFFFFFFEFC01FF7FFC7CFF003FFFFFFFFFFFFFFFFF8FF08007FC1FF0FFE0888C0001F81FFEC000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "0FFFFFFFFFFFFFFFFFFFFFFFFFEFC00FF7FFC7CFC00FFFFFFFFFFFFFFFFFF87E38077FE3FF87FF3A3F877F3F93FFE00000001FFFFFFFFFFFFFFFFF83FFFFFFEE800FEFFFC7C7800FFFFFFFFFFFFFFFFFF87C7001FFC3FFE3FB37FE0FFFFF37FFE000001C1FFFFFFFFFFFFFFCF00001FFFFF2C00FE7FFC7C1000FFFFFFFFFFFFFFFFFF8BFFC00FBE3E3E7F767F87FFFFFFFFFC00000009FFFFFFFFFFFFFFCC00000FFFFD0C00FEFFFC7C18000FFFFFFFFFFFFFFFFFDBFFF00F9C3C0E2770FE0FFFFFFFFFFC00000010FFFFFFFFFFFFFFC0000000FFFACC00FDFFFC7C3E000FFFFFFFFFFFFFFFFFDBFFE01FCC3C0701E1FE1FFFFFFFFFE000000007FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "000FFA000FB40000DC61FFFF03FEFFFFFFFFFFFFFF83FFF00000000FE000000FFF8000FF1071FDFEF2871FFEFFF60FF00000000D4C06F1FC44101F3FFFFE03FFFFFFFFFFFFFFFF83FFE00000000FF000007FF80401FF19FFFFEFF3438FFFFFE47FF000000007E007F83F5E483FFFFFFE07FFFFFFFFFFFFFFFFC3FFC00000001FF80001FFE00207DEBCFFFFFFB9907BFF7FE0FFC800000006801FFFCF7E7DFBCFFFFC0FFFFFFFFFFFFFFFFFC3FF800000003FF80003FF80011FC03E63F6F989CCF9FF67E0FF0000000003403FFFF1FFF7EF7FFFF80FFFFFFFFFFFFFFFFFC1FF800000007FF8003FFD00019FE01E60E02C44E7F0FF37C0F80000000003807FFFFC";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "F383FFFFFFF01FFFFFFFFFFFFFFFFFC1FF00000000FFF800FFF80000FFC05BF00000027BF07FFF87F0000000000380FFFFFF007BFFFFFFF03FFFFFFFFFFFFFFFFFC0FF00000001FFF001FFE0000FFF8078E00000007FF013EF07E0000000000781FFFFFFFFFDFFFFFFE07FFFFFFFFFFFFFFFFFE07F00000003FFE007FF80000FFF80780030306003C003FE7F80000000003FC1FFFFFFFFFDFFFFFFE0FFFFFFFFFFFFFFFFFFF07F80000007FFC00FF800007FBEC03C00F83838000083FEFE00000000001FC1FFFFFFFFFDFFFFFFC1FFFFFFFFFFFFFFFFFFF83F8000001FFF007FF00001FDBE607C03FFFF3F807F80F9E000000000003F80FFFFFFFFFDFFFFFFC3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "FFFFFFFFFFFFFFFFFFFC3F8000003FFE01FFE0003FFCCFF07003FFFFFFF7FFF01BC000000000007F80FFFFFFFF3BFFFFFFC3E000FFFFFFFFFFFFFFFE3F800000FFF807FFC0007FFFC7F03001FFFFFFFFFFFFC38000000000007F807FFFFFFE30FFFFFF878000FFFFFFFFFFFFFFFE1FC00007FFF01FFBC001FFFF85F83813FFFFFFFFF39BFF0000000000007F803FFFFFFC051FFFFF8F1C00FFFFFFFFFFFFFFFF1FC0001FFFE07FFFF00BFFCFF908185FFFFFFE1E3F0083000000000000CFC01FFFFFF80FE7FFFF1E7FFFFFFFFFFFFFFFFFFF1FF0003FFF81FFF9FE4FDFE7F84018FFFFFFFC01F1000000000000000003C01FFFFDC01FFBFFFF1EE1FFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "FFFFFFFF1FF83FFFFF83FFFC2DFFFFF3F831D9FFFFFFEC00F2000000000000000003A01FFFF0000DFDFFFF7C8000FFFFFFFFFFFFFFFF8FFFFFFFFF0FFF0200FFFFE7DC38E9FFFFFC4C007E0000000000000000039000FFC0C00FFEFFFFFD9E03FFFFFFFFFFFFFFFF8FFFFFFFFE1FF100007FFFF1FE7C28FFFFFC00001E000000004FFF800000F8003F80FF1FFEFFFFF93FDFFFFFFFFFFFFFFFFF8FFFFFFFF87EC080003FFFE1FC3E00FFFFFE78000300000000FFFFE000007F801F01FA1FFF7FFFFB3FFFFFFFFFFFFFFFFFFF8FFFFFFFF0E28440003FFFE3FC1E0C7FFFF81000000000003FFFFFFB1F403CC00083F27FFF7FFFF27FFFFFFFFFFFFFFFFFFF8FFF";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N30
cyclonev_lcell_comb \u1|tft_rgb[8]~48 (
// Equation(s):
// \u1|tft_rgb[8]~48_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) ) ) 
// ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout )))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) ) ) 
// ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout )))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[8]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[8]~48 .extended_lut = "off";
defparam \u1|tft_rgb[8]~48 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \u1|tft_rgb[8]~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "61809FFFE0001FFFFC001CFAFF0637C0FFF0FFFFFE1FFD01FFFF807FFF219F03300000F7FF80000F8070200FFFFBFFEAE70063C02FFFF8001FFFFC01FFF43E0B71807FE0FFFFFFFFFF4DFF3FF07FE221FF03200001E7FE80000E18704E1BF7F7FFD5C700620039FFFFE00FFFF00E01F4DE1BF0003FE0FFFFFFFFFFDFFFFFFE6F6403FE19E00003FFFE1806FE00E01017EFFFFFEF97C0640007C00FE001FF803E0007CE1290003FC0FFFFFFFFFFF7FFFFFE764CC3FE1FE00007FFFE1E3FFE63CE2007FFFFFBFF8FC04000001F0FF0001800007FD7C1129C001FC0FFFFFFFFFFFBFFFFFFF60987FC7FC0000FFFFE03F7F8FF82C3977FDFFFFF83C0000000030FF8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "0000000001E7842798000FC0FFFFFFFFFFFEFFFFFFF4300FF87BE0000FFFFF183FC9FF070706FFBFFFFF03C0C000000707FC0000000000960C28F00007C0FFFFFFFFFFFF3FFFFFF83C3FF0F078000FFFFE1FFF33FBCFAC5DF2DFFDBE04E0000FC007E7FF8000000000730C2E680003E0FFFFFFFFFFFF83DFFFE07A7FE0E070007FFFFC1F0E06FB8F7FF1E1FEFF7C09F1003FC34067FF00000000001CFCC0BC0003E0FFFFFFFFFFFFFCCFFF80F6FFC1E18001FFFFFE3F8C1FFF82FFCFF1FFFEFC013F1FFFFFFFF3FFF0000000004D4D1B3C0001F0FFFFFFFFFFFFFF3FFF00F8FC03C700FFFFFFFFFF0C6BFF07FF7FE3FFFFFA023E07FFFFFFFDFFE00000000014";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "8E3EB80001F8FFFFFFFFFFFFFFE7C001E1FC00D307FFFFFFFFFE1CFBE607FDDFC07FFF7984729FFFFFFFE67FE000000000680BF6F80000FCFFFFFFFFFFFFFFFFFFE0FBF806B7FFFFFBFFFFFF3CFA4E07FFF9D8FFFE7F8004FFFFFFFFF90FC0001980018980E67800007FFFFFFFFFFFFFFFFFFFF0F3E07F6FFE07F9FC61FFFDE4DE63FBFFB9FFFFFFA61FFFFFFFFFFB9FE00039F001186F03FC00007FFFFFFFFFFFFFFFFFFFE76401C51FFE01F87C03FF387A1AC39FEF7E7FFFFFFEFFFFFFFFFFFF81F01FFFF000543CFB7E00003FFFFFFFFFFFFFFFFFFFC7C00E0BD81D820C380FFF107C3DC23F8F7EDFFFFDFFFFFFFFFFFFFFC1F37F9C980068311F7E00001F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "FFFFFFFFFFFFFFFFFF87FFB82FDFFC03003F0FFE20F87BE0370EFEBEFFFD6FFFFFFFFFFFFFE1FFE1101E007C107F5E00000FFFFFFFFFFFFFFFFFFF81F963DD8FFE01E03F1FFD785BFFC0B61EFF9FFFF87FFFFFFFFFFFFF887FA80183F87CD03F6E000003FFFFFFFFFFFFFFFFFFE03FCD7886CC00FC1FFFFF70B47FC17F1FFFFFFFE2FE7FFFFFFFFFFF081088027C2A19F021B4000000FFFFFFFFFFFFFFFFFFFFDFE0D18F80407E03FFFEE1E27FC8FE1AFFFFFF467FFFFFFFFFFFFF8F0E1FF0FFCF01E3ECCC000000FFFFFFFFFFFFFFFFFFFFDE02031F98F01E01FFFCC9E26FD0FE93EFFFF98C7FFFFFFFFFFFFFE1BE018F871F01F57FE7000000FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "F863F1F07781F000000FFFF800000001E0000FBF81F01EC0000001BF3BFC40078107FFFFFF8A3FE0707FFFF2D3800003FA307C7FE3FDFE40E008003FDFF800000003F0003FF907F07CC00000013E19FE00001C1FFFFFFF863FC3C3FFFFE9FF0000007EE01C1FE7F0041CE408303FF4FE00000001F0001FC00FE0BCC00000017F1FFF8001F67FFFFFFFC67FDF0FF8FFD7FE0000000F300F037FF8081C6419C01FC0FC00000000F0003F801FC040C0000001FF81F180038FFFFFFFFF847F703FC0FF9FE000000003B80F027AF1F8783C1F800F807C0000000060003E0C7FF821C0000001FFA03F81FE3FFFFFFFFF805AE1FE00FE3F00000000019C0707F0FFC8FE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "783C000301FC000000002000FF1FFFF044C0000000FFFF003FE0FFFFFFFFFF80D47FF800FEFC0000000001DE1387E1F801FC6070000003FC000000000000FC7FBFC01EC000000001FFFFC01FFFFFFFFFFF80827FC000FF7C0000000003DE19C7F3F00F8060601C0007F8000000000020E01FFFEBFD80000000000000007FFFFFFFFFFFB17FDE0000FC0C0000000003DF19EFFEE003FC6380F80007E0000000000001E07FFFFFFDA000000000000003FFFFFFFFFFFF90FF800000FC8400000000071F39FEFFF007FC4500E00007A0000000000003001FFFFFFFC00000000000000FFFFFFFFFFFFF31CF800000FC8400000000041FB8FFFFC03FF0410300002F60";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000C7F6FFF9DF9C00000000000003FFFFFFFFFFFFE665F800003FFD400000000081FF6F7FFC01FF80F0000007EC000000008001CF0FFFF3FFBD80000000000003FFFFFFFFFFFFEEDFF80000FF1EC00000000089FE7F7BF803FDC030000007CC000000006000DF1FFFE7FFBF00000000000007FFFFFFFFFFFFCFC7FC0003FFDEC0000000011DFE7F7FF801F9C9300000079C0000000070F1C07FBFEFFF3E0000000000000FFFFF9F8FFFFF93DF7C0007FFFC41060800021FFF7FFFF801F9D06000000F1800000000F3FFE1FF1FCFFF7E01FFC00000001FFFFE3F07FFFF81F47C000FCFFF62063800041FFFF7DFF889F3F24000000E3800000007FFFFC";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "7E31FBFFF7C07FFF80000007FFFFDFC83E7FFD1F4FE021F8FFEB047F000085FBD039DF203F7E4C000001CF8000000071FFC07CF7B7FFE3807FFF8000000FFFFF87838E03FF1F77E1FFF0FFE48E3E00010FFF803FBE41FFFE980000079F00000001C0F700FDFFFFFFEB80478FF00000008FFFC6800600FE0E43F1FFF0FFFB3E0403FC1FFF803FFC03F0FBB000000F3F00000007C41E21EFFFFFFFDF807819FC0000003FFFF14000007F0A67E3FFF0FFFCF180E7820FFF007FFE81EFF3B000003E990000007F1C08497FFFFFFFF3807186FF0000003FFFF30000067F4EAFE1FFF0FFFF0F0705871FFF007FAF03FFC3B000007FFD000001FF301807EFFDFFF76780";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "7FFFFFFFFFFFFFFFFFFCD43DE0FF9C000000001FFFFFFFFFFFFFFFFFFFFECFFFFE01FE900000007701FFEE200000000000001FFFFFFFFFFFFFFFFFF0107FE67FCC000000001FFFFFFFFFFFFFFFFFFFFE4FFFFE03FFF000000E1304FFC80800000000000003FFFFFFFFFFFFFFFFC230FFC6FFFC000000003FFFFFFFFFFFFFFFFFFFFE47FFFC03FFF000000F0903FE040000000000000000FFFFFFFFFFFFFFFFC030FFC3FFFE000000003FFFFFFFFFFFFFFFFFFFFCC7FFFC01FFC000007F8C01E40400000000000000003FFFFFFFFFFFFFFFE218FF83FF9F800000003FFFFFFFFFFFFFFFFFFFFCE7FFF800FF800004FF8603000100000000000000001FFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "FFFFFFC118FF83FF07000000007CFFFFFFFFFFFFFFFFFFF863FFFFE01F800000FF82010000000000000000000003FFFFFFFFFFEEFFFC19FFC3FF27000000007DFFFFFFFFFFFFFFFFFFF1E3FFFFC0FFC01840FF830000000000000000000000007FFFFFFF06EA7FE801FFC3FF270000000079FFFFFFFFFFFFFFFFFFE3C3FFFF80FF801BC7FFC180000000000000000000000001FFFFF8000043F001FF43FE2700000000F8FFFFFFFFFFFFFFFFFFC0C7FFFFC0FFC01007FFC1802000000000000000000000003FFFE0000003F000FF03FE2700000001F8FFFFFFFFFFFFFFFFFF00E7FFFFC07F800007FFF18000000000000000000000000007FF80000001E0E1FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "01FE6E00000003F0FFFFFFFFFFFFFFFFFE03E3FFFFC00F00003FFFF180000000000000000000000000001C00000000F4E1FF01FE6E00000007F0FFFFFFFFFFFFFFFFFC77C3FFFFC01D00003FFFF20000000000000000000000000000000000000004E1FE01FE6E0000000FF0FFFFFFFFFFFFFFFFFBFF87FFFFC00500007FFFF2000000000000000000000000000000000000000CE1FE01FE6E0000001FF0FFFFFFFFFFFFFFFFF3FF87FFFFC00000007FFFE40000000000000000000000000000000000000004E1FC03FE4E0000007FF1FFFFFFFFFFFFFFFFE7F00FFFFFC30000E07FFFC4000000000000000000000000000000000000000CE3FE03FE4F000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "FFF3FFFFFFFFFFFFFFFFCFC07FFFFF820000FE1FFFCC000000000000000000000000000000000000001EE3FE03FC4F000003FFE7FFFFFFFFFFFFFFFF8FC07FFFFF000008FFCFFF78000000000000000000000000000000000000000FE3FC03FC4F80000FFFCFFFFFFFFFFFFFFFFF0F007FFFFF808008FFFFFF200000000000000000000000000000000000000007E3FC03FC4FE0007FFFFFFFFFFFFFFFFFFFFE0E03FFFFFF0070107FFFFEE0000000000000000000000000000000000000000DE3FC03FC4FFFFFFFFFFFFFFFFFFFFFFFFFFC0E1FFFFFFC000006FFFFF8A0000000000000000000000000000000000000009FE3FC07FC4FFFFFFFFFFEFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "FFFFFFFFFE11F87FF97F0F007FF9C1E47FDC7C37C7BFE7FFFFFFFFFFFFFFFFE0FF807E00F781DD7FC4000000FFFFFFFFFFFFFFFFFFFFFB67E0FFFC3E03F03FDB81D01FBC7AFFC3FFFFFFFFFFFFFFFFFFFFE00FE8E80D63C1CC7E1E000000FFFFFFFFFFFFFFFFFFFFFFF001FFFC3F00E03FF628E41FBC7BFFD3FF1FFFFFFFFFFFFFFFFFE0003FF0046F82F8FFF8000000FFFFFFFFFFFFFFFFFFFFEFC01FFFFE0F0003FFF47A6C7FF8B3FFF7FFFFFFFFFFFFFFFFFFFFF00FDFE0093F820EFFFD000000FFFFFFFFFFFFFFFFFFFFEF007FF9FF038001FFFCFE78BF7DE67EFFFFFFFFFFFFFFFFFFFFFFF81C07F03F21841EFFFE000000FFFFFFFFFFFFFFFFFFFFEE01";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "FFF1FE03FC3FFFFCFEF87E57DCFDFFFFFFFFFFFFFFFFFFFFFFF0000041C419C5EE7FFF800000FFFFFFFFFFFFFFFFFFFFEC1FFFF3FE01DC1FFFFC1FB04C9FD0FFFFFFFFFFFFFFFFFFFFFFFFFC000F87B223F6C43FFF000000FFFFFFFFFFFFFFFFFFFFEC3FFFE3FF38FE0FFEACCF38833F80FFFFFFFFFFFFFFFFFFFFFFFFEC000381FD2318563E03A00000FFFFFFFFFFFFFFFFFFFFBC3FFFE3FFFCFF07FF8A0678027F007F7FFFFFFFFFFFFFFFFFFFFFFC030003E124E45D8401F00000FFFFFFFFFFFFFFFFFFFF387FFFE3FBFC01807F1CD6FC007FC0FDFFDF9FFFFFFFFFFFFFFFFFFF0720038324649EF900D00000FFFFFFFFFFFFFFFFFFFF20FFFFC3F9FC01FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "FF90C3FC007FC1FFFFFF9FFFFFFFFFFFFFFFFFFF87800087CD48B57CB0F00001FFFFFFFFFFFFFFFFFFFE61FFFF8FECFC020FFDAC4F7C00BFFFFFCFFFD7FFFFFFFFFFFFFFFFFFC7808026CED39866ECE00007FFFFFFFFFFFFFFFFFFFCF1FFFF0BC4560FFFFCBC0F9E000FFFFF8D8CC7FFFFFFFFFFFFFFFFFFCEB3F020E3E5CC238A20000FFFFFFFFFFFFFFFFFFFFC31FFFFF0E2024007FFFFC78E000FFFFA800007FFFFFFFFFFFFFFFFFFCD8E7C012EFBCC21DC0C000FFFFFFFFFFFFFFFFFFFFF63FFFFE0F31024037530E78F703FFFF6018003FFFFFFFFFFFFFFFFFFEFE97FF3BF8FC0200702000FFFFFFFFFFFFFFFFFFFFEC3FFFFC0F2387F8339802F97FCFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "FF30000001FFFFFFFFFFFFFFFFFFEFF6EFF7F43FC010006F001FFFFFFFFFFFFFFFFFFFFEC7FFFFC0F278C20221CE13E7FFFFFF30000000FFFFFFFFFFFFFFFFFFCFFFF80FF03F88000000001FFFFFFFFFFFFFFFFFFFFE67FFFF80E2F8400000F71BEFFFFFEFB0000000FFFFFFFFFFFFFFFFFFCFFFF40BF07FC0000000001FFFFFFFFFFFFFFFFFFFFE67FFFF80EDF8000008300FFFFFCFF0F0000000FFFFFFFFFFFFFFFFFFFFFFF47FE07E80000000001FFFFFFFFFFFFFFFFFFFFD07FFFF81F9F8C001002A0FFFFFD7F1F000000001FFFFFFFFFFFFFFFFFFFFD47DE07F98000000001FFFFFFFFFFFFFFFFFFFFC8FFFFF01FFF8D80281EF0FFFEF2EE19000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N18
cyclonev_lcell_comb \u1|tft_rgb[8]~51 (
// Equation(s):
// \u1|tft_rgb[8]~51_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  
// & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout 
// ))))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[8]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[8]~51 .extended_lut = "off";
defparam \u1|tft_rgb[8]~51 .lut_mask = 64'h0407C4C73437F4F7;
defparam \u1|tft_rgb[8]~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N6
cyclonev_lcell_comb \u1|tft_rgb[8]~49 (
// Equation(s):
// \u1|tft_rgb[8]~49_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout 
// ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[8]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[8]~49 .extended_lut = "off";
defparam \u1|tft_rgb[8]~49 .lut_mask = 64'h0055FF55330F330F;
defparam \u1|tft_rgb[8]~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFF800CE00000000000000CFCC0000000003FFFFFFFFFFFFEC0FFC07FFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE001CE00000000000000CFCC0000000007FFFFFFFFFFFFF0C7FF0123FFFFFE00000000000003FFFFFFFFFFFFFFFFFFFFFFFC00039E00000000000000CFCC0000000007FFFFFFFFFFFFD0FFFF800BFFFFFFE001F000000007FFFFFFFFFFFFFFFFFFFFFF80000F1C00000000000000CFCC0000000003FFE003FFFFFFBDFF9FFE7BFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFF00000007E3C00000000000000CFCC0000000001FFC0007FFFFFA3FF5FDEBD3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFC00000003FC7800000000000000CFCC0000000000FF80000003FF87DE5CA2581FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FF0F000000000000000CFCC00000000007F00000003FFDF8647B5FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFE01F000000000000000CFEC00000000000000000003FF9FE246FE8EC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFF000FE000000000000000CEEC00000000000000000003FFFCC278798EE0000FFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFE0007FFC000000000000000CEEC00000000000000000001FFD0C33F060E3F000000000000FFFFFFF8000000000003FFFFE00003F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFF0000000000000000CEEE00000000000000000000FF90079F8A0F0FFFF8000000000000000000000003FFFFFF00000FFFFFFC0000000000000000CEEE08000000000000000000FF9007CF760FC003FFFFFFFFFFC00000007FFFFFFFFE000000FFFFFFFFC00000000000000000CEEE0C0000000000000000007F980FC76C07F80000000000FFFFFFFFFFFFFFFF0000000FFFFFFFFFE0000000000000000000CEEE0E0000000000000000007F980FE31803FFFC000000000000000000000000001FFFFFFFFFFFF800000000000000000000CEEE0E0000000000000000007FA809E01801FFFFFFFFFFFF000000000000001FFFFFFFFFFFFFF8000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0000000CEEE0E0000000000000000003F940DD09800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000CEEE0E0000000000000000003F9A0DB098007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000EEEE0E0000000000000000001FCD3F5098003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000EEEE0C0000000000000000001FC4FF819E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE0000000000000000000000000000EFEC080000000000000000000FE63FE19E001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07E0000000000000000000000000000E7EC0";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "FFFFFFFFFFC00000000FFFFF1FF80FE370001C03C1FEFFFFFFFFFFFBE0000EB360001FFFFFF6C61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFF1FF80FE270001C31E1FEFFFFFFFFFFF7C0003DBC98003FFFFF999F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFF1FF80FC270001C38FBFEFFFFFFFFFFBF800038FEB6007FFFFF021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFF1FF80FC260000E3C7FFEFFFFFFFFFEB8000033FE1F001FFFF86C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFF1FF80FC2E0000E3E3FFEFFFFFFFFFCF800007FFFC0401FFFF8D43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0000000FFFFF1FF00F86E000071F1FFEFFFFFFFFF9F80000F7FFDB303FFFE3243FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000100FFFFF1FF00F86E000071F8FFFFFFFFFFFF3E00000AFFFF8780FFF04367FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003807FFFF1FF00F86E000038FC7FFFFFFFFFFE78000015FFFFC7F07C01DF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F03E07FFFF1FF00F84E00003CFE3FFFFFFFFFFCF0000003FFFFC1F8000C1D67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93F07FFFF1FF00F04E00001C7F1FFFFFFFFFF9E000004FFFFFEDFE0078B067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F07FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "1FF01F0CC00000E3F0FFFFFFFFFFBC000008FFFFFFD7FE5C0F047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF1FF01F0DC00000F3F87FFFFFFFFFF8000036FFFFFFF38FFC0F047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF01F0DC0000071FC0FFFFFFFFF20000043FFFFFFFB87FE0F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF01F09C0000039FE07FFFFFFFEC00001DBFFFFFFDFC7FE0FE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF03F0980000039FF03FFFFFFFF800003BFFFFFFFDF07FE03E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FE03F198000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "0038FF81FFFFFFFF8000033FFFFFFFEF80FE00E5FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FE03F1B80000018FFC0FFFFFFFC800006FFFFFFFFEE80FF00A9FFFE000FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FE01F1380000018FFE0FFFFFFFF00000FFFFFFFFFFF80FF803BFFF00003FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FE01E3380000018FFF8FFFFFFFC00001BFFFFFFFFFBC0FF813BBFC00001FF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF3FE01E3700000018FC7FFFFFFFFC000017FFFFFFFFEBC07BE53BFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF3FE01E3700000018FE1FFFFF";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFFFFFF80C7FFFFFFF800003FFFFFB80000000000000000000000000000000000000000FE3FC07FCCFFFFFFFFFFEFFFFFFFFFFFFFFF81CFFFFFFFE000007FFFFFB80000000000000000000000000000000000000003FE3FC07FCCFFFFFFF8FFCFFFFFFFFFFFFFFF0F9FFFFFFFFC0000FFFFFC200000000000000000000000000000000000000003DE7FC07FCCFFFFFF007FCFFFFFFFFFFFFFFE3F1FFFFFFFFE0000FFFFF8400000000000000000000000000000000000000043DE7FC07FCCFFFFF0003FCFFFFFFFFFFFFFFC7F3FFFFFFFE00000FFFFFBC00000000000000000000000000000000000000003FE7FC07FCCFFFF80003FCFFFFFFFFFFFFFF8FE3FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "FFFFF000001FFFFF3C000000000000000000000000000000000000000417EFFC07FCCFFF000003FCFFFFFFFFFFFFFF9FE3FFFFFF0000001FFFFE8400000000007C00000000000000000000000000001FCFFC03F89FC0000003FCFFFFFFFFFFFFFF3FE3FF7FFF0000003FFFF8C000003FFFFFFF80000000000000000000000000007FCFFC03F89E00000003FCFFFFFFFFFFFFFE7FF3F807F00002003FFFF1C00000FFFFFFFFFFC10000000000000000000000007F8FFC03F89C00000003FCFFFFFFFFFFFFFCFFE3E000000000003FFFEF80001FFFFFFFFFFFFFF80000000000000000000000FF8FFC03F8BC00000003FCFFFFFFFFFFFFF9FFE1E000000000003F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "FFDF00007FFFFFFFFFFFFFFF0000000000000000000001FF8FFC03F9BC00000003FCFFFFFFFFFFFFF3BBC0E000000000E0FFFF940001FFFFFFFFFFFFFFFF8000003000000000000001FF0FF803F1B800000003FCFFFFFFFFFFFFFF39E0E000000001FFFFFF30000FFFFFFFFFFFFFFFFFC00007FE0000000000000FFF0FF803F1B800000003FCFFFFFFFFFFFFFC03C0E000000000FFFFFF60002FFFFFFFFFFFFFFFFFE0001FFF8000000000001FFF0FF803F13800000003FCFFFFFFFFFFFFF804006000000000FFFFFEE0003FFFFFFFFFFFFFFFFFFF8FFFFFF800000000007FFF0FF807F1380001C001FCFFFFFFFFFFFFC7C0007000000007FFFFFD60007FFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFF80000000001FFFF1FF807F1380007F801FCFFFFFFFFFFFF0FF000F80000000FFFFFF1003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000007FFFF1FF807F130000FFC01FEFFFFFFFFFFFE3FF803DC0000003FFFFFE20077FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFF1FF807F170001FFE01FEFFFFFFFFFFFE7FBFFFFE0000007FFFFFCE0067FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FFFFF1FF807E370001E0F01FEFFFFFFFFFFFEFE1FFF8F000004FFFFFFBC09BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFFFF1FF80FE370001C0781FEFFFFFFFFFFFDF800FFC480001FFFFFFE260BFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FFFE00001FFFFFFFFFEDE07BE63BFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF3FE01C2700000018FE07FFFFFFF200013FFFFFFFFFF70439846BFE000000000007F07FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFE3FE0086700000018FF00FFFFFFFE8003FFFFFFFFFFF7003401CFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFE3FE0006E0000001CFF80FFFFFFFF4009FFFFFFFFFFF500B013CFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE0006E0000001CFF80FFFFFFFFA023FFFFFFFFFFF7E1F03AD7F8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE0004E0000001CFFC0FFFFFFFFCB5FFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFC3F01B97F8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF000CE0000001CFFE0FFFFFFFFF6FFFFFFFFFFFFFFC7F01BB7F8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF000DC0000001CFFF0FFFFFFFFFFFFFFFFFFFFFFF7EFFE13B7F8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF8019C0000001CFFF8FFFFFFFFFFFFFFFFFFFFFFFBFFFF01E7F8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF8073C0000001CFE38FFFFFFFFFFFFFFFFFFFFFFFBDFFF806FF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF873FE1E380000001CFC1CFFFF803DFFFFFFFFFFFFFFFBFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "8C7FF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E0FFFC700000001CFC0EFFFE0009FFFFFFFFFFFFFFFDDBF7FFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C03FE0F00000001CFC07FFF800037FFFFFFFFFFFFFFD83FEFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1800003E00000001CFC63FFE00001BFFFFFFFFFFFFFFF9BFDFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC18E001F800000001CFCF1E7800000FFFFFFFFFFFFFFFFB85DFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF831FFFFF000000000CFCF880000000FFFFFFFFFFFFFFFCF097FE5FE0000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF033FFFFC000000000CFCFC000000003FFFFFFFFFFFFFFC0017E19FF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE067FFFF0000000000CFCFF0000000017FFFFFFFFFFFFE600074F9FF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF8067FFF00000000000CFCFF0000000017FFFFFFDFFFFFDC3E00473FF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF006780000000000000CFCE3000000001FFFFFFFFFFFFFA03F002FBFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFC00CF00000000000000CFCE0000000001FFFFFFFFFFFFFE07F80EFFFFC00000000000000001F";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N42
cyclonev_lcell_comb \u1|tft_rgb[8]~50 (
// Equation(s):
// \u1|tft_rgb[8]~50_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q 
//  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[8]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[8]~50 .extended_lut = "off";
defparam \u1|tft_rgb[8]~50 .lut_mask = 64'h2700275527AA27FF;
defparam \u1|tft_rgb[8]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N24
cyclonev_lcell_comb \u1|tft_rgb[8]~52 (
// Equation(s):
// \u1|tft_rgb[8]~52_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( \u1|tft_rgb[8]~50_combout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\u1|tft_rgb[8]~51_combout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\u1|tft_rgb[8]~49_combout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( \u1|tft_rgb[8]~50_combout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]) # (\u1|tft_rgb[8]~48_combout ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( !\u1|tft_rgb[8]~50_combout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\u1|tft_rgb[8]~51_combout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\u1|tft_rgb[8]~49_combout ))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( !\u1|tft_rgb[8]~50_combout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & \u1|tft_rgb[8]~48_combout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u1|tft_rgb[8]~48_combout ),
	.datac(!\u1|tft_rgb[8]~51_combout ),
	.datad(!\u1|tft_rgb[8]~49_combout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\u1|tft_rgb[8]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[8]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[8]~52 .extended_lut = "off";
defparam \u1|tft_rgb[8]~52 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \u1|tft_rgb[8]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N33
cyclonev_lcell_comb \u1|tft_rgb[8]~53 (
// Equation(s):
// \u1|tft_rgb[8]~53_combout  = ( \u0|rom_valid~q  & ( (\u1|tft_req~1_combout  & (\u1|tft_req~2_combout  & \u1|tft_rgb[8]~52_combout )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u1|tft_req~2_combout ),
	.datac(gnd),
	.datad(!\u1|tft_rgb[8]~52_combout ),
	.datae(gnd),
	.dataf(!\u0|rom_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[8]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[8]~53 .extended_lut = "off";
defparam \u1|tft_rgb[8]~53 .lut_mask = 64'h0000000000110011;
defparam \u1|tft_rgb[8]~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N6
cyclonev_lcell_comb \u1|tft_rgb[9]~55 (
// Equation(s):
// \u1|tft_rgb[9]~55_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[9]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[9]~55 .extended_lut = "off";
defparam \u1|tft_rgb[9]~55 .lut_mask = 64'h535300F053530FFF;
defparam \u1|tft_rgb[9]~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "000000001E1FF8000680F0FF800601FBFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C7E01003C000000000000000000000000001F7FE00003C1FC0FC02401FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFEFFF503E0001E0000000000000000000000000001FF0000003C0FF1FC00828FFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA07C040004000000000000000000000000001FC0000001F0FFFC00087A7FBFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF03FFFFA807C000003000000000000000000000000001F00000600FC7FFE0000FE7F7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF90078180001800000000000000000000000001E00";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "000E01FC03C00000FEFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1839F80000000000000000000000000000001C00000C01FE03E000001FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FF2380BDC0000800000000000000000000000001C00001C00C701F00000CF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF3803DE01FC600000000000000000000000007C00001C000300F80003E67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CE7DDF3FE00000000000000000000000000F800001C0403FE7F801F36FFFFFFFFFFFFDF9FFFFFFFFFFFFFFFFFFFFFDFFFFF3CE79F04FF30000000000000000000000000E000003C0603FE00";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "001F33FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFB6014F00000000000000000000000001E00000700303FC00023FBF7FFFFFFFFFCFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF84005318000000000000000000000003F00000F403A1F000033FFF9FFFFFFFFF8D8CC7FFFFFFFFFFFFFFFFFFFFCFFFFFFFFC300025D0000000000000000000000003F000000F01E1BFF8007FFF8FFFFFFFFA800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF830000BF0000000000000000000000000E000001F00E3DBFC8230FF8FFFFFFFF6018003FFFFFFFFFFFFFFFFFFFFEFFFFFFF80300002F4000000000000000000000001C000003F01C7807CC6003F97FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "FF30000001FFFFFFFFFFFFFFFFFFFFFFFFFFF400300000F0000000000000000000000001C000003F01873DFDDE0E1FE7FFFFFF30000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00078000000000000000000000000000001E000007F0107BFFFFF071FEFFFFFEFB0000000FFFFFFFFFFFFFFFFFFFFFFFBFFF00038000000000000000000000000000001E000007F0207FFFFF7C00FFFFFCFF0F0000000FFFFFFFFFFFFFFFFFFFFFFFBFFE001780000000000000000000000000000030000007E06073FFEFFCA0FFFFFD7F1F000000001FFFFFFFFFFFFFFFFFFFFDBFFE00060000000000000000000000000000003800000FE000727FD7E0F0FFFEF2EE19000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "7FFFFFFFFFFFFFFFFFFCDBFFE00060000000000000000000000000000001C00001FE016FFFFFFF8701FFEE200000000000001FFFFFFFFFFFFFFFFFF01FFFE00020000000000000000000000000000001C00001FC000FFFFFFFE304FFC80800000000000003FFFFFFFFFFFFFFFFC23FFFC00010000000000000000000000000000001C00003FC000FFFFFFFF103FE040000000000000000FFFFFFFFFFFFFFFFC03FFFC00010000000000000000000000000000003C00003FE003FFFFFFFF001E40400000000000000003FFFFFFFFFFFFFFFE21FFF800010000000000000000000000000000003E00007FF007FFFFFFFF803000100000000000000001FFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "FFFFFFC01FFF800018000000000300000000000000000007E000001FE07FFFFFFFFC010000000000000000000003FFFFFFFFFFEEFFFC1FFFC0003800000000020000000000000000000FE000003F003FFFBFFFFC0000000000000000000000007FFFFFFF06EA7FE80FFFC0003800000000060000000000000000001FC000007F007FFC3FFFFE00000000000000000000000001FFFFF8000043F00FFF40003800000000070000000000000000003FC000003F003FFFFFFFFE002000000000000000000000003FFFE0000003F00FFF0000380000000007000000000000000000FFE000003F807FFFFFFFFE0000000000000000000000000007FF80000001E00FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "000070000000000F000000000000000001FFE000003FF0FFFFFFFFFE00000000000000000000000000001C00000000F00FFF000070000000000F000000000000000003FFC000003FE2FFFFFFFFFC00000000000000000000000000000000000000000FFE000070000000000F000000000000000007FF8000003FFAFFFFFFFFFC00000000000000000000000000000000000000000FFE000070000000000F00000000000000000FFF8000003FFFFFFFFFFFF800000000000000000000000000000000000000000FFC000070000000000E00000000000000001FF00000003CFFFFFFFFFFF800000000000000000000000000000000000000000FFE000070000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "000C00000000000000003FC00000007DFFFFFFFFFFF000000000000000000000000000000000000000000FFE000070000000001800000000000000007FC0000000FFFFFFFFFFFFC000000000000000000000000000000000000000000FFC00007000000000300000000000000000FF000000007F7FFFFFFFFFC000000000000000000000000000000000000000000FFC00007000000000000000000000000001FE00000000FF8FFFFFFFFF0000000000000000000000000000000000000000000FFC00007000000000000000000000000003FE00000003FFFFFFFFFFFF0000000000000000000000000000000000000000000FFC000070000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "FFE3FFF077800FFFFFF00007FFFFFFFE1FFFF04001F01E3FFFFFFE003FFC000780FFFFFFFFF5C0007F80000E007FFFFC03CFFFFFFFFDFE001FF7FFC02007FFFFFFFC0FFFC00007F07C3FFFFFFE001FFE000003FFFFFFFFF9C003FC00001800FFFFFF80FFFFFFFFF004001BF7CFC00B01FFFFFFFE0FFFE0000FE0B83FFFFFFE001FFF80000FFFFFFFFFF9801FF000003001FFFFFFF03FFFFF7FF808001BE63FE03F03FFFFFFFF0FFFC0001FC0403FFFFFFE0001FF80007FFFFFFFFFFB807FC00000401FFFFFFFFC3FFFFE7FF1F80003E07FF07F83FFFFFFFF9FFFC00C7FF8203FFFFFFE00003F8001FFFFFFFFFFFFA31E00000180FFFFFFFFFE1FFFFFFFFFC800";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "07C3FFFCFE03FFFFFFFFDFFF001FFFF0443FFFFFFF000000001FFFFFFFFFFFFF180000000183FFFFFFFFFE1FFFFFFFF800001F8FFFFFFC03FFFFFFFFFFFF007FBFC01E3FFFFFFFFE00003FFFFFFFFFFFFFFFE00000000103FFFFFFFFFC1FFFFFFFF000001F1FE3FFF807FFFFFFFFFFFF001FFFEBFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFCE800000000203FFFFFFFFFC1FFFFFFEE000001C7F07FFF81FFFFFFFFFFFFE007FFFFFFC5FFFFFFFFFFFFFFFFFFFFFFFFFFFEE000000000203FFFFFFFFF81FFFFFFFF0000038FF1FFFF81FFFFFFFFFFFFC001FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFCF000000000203FFFFFFFFF81FFFFFFFC0000038FCFFFFD01F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "FFFFFFFFFFF07F7FFFFDF83FFFFFFFFFFFFFFFFFFFFFFFFFFF98800000000213FFFFFFFFF01FFFF7FFC0000074FFFFFF803FFFFFFFF7FFE0F0FFFFFFF827FFFFFFFFFFFFFFFFFFFFFFFFFF11800000000E03FFFFFFFFF09FFFF7BF80000070FFFFFF803FFFFFFFF9FFF1F1FFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFF01800000000303FFFFFFFFE1DFFFF7FF80000060FFFFFF803FFFFFFFF8F0E007FFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFEC1000000000083FFFFFFFFC1FFFFFFFF800000E1FFFFFF007FFFFFFFF0C0001FFFFFFFF01FE003FFFFFFFFFFFFFFFFFFFFFFE1800000030071FFFFFFFF81FFFF7FFF808000C3FFFFFF007FFFFFFF800000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "7E3FFFFFF03F80007FFFFFFFFFFFFFFFFFFFFFE1800000070018FBFFFFFF05FFD03FDF00000183FFFFFE007FFFFFFF8000007CFFBFFFE07F80007FFFFFFFFFFFFFFFFFFFFFE18000000F001C71FFFFFE0FFF803FBE00000107FFFFF800FFFFFFFE000000FDFFFFFFE87F87800FFFFFFFFFFFFFFFFFFFFFF08000000F000701FFFC001FFF803FFC0000000FFFFFF000FFFFFFF8040021EFFFFFFFD87FBFF803FFFFFFFFFFFFFFFFFFFFF08000000F0003F07F00020FFF007FFE8000000FFFFFC000FFFFFF801C00497FFFFFFFF07FBE7E00FFFFFFFFFFFFFFFFF9FFF0C000000F0000FF07FC071FFF007FEF0000000FFFFF8000FFFFFE00300007EFFFFFF7607F";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "BE7F80001FFFFFFFFFFFE301FFF84000000F000001E00301FFFF807FFF0000000FFFFF00007FFFF00070000FFFFFFFEEE0FFBC3FE00007FFFFFFFFFE0003FFF04000001F0000000000CDFFFFF07FFE0000001FFFFE00017FFFF01870001BFFFFFFDDC0FFBDFFF800001FFFFFFFF000033FE04000001F00000000003FFFFFFE7FFC0000001FFFFC0001E7F90000E00017FFFFFFFF903FBBFFFFC0001FFFFFFFC000003FE12000003F00000000000FFFFFFE7FFC0000001FFFF80001E1C00063FE0007FFFFFBFF803FBFFFFFFF000FFFFFFFFF80103FE12000003F000000000007FFFFFFFFF80000003FFFF00001FC0800FFFE83977FFFFFFF803FBFFFFFFF0007";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "FFFFFFFFFE007BC02000003F000000000001FFFFFFFFF00000001FFFF00000E7C009FFFF0706FFFFFFFF003F7FFFFFFF0003FFFFFFFFFF01F3C84000003F000000000000FFFFFFFFFC00000007FFF00001E00033FBFFAC5DFFDFFFFE001F7FFFFFFFE0007FFFFFFFFF80F3CE4000001F0000000000007FDFFFFFFA0000000FFF800003E0F006FBFF7FF1FFFEFFFC000EFFFFFFFFE000FFFFFFFFFFEC0300C000001F00000000000003CFFFFFF60000007FFE000001C0701FFFFEFFCFFFFFFFFC0001FFFFFFFFF0000FFFFFFFFFEDC21B4000000F00000000000000FFFFFFF8000000FF0000000000F07FFFFFFF7FFFFFFFFA0003FFFFFFFFFC001FFFFFFFFFCC";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "803EC0000007000000000000001FFFFFE0000010F80000000001E0FFE7FFFDFFFFFFFFF98003FFFFFFFFFE001FFFFFFFFFC003F0800000030000000000000000001FF8000630000004000000C0FFCFFFFFF9FFFFFFFF8007FFFFFFFFFF003FFFE67FFEF98018800000000000000000000000000FF0007E6001F806039E0001FFDFFFFBFFFFFFFFFFA61FFFFFFFFFFF801FFFC60FFE380800800000000000000000000000001F6001FC0001FE0783FC00C07F9FFFFFFFFFFFFFFFFEFFFFFFFFFFFF800FE0000FFF93DF08800000000000000000000000003FC00FF800027DF3C7F000E07F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00C800007FF87DFF080000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "0000000000000000007FFFBFE00003FCFFC0F001C0FE7FFFFFFFFFFEFFFFFFFFFFFFFFFFFFE000000001FF83E000000000000000000000000000007FF97FC00001FE1FC0E002807FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF80038018007833FC0800000000000000000000000001FFFFD008133FF03E0000080FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF800F803FC39E61FC040000000000000000000000000003FE001807FBF81FC000101FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF2FE1C0020000000000000000000000000003E020300670FE1FE000301FDEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFD2FE090010000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N18
cyclonev_lcell_comb \u1|tft_rgb[9]~57 (
// Equation(s):
// \u1|tft_rgb[9]~57_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout 
// )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[9]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[9]~57 .extended_lut = "off";
defparam \u1|tft_rgb[9]~57 .lut_mask = 64'h0A220A775F225F77;
defparam \u1|tft_rgb[9]~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "FFFFFFFF1FFFFF3C3FFFC0003003F800000000000000000003FFFF83FFC01FC00BF9000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000FF003C3FFFC0003003FE00000000000000000003FFFFC7FF807FF823F00000000000007FFFFFFFFFFFFFFFFFFFFFFFFF83800008E03FFF80006001FF00000000000000000003FFFF01FF80FFFC07F00000000000000FFFFFFFFFFFFFFFFFFFFFFFFE3F8000FFE07FFF8000E000FF00000000000000000003FFFFC0FF007FFE0FE0000000001FC01FFFFFFFFFFFFFFFFFFFFFFFF8FFC001FFF83FFF0000E0007F80000000000000000001FFFFE0FE003FFE0380000000001F0FFFFFFFFFFFFFFFFFFFFFFFFFF1FFC001";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "3FFC3FFF0001E0003F80000000000000000003CFFFF03F003FFF0700000000001FE7FFFFFFFFFFFFFFFFFFFFFFFFC7FF0E037FFC1FFF0001E0001FC0000000000000000001C7FFE03F003FFE0000000000003FF1FFFFFFFFFFFFFFFFFFFFFFFF9FFE0E03FFFE0FFE0003A0000FC00000000000000000039FFFE03F007FFC0000000000002FF7FFFFFFFFFFFFFFFFFFFFFFFE3FFF3EECFFFF83FC0000E0000FC00000000000000000039FFFF83E007FF830000000000003F9FFFFFFFFFFFFFFFFFFFFFFFC7FFFFCFFFFFF80FC0003C0000FE0000000000000000007BFFFFE7F00FFFFC0000000000001FF7FFFFFFFFF3FFFFFFFFFFFF87FFFF0FFFFF800FC0003";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "D80007E000000000000000000FA7FFF8FF00001C38000000000001FFFFFFFFFFFE007FFFFFFFFFF07FFFE1FF3DF000FC0007980007E000000000000000000E7FFFF87F0000180000000000003FFFFFFFFFFFF8001FFFFFFFFFE07FFFE1F83E0001FE0003B00007E000000000000000003F3FFFFCFF803FFC08000000001FFFFFFFFFFFFFF800007FFFFFFFC07FFFC1F8060001FF0001B00003F000000000000000001F3FFFC03F007FFD881C0000007FFFFFFFFFFFFFE000003FFFFFFF807FFF80F0000001FFC007300003FF00000048400000001D01FF807E007FF9FC3C000007FFFFFFFFFFFFFF8000003FFFFFFF003F1F01F8840003FFE00E600003FF0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "003FFFF000007F80FFFFFC003FF3FE5E00303FFFFFFFFFFFFFFF8000001FFFFFFF007FFF01FFD8000FFFE00E600003FF000013F80FFA0000FF80FFFF9F0033E79E180062FFFFFFFFFFFFFFFE0000001FFFFFFF003FFF01FFFE003FFFF00E600003FF00001E0000070003FFE1FFFC7F0000F77C700001FFFFFFFFFFFFFFF801E0003FFFFFFE003FFE001FFF007FFFFF0CC00007FF0000700000008003FBE3FF387C200EF170F00802FFFFFFFF7FFFFFF003800C3FFFFFFE003FFC001FFF81FFFFFFC0C0000FFE0001C00000003C07FFE1FFC033C00EFFFFF00003FFFFFFFEBFFFFBE000001D3FFFFFFE003FFC0007CF87FFFFFFF4C0001FE00001000F80000607";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "FFFFFFFFFF9FFFC0007C00FFF8000006FFFFFFFFFFFFFFFFFFFFFFFFE0003CF803FFFF800003800000000000000000003FFFFFFFFFFFFFCFFFE0007C007FF800003E7FFFFFFFFFFFFFFFFFFFFFFFF000000003FFFF800003800000000000000000003FFFFFFFFF9BFFFFFFC003FF007FF000007CFFFFFFFFFFFFFFFFFFFFFFFFF800020087FFFF800007000000000000000000003FFFFFFFFE01FFFFFFE011FFDFFFE0000070FFFFFFFFFFFFFFFFFFFFFFFFFF8007F007FFFF800207000300000000000000003FFFFFFFFC007FFFFFE007FFFFFFE0000020FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFEFDFFFF000607000700000000000000003FFFFFFFE0003FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "FFE003FFFFFE00800008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC1FFF00060F000F00000000000000001FFFFFFF80001FFFFFE00FFFFFC000800018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFF00060E003F00000000000000001FFFFFFE00000FFFFFF067FFFFE0008000387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFE000E0E00FF00000000000000001FFFFFFC000007FFFFF83FFFFFC001C000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFE000E0E03FF00000000000000001FFFFFF0000003FFFFF63FFFFF8001C000387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFE001C0F1FFC00000000000000000FFFFFE0000003FFFFF6CFFFFF80";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "018000387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFC001C0FFFE000000000000000000FFFFFC0000001FFFFF27FFFFF00038000387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFC001C1FFF8000000000000000000FFFFF807C00003FFFF01FFFFD0003000038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFC003C1FFE0000000000000000000FFFFF007C00003FFFF73FF0000000000038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFF8001C0FF80000000000000000000FFFFC00FF00001FFFFFDFE000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFF800380FF000000000000000000007FFF8007FC0000FFFF77FC00000000013FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFF800380FC000000000000000000007FFF8077FE00007FFC7FF80000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFF00038078000000000000000000007FFF001FFC00003FFCFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFF80038010000000000000000000007FFFC00FFE01C07FF9FF800000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFF00038018000000000000000000003FFFF00FFC03F027FFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC3FFFE0003803E000000000000000000003FFFE01FFC03F801FFFE00000000001FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "FFF3F9FFF000000000000000FC00000000000000007FFFF00000000FFFFFFFF000000000FFFFFFFFF3FFFFFFFFF6000FFFFFFFF1C3FFFE00000000000001FC00000000000000007FFFE00000000FFFFFFF8000000000FFFFFFEFF3FFFFFFFFE4000FFFFFFFF9DFFFFFC0000000000001F800000000000000003FFFC00000001FFFFFFE00000000217FFFFFFFB9FFFBFFFFE00037FFFFFFF8BFFFFFF0000000000003F000000000000000003FFF800000003FFFFFFC000000003FFFE3F6F989FFF9FFFFE000FFFFFFFFFC3FFFFFFE000800000007F000000000000000003FFF800000007FFFFFC0000000001FFFE0E02C44FFF0FFFFC007FFFFFFFFFC7FFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "0C7C0000000FE000000000000000003FFF00000000FFFFFF00000000003FFBF00000027FF07FFF800FFFFFFFFFFC7FFFFFFFFFFC0000000FC000000000000000003FFF00000001FFFFFE00000000007FF8E00000007FF013FF001FFFFFFFFFF87FFFFFFFFFFE0000001F8000000000000000001FFF00000003FFFFF800000000007FF80000000003C003FE007FFFFFFFFFC03FFFFFFFFFFE0000001F0000000000000000000FFF80000007FFFFF000000000403FFC00000000000003FE01FFFFFFFFFFE03FFFFFFFFFFE0000003E00000000000000000007FF8000001FFFFF8000000002401FFC00000000000000F81FFFFFFFFFFFC07FFFFFFFFFFE0000003C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000003FF8000003FFFFE0000000003300FF000000000000000183FFFFFFFFFFF807FFFFFFFFFFC0000003C00000000000000000001FF800000FFFFF80000000000380FF000000000000000007FFFFFFFFFFF807FFFFFFFFFFF0000007800000000000000000001FFC00007FFFFE000000000007A07F800000000000C6400FFFFFFFFFFFF807FFFFFFFFFFFE00000701C000000000000000000FFC0001FFFFF80000000003006F7F800000001E1C0FF7CFFFFFFFFFFFF303FFFFFFFFFFFF80000E07FFF0000000000000000FFF0003FFFFE00060000001807FFF800000003FE00FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFC0000E0FFFF00000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000FFF83FFFFFFC0003D200000C07FE3800000013FF01FFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFE000080FFFF00000000000000007FFFFFFFFFF000FDFF00001823FF18000003B3FF81FFFFFFFFFFFFFFFFFC0FFFFFFF3FFFFF000001E1FC00000000000000007FFFFFFFFFE00EFFFF80000E01FFD8000003FFFFE1FFFFFFFFFFFFFFFFFF07FFFFFF00FFFF000001C02000000000000000007FFFFFFFFF813F7FFFC0001E03FFF800000187FFFCFFFFFFFFFFFFFFFFFF807FFFFE01FFFF800003C00000000000000000007FFFFFFFFF1DFBBFFFC0001C03FFFC000007EFFFFFFFFFFFFFFFFFFFFFFFC03FFF7C01FFFF800003800000000000000000007FFF";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFE03FFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFF803FFFFFFFFFFFFFFFFFE0000000000000000000001FFF0000001FFFFFFFF80000000000000000000000000000FFFFFFFFFE001FFFFFFFFFFFFFFFFF00000000000000000000003FE000000001FFFFFFFC0000000000000000000000000000FFFFFFFFFC001FFFFFFFFFFFFFFFF800000000000000000000003F8000000001FFFFFFFC00000000000000000000000000007FFFFFFFF8000FFFFFFFFFFFFFFF0000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000007F90000000001FFFFFFFC00000000000000000000000000003FFFFFFFF00007FFFFFFFFFFFFFC00000000000000000000001FC00000380003FC7FFFFF00000000000000000000000000003FFFFFFFE00007FFFFFFFFFFFFF00000000000000000000000DE000003FF8001F007FFFF80000000000000100000000000003FFFFFFFC00003FFFFFFFFFFFFC0000000000000001FB81F5FF800000FFFC000F00F87FFE0000000000040300000000000001FFFFFFF800003FFFFFFFFFFFE00000000000003833FFF7FFFF800001FFFF000F00F0007E00000000000E0300000000000001FFFFFFE000001FFFFFFFFFFF80000000000005BFF3FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "FFFE00001FFFFF060F0070003F00000000001E0100000000000001FFFFFFC000001FFFFFFFFFFE000000000000BFFFFFFFFFFFFE00007FFFFF878F8060000380000000001E0100000000000000FFFFFF0000001FFFFFFFFFF000000000000FDFFFFFFFFFFFEF00007FFFFFC78E00000001C0000000003E0000000000000000FFFFFE0000000FFFFFFFFF800000000007FFFFFFFFFFFFFFFD0001FFFFFFE3DE7E000000C0000000003C0000000000000000FFFFF80000000FFFFFFFFF0000000000E3FFFFFFFFFDFFFFFF0007FFFFFFE3DDFF80000000000000007C00000000000000007FFFF80000000FFFFFFFFC000000003FFFFFFFE7FFFFFFFFFE000FFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N30
cyclonev_lcell_comb \u1|tft_rgb[9]~54 (
// Equation(s):
// \u1|tft_rgb[9]~54_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) 
// # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ))))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout 
// ))))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ))))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[9]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[9]~54 .extended_lut = "off";
defparam \u1|tft_rgb[9]~54 .lut_mask = 64'h220A770A225F775F;
defparam \u1|tft_rgb[9]~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "0003FFFFA000000000100000003801FFFFFFFFFFF000000000000000000000000000000000003FE0003800000007FE0700000000FFFE4000000000000400007801FFFFFFFFFFF80F800000000000000000000000000000003FE0007800000007FF00000000017FFD000000000000000401F803FFFFFFFFFFFFFFC00000000000000000000000000000003FE0007000000003FF8000000000BFF2000000000000000013F807FFFFFFFFFFFFFFC00000000000000000000000000000003FE0007000000003FF80000000005FCC00000000000000003BF007FFFFFFFFFFFFFFE00000000000000000000000000000003FE0007000000003FFC00000000024600000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "0000000800001BF007FFFFFFFFFFFFFFE00000000000000000000000000000007FF000F000000003FFE0000000000F0000000000000800001BF007FFFFFFFFFFFFFFF00000000000000000000000000000007FF000E000000003FFF0000000000000000000000008000013F007FFFFFFFFFFFFFFF00000000000000000000000000000007FF801E000000003FFF8000000000000000000000000000001E007FFFFFFFFFFFFFFF00000000000000000000000000000007FF807C000000003FFF8000000000000000000000000000000600FFFFFFFFFFFFFFFF00000000000000000000000000000007FFE1FC000000003FFFC0000000000000000000000040000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00600FFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFF8000000003FFFE000000000000000000000000000800600FFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFF0000000003FFFF000000000000000000000002000100600FFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFC0000000003FF9F000000000000000000000001180200601FFFFFFFFFFFFFFFFC000000000000000000000000000001F1FFE00000000003FF0F000000000000000000000000B80200601FFFFFFFFFFFFFFFFE000000000000000000000000000003E000000000000003FF07000000000000000000000000700000401FFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFE000000000000000000000000000003C000000000000003FF03000000000000000000000003000001800FFFFFFFFFFFFFFFFF0000000000000000000000000000078000000000000003FF0000000000000000000000001E000007800FFFFFFFFFFFFFFFFF8000000000000000000000000000078000000000000003FF0000000000000000000000003C000007800FFFFFFFFFFFFFFFFFC000000000000000000000000000078000000000000003FF0000000000000000000000006000002F800FFFFFFFFFFFFFFFFFE0000000000000000000000000000F0000000000000003FF000000000000000000000000600000EFC003FFFFFFFFFFFFFFFFE0";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "0000000000000000000000001FF80003800003FC00000000000000081FFFF0CF1FFFFFFFFFFF0000000000000000000000000000000000000000000000001FF80003800003FE00000000000000103FFFC14387FFFFFFFFF60000000000000000000000000000000000000000000000001FF80003800003FF00000000000000607FFFC301F1FFFFFFFFF00000000000000000000000000000000000000000000000001FF80003800001FF8000000000000187FFFFC401FCFFFFFFFF8C0000000000000000000000000000000000000000000000001FF80003000001FFC000000000000207FFFF88003C3FFFFFFF1C000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "0000000000001FF00007000000FFE000000000000407FFFF1800278FFFFFFC3C0000000000000000000000000000000000000000000000001FF00007000000FFF00000000000081FFFFF300007C7FFFFF83E0000000000000000000000000000000000000000000000001FF000070000007FF80000000000107FFFFE600003C0FFFFE1FC0000000000000000000000000000000000000000000000001FF000070000003FFC000000000020FFFFFEC00003C07FFF01FE0000000000000000000000000000000000000000000000001FF000070000003FFE000000000041FFFFF9000001001FF80BFE000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "1FF0000F0000001FFF000000000003FFFFF30000000001A00FFC0000000000000000000000000000000000000000000000001FF0000E0000000FFF800000000087FFFFC50000002000000FFC0000000000000000000000000000000000000000000000001FF0000E0000000FFFF0000000005FFFFF9C0000002000000FFE0000000000000000000000000000000000000000000000001FF0000E00000007FFF8000000013FFFFE640000002000000FFC0000000000000000000000000000000000000000000000001FF0000E00000007FFFC000000017FFFFCC000000020000003FC0000000000000000000000000000000000000000000000001FE0001E0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "0007FFFE000000017FFFFDC000000000000000FC000003C000000000000000000000000000000000000000001FE0001C00000007FFFF000000027FFFFB0000000000000000B80001FFF0000C0000000000000000000000000000000000001FE0001C00000007FFFF00000002FFFFF4000000001000000038000FFFFC003E0000000000000000000000000000000000001FE0003C00000007FFFF00000001FFFFEC000000001000000038403FFFFE007F0000000000000000000000000000000000003FE0003800000007FC7F00000001FFFFD8000000001000000038007FFFFFFFFFC000000000000000000000000000000000003FE0003800000007FE1F0000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "000000000000000000000000000F0000000000000003FF000000000000000000000001C000007FC000FFFFFFFFFFFFFFFFE0000000000000000000000000001F0000000000000003FF000000000000000000000001000000138000001FFFFFFFFFFFFFC0000000000000000000000000003E0000000000000003FF0000000000000000000000030000000300000001FFE0FFFFFFFF8000000000000000000000000000FE0000000000000003FF000000000000000000000007C000000440000000000003FFFFF00000000000000000000000000007FC0000000000000003FF0000000000000000000000060004020C0000000000000000180000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "0000000000003FF80000000000000003FF000000000000000000000004020435C82000000000000000000000000000000000000000000007FFF00000000000000003FF0000000000000000000000040784049010000000000000000000000000000000000000000007FFFFE00000000000000003FF00000000000000000000000401C400301C000000000000000000000000000000000000003FFFFFFF000000000000000003EF00000000000000000000000433C780201E000000000000000000000000000000000001FFFFFFFF80000000000000000003EF000000000000000000000004F3C3F0401FF00000000000000000000000000000003FFFFFFFFFC0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000003EF000000000000000000000004FF81F8C00FFFFF8000000000000000000000003FFFFFFFFFFF000000000000000000000003EF000000000000000000000004FF80FF8003FFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFF000000000000000000000000003EF0000000000000000000000047F007F00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000003EF0000000000000000000000047F003E0000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000003EF0000000000000000000000067F000E000000000000000FFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000003EF0000000000000000000000073F010E00000000000000000000000000000000000000000000000000000000000000000003EF0000000000000000000000079F030E00000000000000000000000000000000000000000000000000000000000000000001EF000000000000000000000003CC070E00000000000000000000000000000000000000000000000000000000000000000001EF000000000000000000000003C00E1E00000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000001E00E1E00000000000000000000000000000000000000000000000000000000000000000001FF00";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000007FC000000007FFFFFFFFFFC0000000000000000000000000000000000000000000FFC0000F000000000000000000000000007FC00000001FFFFFFFFFFFC0000000000000000000000000000000000000000000FFC0000F00000000000000000000000000FF8000000003FFFFFFFFFFC0000000000000000000000000000000000000000000FFC0000F00000000000000000000000001FF0000000001FFFFFFFFFF80000000000000000000000000000000000000000000FFC0000F00000000000000000000000003FF000000001FFFFFFFFFFC00000000000000000000000000000000000000000000FFC0000F00000000000000000000000007FE000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000FFFFFFFFFFFC00000000000000000000000000000000000000000000FFC0000F00000000000000000000000007FE0000000FFFFFFFFFFFF400000000000000000000000000000000000000000000FFC0000E0000000000000000000000000FFE0008000FFFFFFFFFFFF000000000000000000000000000000000000000000000FFC0000E0000000000000000000000001FFF007F80FFFFFFFFFFFFE000000000000000000000000000000000000000000000FFC0000E0000000000000000000000003FFE01FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000FFC0000C0000000000000000000000007FFE01FFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FFE0000000000000000000000000000000000000000000000FFC0001C000000000000000000000000FBBC01FFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000FF80001C000000000000000000000000F39E01FFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FF80001C000000000000000000000001C03C01FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000FF80001C000000000000000000000003804001FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000FF80001C000000000000000000000004000000FFFFFFFFFFFFFFE0000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "0000000000000000000000000000000000001FF80001C0000000000000000000000080000007FFFFFFFFFFFFFE00000000000000000000000000000000000000000000001FF80001C0000000000000000000000100000003FFFFFFFFFFFFFC00000000000000000000000000000000000000000000001FF8000180000000000000000000000000400039FFFFFFFFFFFFF000000000000000000000000000000000000000000000001FF80003800001F0000000000000000201E0003CFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FF80003800003F8000000000000000407FF007C7FFFFFFFFFFFC00000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N12
cyclonev_lcell_comb \u1|tft_rgb[9]~56 (
// Equation(s):
// \u1|tft_rgb[9]~56_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout 
// )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[9]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[9]~56 .extended_lut = "off";
defparam \u1|tft_rgb[9]~56 .lut_mask = 64'h0F550F55330033FF;
defparam \u1|tft_rgb[9]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N54
cyclonev_lcell_comb \u1|tft_rgb[9]~58 (
// Equation(s):
// \u1|tft_rgb[9]~58_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[9]~56_combout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[9]~54_combout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[9]~55_combout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[9]~56_combout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\u1|tft_rgb[9]~57_combout ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( !\u1|tft_rgb[9]~56_combout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[9]~54_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[9]~55_combout )) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( !\u1|tft_rgb[9]~56_combout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \u1|tft_rgb[9]~57_combout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u1|tft_rgb[9]~55_combout ),
	.datac(!\u1|tft_rgb[9]~57_combout ),
	.datad(!\u1|tft_rgb[9]~54_combout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.dataf(!\u1|tft_rgb[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[9]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[9]~58 .extended_lut = "off";
defparam \u1|tft_rgb[9]~58 .lut_mask = 64'h050511BBAFAF11BB;
defparam \u1|tft_rgb[9]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N9
cyclonev_lcell_comb \u1|tft_rgb[9]~59 (
// Equation(s):
// \u1|tft_rgb[9]~59_combout  = ( \u1|tft_rgb[9]~58_combout  & ( \u1|tft_req~2_combout  & ( (\u0|rom_valid~q  & \u1|tft_req~1_combout ) ) ) )

	.dataa(!\u0|rom_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|tft_req~1_combout ),
	.datae(!\u1|tft_rgb[9]~58_combout ),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[9]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[9]~59 .extended_lut = "off";
defparam \u1|tft_rgb[9]~59 .lut_mask = 64'h0000000000000055;
defparam \u1|tft_rgb[9]~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "FFFC07FFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFF00000000000000000000000000C0000000009FFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFF00000000000000000000000100C000000001BFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFE000000000000000000000000046000400001FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFC00000000000000000001C090676000600001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFF800000000000000000001F1FD3BB000F00003FFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "FFFFFFFFFFFFFFFF000000000000000000FFFFFFFF000000000000000000040FFFFFFD800F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFE000000000000000000071FFFFFFF800FEC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFC00000000000000000007FFFFFFFFFC3FFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFF800000000000000000003FFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFE000000000000000000003FFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "FFFF0000000000000000007FFFFFC00000000000000000000FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF0000000000000000003FFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "000000000007C0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "FFFFFFFFFFFFFFC3FFFFFFFFFFFC07FF00000000000000000000007C003FFFFFF406FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFC01FF000000000000000000000038007FFFFFDC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF71FFFFFFFFFFFFE00FF0000000000000000000000FE007FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFF001FFFFFFFFFFFFF00FF00000000000000000000003F00FFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFE0007FFFFFFFFFFFF807F00000000000000000000001F01FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "0003FFFFFFFFFFFFC07F00000000000000000030000FC0FFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800F1FC0003FFFFFFFFFFFFE03F00000000000000000038001FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001F1FC0001FFFFFFFFFFFFF03F00000000000000000060001FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000C11300007FFFFFFFFFFFF03F000000000000000000600007C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000030000007FFFFFFFFFFFF01F00000000000000000040000180FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000F000007FFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "FFFFF81F00000000000000000058000700FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001E00C20FFFFFFFFFFFFFF81F00000000000000000180000780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001E07C1FFFFFFFFFFFFFFF81F000000000000000000C00003007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003E07F9FFFFFFFFFFFFFFFC0F000000000000000000C0003FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007F0FFFFFFFFFFFFFFFFFFC00000000000000000002FE007F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E0FE077BFFFFFFFFFFFFFFFC000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "000000000000007F000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FE0027FFFFFFFFFFFFFFFC0000000007F0000000007F000060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FE0001FFFFFFFFFFFFFFFC00000001FFFFF80000001E000380FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFC001FFE000FFFFFFFFFFFFFFF80000000FFFFFFF0000001C00C783DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF3FFFFFFFFFFC003FFE0007FFFFFFFFFFFFFF00000003FFFFFFFC000001E003FCC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFC003FFF8307FFFFFFFFFFFFFE0000000FFFFFFFFF800";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000006400000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FE00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000001FFFC000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "000000000001FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000007FFFE00000000000003FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFF00000000000001FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003FFFFF80000000000003FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFC0000000000007FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000300000000000000000000001FFFFFFC0000000000007F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF0001F00000000000000000000003FFFFFFE000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE0007F00000000000000000000007F83FFFFC00000000002FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FF0000000000000000000000FF83FFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FF0000000000000000000003FF00FFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF0000000000000000000007FF803FFFF00000003FFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFF0000000000000000000007F8801FFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFF000000000000000000000FFE003FFFFC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF0000000000000000000003FF001FFFF8000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0000000000000000000000FF003FFFFD80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFC1FFF0000000000000000000001FE003FFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000000000000000000000007FC0000000000000000000000000000000000000000000FFFFFFE000000007FFFFFFFFFFFFFFF00000000000000000000001FFE000000000000000000000000000000000000000001FFFFFFFFE00000003FFFFFFFFFFFFFFF00000000000000000000003FFE000000000000000000000000000000000000000007FFFFFFFFE00000003FFFFFFFFFFFFFFF00000000000000000000007FFF0000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "0000000000000000006FFFFFFFFFE00000003FFFFFFFFFFFFFFF0000000000000000000000FFFF8000000000000000000000000000000000000003FFFFFFFFFFC03800000FFFFFFFFFFFFFFF0000000000000000000001FFFF800000000000000000000000000000000000001FFFFFFFFFFFE0FF800007FFFFFFFFFFFFFE0000000000000000000003FFFFC00000000000000000000000000000000000007FFFFFFFFFFFF0FF078001FFFFFFFFFFFFFC0000000000000000000007FFFFC00000000000000000000000000000000000007FFFFFFFFFFFF0FF0FFF81FFFFFFFFFFFFFC000000000000000000001FFFFFE000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "0001FFFFFFFFFFF9F0FF8FFFC0FFFFFFFFFFFFFE000000000000000000003FFFFFE0000000000000000000000000000000000001FFFFFFFFFFF8707F9FFFFC7FFFFFFFFFFFFE00000000000000000000FFFFFFE0000000000000000000000000000000000010FFFFFFFFFFF871FFFFFFFE3FFFFFFFFFFFFF00000000000000000001FFFFFFF0000000000000000000000000000000000002FFFFFFFFFFFC21FFFFFFFF3FFFFFFFFFFFFF00000000000000000007FFFFFFF0000000000000000000000000000002000000FFFFFFFFFFFC23FFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFF0000000000000000000000000180000000001FFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N30
cyclonev_lcell_comb \u1|tft_rgb[10]~60 (
// Equation(s):
// \u1|tft_rgb[10]~60_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout )) ) ) ) # 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[10]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[10]~60 .extended_lut = "off";
defparam \u1|tft_rgb[10]~60 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \u1|tft_rgb[10]~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "0000000001E007FFFFFFFFFFFFFFFE00000000003800000000000000000000000000000063FFFEFFF80000000000000000000000000000801FFFFFFFFFFFFFFFFE00000000003C0000000000000000000000000010008FFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFD700000000002C0000000000000000000000000000031FFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFF858000000000080000000000000000000000000000047FFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFF01800000000100000000000000000000000000000000FFFFE7FFFF0000000000000000000000000001FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "FFFFFFFFFFFFFFFF01000000000200000000000000000000000000000003E7FE07FFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFE040000000000000000000000000000000000000000DC7FC23FFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFF30C00000000000000000000000000000000000000000C7FC21FFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFC19800000000000000000000000000000000000000000C318220FFFE000000000000000000000000007FFFFFFFFFFFFFFFFE009000000000000206000000000000000000000000000C3186003FFE00000000000000000000000001FFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "FFE00C00000000000000600000000000000000000000000002304800FFF00000000000000000000000001FFFFFFFFFFFFFFFFFC000800000000030002800000000000000000000000000002078003FF00000000000000000000000000FFFFFFFFFFFFFFFFFC0006000000000727338000000000000000000000000000003F8001FF80000000000000000000000000FFFFFFFFFFFFFFFFF800070000000057FFFF8000000000000000000000000000007F80007F80000000000000000000000001FFFFFFFFFFFFFFFFFCF007000000009FE7FFC00000000000000000000100000007FF80001F80000000000000000000000003FFFFFFFFFFFFFFFFFFFC0680000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00CFFFFFFE000000000000000000000000000BFFF80000000000000000000000000000003FFFFFFFFFFFFFFFFFF1E018000000CFFFFFFF000000000000000000000000000FFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFF8E0100000104FFFFFFF000000000000000000000000000FFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF00000300F0FFFFFFF000000000000000000000000001FFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFF5F00000280E0FFFFFFFFE0000000000000000000020001FFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFF0F00010D11E6FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "8000000000000000000320001FFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFF8FE0011DFFFFFFFFFFFFFE000000000000000000FE0001FFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFCFB0037F7FFFFFFFFFFFFFC00000000000000003DC0003FFFE00000000000000000000000000000003FFFFFFFFFFFFFFFFFFEFC01FBFFFFFFFFFFFFFFFF00000000000000003FC0003FFFE00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE1BFBFFFFFFFFFFFFFFFFC0000000000000001DE0007FFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFCFFFEFFFFFFFFFFFFFFFFE000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "0000003FE0007FFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFC0000000000110003E0003FFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000F9158017F0003FFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFBC0FF000BFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFC0FF000FFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFE1FF000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "FFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF0FF000FFFF800000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFF800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFF800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFF80000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFF8000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF800000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF80000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "001C000F887FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE1FFFFFFFFFFC003FFF87FFFFFFFFFFFFFFF80000001FFFFFFFFFC000000000201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F83FFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFF000000000FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01F47FFFFFFFFFFE0007FFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFC000008007F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FBFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFC00001800E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF38007DFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFE00000000037FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE0000FBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80403FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFE00000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "FFFFFFFFFFFF8080000207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001EFFFFFFFFFFFE00008003FFFFFFBFFFFFFFFFFFFFFFFFFFFFF0F00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFF600008407FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFE200008007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFE000080007F7FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "81C000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFFA002FC020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF830040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFF0007FC041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0200000017FFF87FFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFE0007FC003FFFFFFFFFFFFFFFFFFFFFFFFFBFFDE1000000027FFC007FFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFDF000FF80017FFFFFFFFFFFFFFFFFFFFFFFE3FFB6800000000FFFC001FFFFFFFFFFFFFFFFFFFFFFFF00000000000000F803F8E000FF8010FFFFFFFFFFFFFFFFFFFFFFFFCFFFF8100000089FFF";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "C0007FFFFFFFFFFFFFFFFFFFFFFF800000000000000000FE00007F8000FFFFFFFFFFFFFFFFFFFFFFFF8FFFF0000000111FFFC0001FFFFFFFFFFFFFFFFFFFFFFF8000000000000000003200000F8001FFFFFFFFFFFFFFFFFFFFFFE78FFFE4000000223FFFC00007FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000018003FFFFFFFFFFFFFFFFFFFFFFFF1FFFE8000000006FFFC000003FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000018003FFFFFFFFFFFFFFFFFFFFFF9C01FFF8000004007FFFC0000000FFFFFFFFFFFFFFEFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF00017C68800000007FFFC0000000FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "FFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF60000F8F900000000FFFF80000000FFFFFFFFFFFFFFFFFFF7800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFCC040053A200200001FFFF800000001FFFFFFFFFFFFFFFFFF1800000000000000000000020000005FFFFFFFFFFFFFFFFFFFFF90400800E00010003FFFF000000001FFFFFFFFFFFFFF3FFFF000000000000000000000030000009FFFFFFFFFFFFFFFFFFFFE00001003000000003FFFE000000000FFFFFFFFFFFFFF23FE4800000000000000000000000000007FFFFFFFFFFFFFFFFFFFF800000008000000005FFFC0000000003FFFFFFFFFFFFE3";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "7FC100000000000000000000000000001FFFFFEFFFFFFFFFFFFFFF0018000200000000067FFC0000000001FFFFFFFFFFFF87FC0F000000000000000000000000000007FFF9CFFFFFFFFFFFFFFF0030000006000000007FF80000000000FFFFFFFFFFFF067FFF00000000000000000000000000000FFF819FFFFFFFFFFFFFFE00200004000000000059E000000000007FFFFFFFFFFFC7F7FF00000000000000000000000000009FFE03FFFFFFFFFFFFFFFF806000000000000000010000000000007FFFFFFFFFFFEFE00700000000000000000000000000003FF007FFFFFFFFFFFFFFFF80C000000000000000000000000000003FFFFFFFFFFFFFE00F00000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "0000000000000000000000401FFFFFFFFFFFFFFFFF018000000000010000000000000000001FFFFFFFFFFFFFFFFF800000000000000000000000000006803FFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFC7FE7FFFFFFFFFC0000000000000000000000000000002FF7FFFFFFFFFFFFFFF0000000000000000000000000000000007FF07FC03C7FFFFFFE000000000000000000000000000001FFE7FFFFFFFFFFFFFFE0000000000000000000000000000000000F000000001FFFFFFF00000000000000000000000000001FDFCFFFFFFFFFFFFFFFE00100000001000000000000000000000004000000021FFFEFFF8000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N51
cyclonev_lcell_comb \u1|tft_rgb[10]~63 (
// Equation(s):
// \u1|tft_rgb[10]~63_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) ) ) ) 
// # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[10]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[10]~63 .extended_lut = "off";
defparam \u1|tft_rgb[10]~63 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \u1|tft_rgb[10]~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N9
cyclonev_lcell_comb \u1|tft_rgb[10]~61 (
// Equation(s):
// \u1|tft_rgb[10]~61_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout )) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[10]~61 .extended_lut = "off";
defparam \u1|tft_rgb[10]~61 .lut_mask = 64'h0F550F550033FF33;
defparam \u1|tft_rgb[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF00000000000000000000000000001FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF00000000000000000000000000001FFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFE00000000000000000000000000443FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFE00000000000000000000000000C61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFE00000000000000000000000003FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFE00000000000000000000000007FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFE000000000000000000000001FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFC000000000000000000000001FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFC000000000000000000000003FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFE007FFFC000000000000000000000007FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFC00000000000000000000000FFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFC00000000000000000000001FFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFC00000000000000000000007FFFFFF80003FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFC0000000000000000000001FFFFFFF00003FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFE00FFFF80000000000000000000003FFFFFFE000007FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFF80000000000000000000007FFFFFFC000003FFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFF8000000000000000000000FFFFFFF8000003FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFF8000000000000000000001FFFFFFF0000003FFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFF8000000000000000000003FFFFFFE0000003FFFFFF401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "E00FFFF0000000000000000000007FFFFFFC0000003FFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFF0000000000000000000007FFFFFF80000001FFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFF000000000000000000000FFFFFFE00000001FFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFF000000000000000000000FFFFFF800000001FFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFF000000000000000000000FFFFFF000000001FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFE00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "0000000000000000FFFFFE000000001FFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFE000000000000000000001FFFFFC000000001FFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFE000000000000000000001FFFFF8000000000FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFC000000000000000000003FFFFF0000000000FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFC000000000038000000003FFFFE0000000000FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFC00000000001E00000";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "0001FFFFC0000000000FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFC00000000001F800000001FFFF80000000000FFBFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFF800000000000FF00000000FFFE00000000000FFFFBFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFF8000000000007F000000007FFC00000000000FFFFFEC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFF8000000000007F000000003FF000000000000FFFFFC40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFF8000000000003F000000001F800000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000007FFFFE40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFF0000000000001F000000000000000000000007FFFFE40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFF0000000000000F000000000000000000000007FFFFEC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FE00000000000007000000000000000000000007FFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007F800000000000007000000000000000000000007FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001E000000000000003000000000000000000000003FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001000000000000000000000003FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000E7FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000047FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFBFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000001FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000003FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000001FFFFFD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001FFFFF103FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000003FFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFEC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000003FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000001FFFBFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFC000000000000000000000000000000000000000000003FFFBFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000003FFFBFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000003FFFBFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000010000000000000000000000003FFF87FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000010000000000000000000000003FFFC0F80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "0000000000000000000010000000000000000000000003FFFE07000000007FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000010000000000000000000000003FFFF00000000000000000003FFFFFFF800000000000000000000000000000000000000000010000000000000000000000003FFFF800000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000001FFFFF0000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "0000000010000000000000000000000000FFFEF000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000007FFCF000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000003FF8F000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000003FF1E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF1E0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N42
cyclonev_lcell_comb \u1|tft_rgb[10]~62 (
// Equation(s):
// \u1|tft_rgb[10]~62_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout 
//  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout 
// )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[10]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[10]~62 .extended_lut = "off";
defparam \u1|tft_rgb[10]~62 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \u1|tft_rgb[10]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N54
cyclonev_lcell_comb \u1|tft_rgb[10]~64 (
// Equation(s):
// \u1|tft_rgb[10]~64_combout  = ( \u1|tft_rgb[10]~62_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\u1|tft_rgb[10]~63_combout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\u1|tft_rgb[10]~61_combout ))) ) ) ) # ( !\u1|tft_rgb[10]~62_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\u1|tft_rgb[10]~63_combout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\u1|tft_rgb[10]~61_combout ))) ) ) ) # ( \u1|tft_rgb[10]~62_combout  & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]) # (\u1|tft_rgb[10]~60_combout ) ) ) ) # ( !\u1|tft_rgb[10]~62_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & \u1|tft_rgb[10]~60_combout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u1|tft_rgb[10]~60_combout ),
	.datac(!\u1|tft_rgb[10]~63_combout ),
	.datad(!\u1|tft_rgb[10]~61_combout ),
	.datae(!\u1|tft_rgb[10]~62_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[10]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[10]~64 .extended_lut = "off";
defparam \u1|tft_rgb[10]~64 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \u1|tft_rgb[10]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \u1|tft_rgb[10]~65 (
// Equation(s):
// \u1|tft_rgb[10]~65_combout  = ( \u0|rom_valid~q  & ( (\u1|tft_req~1_combout  & (\u1|tft_req~2_combout  & \u1|tft_rgb[10]~64_combout )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u1|tft_req~2_combout ),
	.datac(!\u1|tft_rgb[10]~64_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rom_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[10]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[10]~65 .extended_lut = "off";
defparam \u1|tft_rgb[10]~65 .lut_mask = 64'h0000000001010101;
defparam \u1|tft_rgb[10]~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "1FFFFFFFF807C0CC5871B58D6109F9F7FFFF87CFFFFFFF000000000FFFF8341009C6FBEBD25776CE3F0FF6FA86800000000003FFFFFFF81FF81822F5B1F4118A35FFFFFE07C9FFFFF8000000003FFFE23600098C3F0B5BB2C0DFA407C46A18000000000000FFFFFFFC7FFA202B869D7161F961FFFFF007C8FE0000000000007FFFFD27001E1E07EE14DB84252B0B86400C0000000000001FFFFFFFFFFFBC390B5673A470AC3FFF8007D2F800000001FFFFFFFFFFCB00073F88B96ABF00186A0CC48A0000030000000007FFFFFFFFFFFCCFDB58426C4A4A3FF8000797C000000007FFFFFFFE5B33800FFFB87811B300765C0845050400FF8000000001FFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "FFE18F9B98A24C9E937FE0000797800000001FFFFFFFF80D0380023CE6F9D6974332C409B6C70007FFC0000000000FFFFFFC0002C318D6F26CDC7E7F80000FA7000000000FFFFFFFFBE353860E7C073FA7B760325801934FFFFFFFC0FFC0000000FFFFF800A07926AEF5B4391E7F00000F2D0000000003FFFFFFFFD2E98E03FF7C792EF82035F806786BFFFFFFF3FFFF0000003FFFF00000558D96FA6439127E00001E69000000000000183FFD0C9BC0001F1FEA6BCC04147838705FFFFFFFFFFFFFC000000FFFC000104790F6F15C39227C00003E58000000000000000002A579CE0D3F80F8E33800091802F07FFFFFFFFFFFFFE1F000007F00001807BE46F2";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "5631E2FC00007CD2000000000000000001FF55CFFFFFE3F9FFC080095C39D1FFFFFFFFFFFFFFFFFF800000000000272C2EC7C633CAFE0000F1930000000000000C000588A5DFFB1FC7E7FF00800B9C0399FFFFFFFFFFFFFFFFFFF0000000000704820106CE32DAFF0001E3330000000000001900083119FFFFBFC2D3FB17C00A81EF7FFFFFFFFFFFFFFFFFFFFFF0003F001EAE668984CE329AFFE003C630000000000000007F87C353FFFF3F73AFF101C019E4F26EFCFFFFFFFFFFFFFFFFFFFFF1FFC7FDD431E988CE323A7FF00F9C3100000000000007FFE97FA7DFFE3C7FDF1F87002D35F02BF03FFFFFFF81FFFFFFFFFFFFFFFFFE34AFA524CC723A7FFC7E";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "3862000000000000000855C087FE7CC5E19F0BE2011ADDB10D8001FF83FC0001FFFFFFFFFFFFFFFE7157CD04CC723A3FFFF8E0C400000000000007FE87FC87FC319F8197102001A20CF800000018000000000FFFFFFFFFC3FFFA1BCA2704CC723B1FFFC380CD0000000000003FFE05100FFC00FF3C07048000A7379800000000000000000107FFFFF801FFFE2113FE2CCCF23B80000E00DA000000000000003DED43BFFE09FF0C4F0FF001AA4D80000000000000000000000F070001FFFE1C5B6E1CCCF27BC000781C7A000000000000FFFB7ACFFFFC07E1F4E90FF00E0FFC100000000000000000000000000001FFFE28F2EF1CCCF3CBFFFFF0FE740000003E";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "3DD7A253AA92FDF4041F7EF657FD805A17FF1F3863BABEB03F7FF0488372A83E094F3FFFFE9A6E596ACFBF8D819E0003EC983A2448E8FD9048EC183FFFF797FC30826BC3B03E6FC154D8117D00404B7AFA38360CFFFFFEA6F42DAB70FF2EFA1FF8001A001A3F4FB3F2BCE4F8F87FFFFEF8787F0E29CF9687B412DA14003901B06E8FC7839411FFFFFF4E40092DC0FFA8CCFFFFFF0D9F6CBD7612037AF47FE07FF9FEE3EFE7C38BFE2048A6F3385C08010234412940C3AFC6FFFFFF5F4E79260FF84741F8001F8292748E0880A484D841C03FF3C27CE0E1F1FBF067C1BC64680EFC0003FD59F3F30EB00FFFFFFF785789987FF1FE7E000C00716097639BDE0527";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "12A4401FCFCF3F1C01F0F9F9E6DF18780ACFF820821200BA260E4FFFFFFFFF1C8F58E1FFF09DC027FFFC0C9796992B113EB40610060F079B87FE607DC7DCC2A93199C04FE1F2833C07DF9CCF1FFFFFFFFF8E53F707FFE4C906FFFC1E8278C019CC86605327A81C080771FFFFE3808F8EAFEC83081401FFB10007E020F87E3FFFFFFFFF5FFF083FFFE53307F7FFFF04819DAA5C2C54620700FC0007A1FFFFF9E780CB30CE4CFA08A1F011041FF003C1C3FFFFFFFFFF7EFF90FFFFC6967FE6FFFFB602B6F5CFA58BC98C80F0002440FFFF39E063F770EAF9D59045C0187F7FF41E0E03FFF3FFFFFED1CFBBFFFCC701FA5FFC7FF5CC45AF275379CD3C83000029F0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "71FE7C33880B810872E223C38079FFFFFFE03C37FF9EC7FFFD0C2FBFFFE01BA1E0F8C00FFAC45949EABE8A4C0886FC00726C60007F7A1DE096B555C26BDF80700FFFFF801C64007E000FFDE8DF9FFF8736B7E1E0000FEC040D752A0A27341781FF8076619DF6008731FC0C9F3633C1F78073047FFC003C0003384000416A8FDE3F18E33DC2800001C49B6EA2C1136E706561FF03EEFE06DFE3A58F150699CB9F8B970007041FC0000E0FFDA7803006509FCC0036E0350500000CC5BC9D34830666C51EC3FE01F207817EF38B3FB093903C9B482E17FF800FE0008FFFFF1DC101C6FCBFE00069E1EB3200000046AF7FEB0C15A2D37387F800B0DFFFF07062EC0B";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "4615DCD6D605781F80DFF02F87EFDE3FE38186DE3FE000DAF05D81800000A9E08980BD9959978D03C5C978BFDF870054614CD6B472380A4008C180FFF08F0F7FAFFF77FF1DF923A03194F013ABB000FE3140AEB6C180E6695E060002D17380C607CCE392A3B634C41C8B4BD0F81BFB80043FFF77EE1EFEE1E1B0FFB4F801A2A2058A0FDAFDB013949F01A78E000F3A67F8004F78C4AB290FDC1A4D9EE5C37FC0FFEC003FFFFF50C3E3836361FF24F80144DA448933003CD058EB780B73B9801A946FFEF4E69404101E3A8CE4058F46B283E3007C00630DE016FFC3B41760FE26FC00DC2B0640EB32F7D0C5FE762673B00067851C7FA101B003D08D5529E3644F";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00A6FFFFC0D6ADCF3FFF890000388DF2B4C664B5C3842E743F00000080113F93E4020FF0BB4F43406C0FFFFF7FFFFE0000001FFFFFFF6646D16C6C268478601905FB23BFA6BDC1DE803FC300000000031A991C4A18030942FDB1229FFFFFFFFFFC000003FFFFFFFC744F8F433C3B05F2307EF0E9A3DF773E029266F3838000000403E7D90A7305FBC20751C2089FFFFFFFFFF800007FFFFFF01C48C036871F38870220D0B268F8E3C1BC41E28040010000000001EE8FD19522DE247137D045CFFFFFFFFFF00000FFFFFF80003810CC29157CD302A1986C41C86D2A3BD8B0D893198000000000FBC7E3DDBB9CBA95A88001BFFFFFFFFFE00001FFFFFE00001A8A";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "09EA2FEE8423C1369A5EC1445BFCA204DE22180000000020DBCCA71E5102B23953E0427FFFFFFFFF800003FFFFFC00000C5C07F38FF1E73405A4C794E1C354947417FB00000000000030FA8199D437F186D9C117C3BFFFFFFFFE000003FFFFF800000C9B3FFF83CC0B17C3CAFE48D080B885CF9F7BC0E00000000000F7C1C669515D4CCE05803CE9FFFFFFF0000001FFFFFC000024B63FFF9877EB0C0283DB82DE89327926195FB0600000000000BDC0F9D0FB6D191296D87C11FFFFFF80000000FFFFFFFBFFE647FFFF0EBFEFC3EABDA4A589D15612279E8BD0000000000000A4FC7D5DAB169546C6023C87FFFEC0000000007FFFFFFFFE7267FBFFB76B829E";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "2D2EB32B90405969BF5F93FC000000000000B7FC3ABFF09D244AF8B64047DFF880000000001FFFFFFFE4B46BE7FF45A38437977C323FE9DB590B7F7FDFFF0000000000008BED25BF1822F53A406FB063FFF38000000000000FFFFFF4C9C3CFFF65EBF6C8D35D3C169DB0F99F8C8CC7FFF003000180018105394B2E512F1E4E23B4C7FFE6000000000000007FE4182A833FFF51FA1A821EC248B4043805B7860003FFFC0788FFE000050FBC2E4BA38BBFEC23DDE7FFE500000000000000000007CD803F91C1F32592E60F3567528481E2098001FFFFFFFFFFF000000FD75B44850A196C4E1973FFE900000000000000000173B201FF31A5D9BEC010512F3B0F83";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "9320820000FFFFFF3FFFF0000405938AFD081ACD786F18E3FFE900000000000000000001CA07FC2181A79185F4CF6A014C8F0724000000FFFFFF3FFFF00004092114061C6D2D44EFFFCBFFEC0000000000000000007DE607F941716623039EC8D9D4C3969FAC000000FFFFFF3FFFF8000407A92CF70CF835A4FFFFFFFFEC0000E000000000000FFF5A0FE003523F648D130B9619A17FECF4400000FFFFFFFFFFF8000027D9649C79C5ADF4FFFFFFE7EF001FFF80000000018DF6B10F80825E2BB91FF21E5B4BECEE4FE600000003FFFFFFFFF800004C78B52D00A29170F7FFFFC7EF80FFFF8000000007FFF4D41F0082FF1BE42BC4A4AFCFE6FEF28000000000";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "D2F233FFE53F07821BEFE134F0E393C0E0667C004E66016C09F66077EB7FE183B3F00097714010CD897E2B6DFD9A37E8A8CF9D023C7FFF820720BFD0D809F1FB400070E27C00500638B000DDE04ED7FBC31BE340002EF2B7E30FD37B1D98D5A0CAF162E7883FB68071E3C788BF208C80910F6B2031C63C001FFEF020F45DE057FAE27D286E60087E3C06E78B74FDBFC92AB8438BA7A4137E14E9E4F3C7FFDF3B18C7E1BB280039860800003FC000D71FFC65F4621316C60003608EE2FF6478CF5F78365FE22D8A200F7C19CA46F871DF7D30981529C7EC001C86000000C3E0705B9FFE48F292E27740400B80C75FFE2EB768D46552C0667B9380FE633CF8961E";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "3C387803575477DBD4000ECE000001E0004583F8FFC976576C7BE0801F00C4A5E0BA50E196071AE1DB5F13F183C9FF891B8F0803C4C70947B9E809D8064C00000020000FFFC0FF237EBB9A533C000EF70F25CDD06C8CBFA1D2C3412B315790FF5B88F98F8C1705800A2EED6CE7E0034C000000000007AC21FB41A9773064A0398C2BC417C7639A6514DE42479DB84324BE584096994F07840EEB1FC2EAF1470F212600000FFFF807E5BC613C2BD83556B00145EAF72FC9267EAE4CBA1CD9EA1143CF19F02D3A1187F1801C00016D27D9263F61B200001FFFFF86185263A35A238325404D467668EB86EBC1281990482FE7B2FDEE06F0183B008C73800C0B81A5";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "831AAE7EF8D900003FFFFFC058D4C2F85CA3DA3802FEFD3D7603B7BBEA97CC68C176F118FBF19FF000B1F9BEE313F840C0F508D11C307C4C00007FFFFE0E10F5F78BAEE7D41279EEF23FFB09FB081CD073FBD836504D3580BB728330E638CF07C28F640E19DF5C31FE6300007FFFFC0400C0187A5539A5C020C67DBC61C5C08138106D1507DBB3EFF097FF60CE1835AF6EBBC7B6F486B61B9C7FFE3100007FFFFC0001C020097F013CAFBE01FC7C02158BAFAA15B5BF3E7D55DE83BBE3200780193AA72862267E5D0CE2BEFFFF1C0000FFFFFE039F82004459F632F8D3863E380E3910EEFBC1278B8E4E59D69A93E0001A203046A039CBE9FF25450D76FFFF8F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "0000FFFFFFFFFF840DA35A14D3E8E3C7063F0E52C65490F3D58EA084F000CE1B75C01CA03210A3420B1EB09236975EFFFFC30007FFFFFFFFFE000DB681477A63DF03C021184315BD24C0203E9B8D74712E7C30AC04C831D970A7E422D3F67F718EFFFFE000FFFFFFFFFFE00B3E415EB884870E00941818CF223807D09D76ABF77C58EC64C0010010C24A523096673E72CA79B46FFFFC03FFFFFFFFFE001D3C003C0F391D00E27E0280CE9694C8DE9EDA059616DE3FF401516A007A32B51265D9C20D8E431C0FFFFF0FFFFFFFFE0000078E7F90CA53BD89F01A1D009C22B9C286F48197ECF7CD3FB0046C18487F1A73618B7F82664C8FEF1FFFFF3FFFFFF00000";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N18
cyclonev_lcell_comb \u1|tft_rgb[11]~69 (
// Equation(s):
// \u1|tft_rgb[11]~69_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) 
// ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  & (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) 
// ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  & (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[11]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[11]~69 .extended_lut = "off";
defparam \u1|tft_rgb[11]~69 .lut_mask = 64'h404370734C4F7C7F;
defparam \u1|tft_rgb[11]~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "3FFFFFFF001FFFFFF0000001F1C7A3FFFFFFBFC03F11B620FFFFFFFF8000001FFFFFF7A85FDC1C5F0000000F8070000000007FFFFFFF001FFFFFE000003FE398E7FFFFFFFFC07F11B627FFFFFFFF00100000007FF95FFB82881F00000000000000000000FFFFFFFF003FFFFFC00003FF8E2F47FFFFFFFF807F11BE27FFFFFFFF00300000200FFD7CEDF9171980000000000000000001FFFFFFFE003FFFFF00003FFC38D147FFFFFFFF007F10BE2FFFFFFFFF03F000000007F62111F5F34DC0000000000000000007FFFFFFFC00FFFFF0007FFE00E726C7FFFFFF00007F903F2F7FFFFFFF07E0000000021199D87A3822F01FE00000000000001FFFFFFFF007FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "F8001FFF80FE398A8FFFFFFF0000FF903F2E3FFFFFFF01C0000000021B5041BFF30D3FFFFF0FFFC01FC0FFFFF00FE0003FC00003FF003F078C550FFFFFFE0001FF903F2E1FFFFFFF000000000003FCB82707CA1AC0FFFFFFFFFFFFFFFFFFC0000003FE0007FE00FF07C38E6B0FFFE0FE0001FF903B6E03FFFFF8000000000003FB7CF479CF6D3F000000001FFFFFFFC003001FFF807FFC01FC0FC3C38F361FFF80100003FF9039EE00FFFFF0000000000003FC4D672AF57D780FFFFFFFE000000001FFFFFF803F800FF07E0F8787078C1FFF00000007FFD039EE001FFFE0000000000003F00F783819453C3F80000000FFFFFFFF000003FF01F001F87C1F0F87";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "C0783FFE00000007FFD439EE0001FF80000000000003F73788753AB59F0FC0000007FF80001FFFFFC00FC0FC07F0F83F07F03FE07FFC0000000FFFC439EE00000000000000000001FD3F85093DB58F83FFFFFC03FF000001FFFFF00FC0F80FE0FC07F00FF800FFF80000001FFFC639EE00000000000000000001EEA161479FDB1F83FFFFFF803FC0003FFFFF803F01F80FF00FF807FF0003FFF80000001FFFCE39EE00000000000000000001CD21918D3F667C0FE001FC001FFFFFFFFFFC00FF00FF007FF8007FE0000FFFF00000003FFFEE39EE80000000000000000000CAF1F406F67307E00000001FFFFC1FFFFFFF001FFC01FFE0001FFF8007FFFFC00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "007FFFEF39EC80000000000000000000C9B259CAEF31E07FE000FF80000000007FFFFF8001FFC00000FFFF003FFFFF00000000FFC0EF39EC8000000000000000000068F239D0BF38F81FFFFFFFFFFFFFFFFE0000001FFFF80003FFFFFF01FFFFE000000003FF00EF39EC8000000000000000000063D611809F187C03FFFFFFFFFFFFC000000003FFFFC0001FFFFFFF0FFFFF000000300FFC006FF9AC0000000000000000000074EB9D154F1C3E01FFFF00000000003FFFFFFFFE0000003FFFFFFF0FFFFC000000FFFFF8006BF9AC000000000000000000003337A38C4F1C3E007FF8000000000FFFFFFFFFF00000003FFFFFFF1FFFF0000001FFFFF0006BF9A8";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "0003FF7FF53FF0003FC0042C07E00F2FE4800000000000000000000000000000FFF634F4FA18CCF3CBFFF1FFC3750000007F00000029B4C000008181002847E008E0A400000FFE0000000000000000000000FF80703AEA18CCF38BFFF3F001690000007C00000002DB00000387F3C0C0C7E0B3636600FFFFFFE00FC000000000000000007E003126EA38CCF38B8FFF01F96B0000000000000025A50FFCBFDCF7F8C5F7C0DA3FC33FFFFFFFFFFFFE00000000000000003C0007DBFA18CCE78BFFF07FF96B000000000001F86B761FFFFFFDDFF8847FC1F0BC177FFFFFFFFFFFFFFFFE00000000000000000FE0741CCCE58B8003FFFD6B00000000000060755A3F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFF3FF88CFFEA34F0E7FFFFFFFFFFFFFFFFFFE07F0000000000000BF8341CCCE53601FFC01D4B000000000000013C4AFEFFFFF0F91F1FFFFB19A03FFFFFFFFFFFFFFFFFFFFFFFC0000000000031E6501CCC64743FFE001D4B000000000000015D50F901FFC0600F1FFFE394787FF03F0C03FFFFFFFFFFFFFFFC0000000000008C401CCC44C9FF80000D4B00000000000FFCB100E0000C0040061FFDE613E8FFC0000001F8FFFFFFFFFFFFFE00000000002E8C681CCC078BF800000D0B00000000007FBEB6158000000080001FFFAE3D8BF80000000000007FFFFFFFFFFF00000000003F8C2838CC0F2BC000000D0B00000000000C3D78B6C000020720001F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFCB9C0FC000000000000001FFFFFFFFFFC003800001FF00A838CC0B738000000D0B00000000000C30302D408007DC01E0FFFFA6371F0000000000000000FFFFFFFFFFC007E0000FFF00A838CC0B77000000050B000000000C1B23840083A63FFC03FEFFFF1B5538000F0000000000007FFFFFFFFFF01FFC003FFF00B838CC0AF7000380058B000000003E1A33F87083FEFFF003FFFFFEC8DBF0003FC000000000003FFFFFFFFFFC1FFFFFFFFE00B839CC0897000FF00489000001FFFE309C09E087FFF84007BFFFFFB9F30003FFFFFE000000001FFFFFFFFFFFFFFFFFFFFC00B0799C1997003F3C0689200003FFFC0017F509A7FFF000CFBFFFFC5DFF007FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFFFFF8300000000FFDFFFFFFFFFFFFFF000B8799C19178078C6068D00000FFFFC003888C9B9FFC00E7F9FFFCD3DC003FFFFFFFFFFFFE0000000000FFFFFFFFFFFFFC000B871981F1787F31B868D00033FFFFF82F3D7F405FF008FFE07FFDAFD801FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFF8000B871981647FFE5F4C68D001FFFFFFF19642D3FC8F803FFFC0FFFF885A87FFFFA7FFFFFFFFFFC00000003FFFFFFFFFFFF8000B8711816E7FFEAEA7E8D007FFFFFFC015C30E3EB3801FFF807FFF42457FFFFC007FFFFFFFFFF00000000FFFFFFFFFFFF0000B8F31814E7FFC91D3E8500FFFFFFFFF4303F1D75B8027FF003FE17113FFFFC00000007FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "000000007FFFFFFFFFFF0000B8F33831E7FFCD749E8501FFFFFFFEE0C07E0093F8023FD001F01025FFE000000000001FFFFF800000003FFFFFFFFFFF800098F3383127FFE95B5E8500FFFFFF028603FE06E1F301FF18199EE167FE000000000000003FFFC00000001FFFFFFFFFFFE00090F3382B2FF8E945A484007FFFFE01253FFFC848B381FC189D606098A0000000000000001FFFE00000001FFFFFFFFFFFF0019073386A2FF063425084003FFFF802E83FFF9EE15971FC082B88DC664000003FC00000000FFFF80000000FFFFFFFFFFFF8019073386E2FF074CD2884000FFF800B587FFF36C37093FD083BCD780800000FFFF000000003FFFFCE000007FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFC01D073386C8FE035AED792000000003538FFF077C20D02FF1C3425302001FC7FFFF80000000007FFFFF00003FFFFFFFFFFF801D07330C1CFC01A476B9A00000000034367F0A7FC7A8D3FBF8106B8A00FFFFFFFFFF800000000FFFFFC0000FFFFFFFFFFF001D07330D3DFC00D97B5BA00000007368C04E90FE05DB55FFD07CCB8003FFFFFFFFFFE000000007FFFFE0000FFFFFFFFFFF001D07330D35FC00D6ECA390000000F853801E15F831058A18A309E8500FFFFFFFFFFFFC00000001FFFFF00003FFFFFFFFFC001D07330D65FE0069A653D0000001FB07003FD7FE3CF3F74D9110C40FFFFFFFFFFFFFFF00000000FFFFF80000FFFFFFFFFC001";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "D07270DC5FE003653AFD0000001C3CC007FA7FC190DEAB28970FC07FFFFFFFFFFFFFFC00000003FFFF80000FFFFFFFFF8001507660895FF00119157D00000039AB0007D7CC00365C532D7C5857BFFFFFFFFFFFFFFF00000001FFFFE00001FFFFFFFF800150E660831FF800A28A8500000039C6020C6D8063F45E48AEF4C40D9FFFFFFFE0FFFFFFF0000000FFFFF000007FFFFFFFC00150E660A79FFC00CE8546000000300C1E0D101C7DE39FF48EA3A10FBFFE07FF803FFFFFFE0000007FFFFC00003FFFFFFFC00150E660BC9FFE005C9AA204000020F87E1050F1FFFF8FFC8014FDFFFFE000FF000FFFFFFF8000000FFFFE00001FFFFFFFE00140E6E0B89FFE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00715D590E00000170F839BAFFFFFF9FC7C01B3D7FFA000000000383FFFFC0000001FFFF800003FFFFFFE00160E4E186BFFF00215EAC04000001C3F03E9EFFFFF0FEC9C112467FC0000000000000FFFFE0000001FFFFC00001FFFFFFE00160E4614F3FFF00234F590000000C47F0767D7FFFE337CFD290A0FF800000000000007FFFFE800000FFFFF000000FF7FFF00160E4E1793FFF80234F970000000947F06B03FFFFF83F6FD4315CAF000000000000003FFFFFC000007FFFF8000000E3FFF00160E673713FFF80236EEF00001C028FFDD0039FFFFFD7B052D1065C000000000000003FFFFFF000003FFFF800000003FFF0012466770D7FFF802766180000";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "7F030FF9F0007FFFFFD7D586D47BB8000000000000001FFFFFF800001FFFFC00000003FFF0012C667E9E7FFF80276307000FFFF68FFF7C00FFFFFFEFF0B1F0CAE0000000000000001FFFFFF800001FFFFC00000000FFF0012C667EF27FFF802F6300FC3FFFC4C3E78800087FFFE1B6213AAB00000000000000001FFFFFFC00000FFFFC000000003FF0039E667C42FFFF802F419FFFFFFFC6E004C000000FF9CBF304A966801803803C0000001FFFFFFE00000FFFFE000000001FE0029E663D1AFFFF802FC0D8FFFFF001604D8000007FFFD9970CA2B5607FC7C0FFC380000FFFFFFF00000FFFFE000000000FE002DE6611FCFFFF802FC648E7F8000075BF0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "01FFE1C0A9CF07ADA0FFFFE0FFFFC0000FFFFFFF80000FFFFE0000000007E002DF370204FFFF802FC7AC03E000006E5E0007B3C707E43603FA8DA0FFFFFFFFFFC00007FFFFFFE0000FFFFF0000000001800673338D34FFFF802F84D403E00000224000800001FFE559EEB283C0FFFFFFFFFFC00007FFFFFFF00007FFFF000000000000072399FAF5FFFF802F852A03E0000000C064000003CFE489932223C1FFFFFFFFFFC00003FFFFFFF00003FFFF1C000000000005219805C9FFFF002F87D303E000000007800010001FF271DCD642C1FFFFFFFFFFE00003FFFFFFF80003FFFFFF00000000000DCCCF7329FFFF002F822D01C00D020003E0003E11FFF2FC7D";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "0F58C1FFFFFFFFFFF00000FFFFFFFF8001FFFFFFC0000000001A5E701A53FFFE003F83D60080FFF60007E002FC37FFFDA53642E403FFFFFFFFFFF0000027FFFFFFC001FFFFFFF0000000003B218FDAA3FFFC001F811A0003FFFC8006E00E4FFFFFFD6D8E090803FFFFFFFFFFF0000003FFFFFFC001FFFFFFF80000000075DE7BDA4FFFF8001FA1ED001FFFFE0003C007FFFFFFF0582D1F4803FFFFFFFFFFF0000001FFFFFFE0007FFFFFFC00000000E620E1C99FFFF8001FA095007FFFFE4000000FFFFFFFF86F54066C03FFFFFFE3FFF0000001FFFFFFE0003FFFFFFC00000001EBDBC0E63FFFF0001FB06A3FFFFFFF00000019F97FFF131A0C6A5001FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "E3FFF0000000FFFFFFF0000FFFFFFC00000003C82000387FFFE00F1BB07A7FFFFFFF80000009C07F001D0A595AA001FFFFFFE3FFE00000007FFFFFF0000FFFFFFC0000000F978FFFC1FFFFE01F1BB0457FFFFFFFC0000000007C07A383587E00007FFFFFE3FFE00000003FFFFFFC000FFFFFFC0000001F17D8000FFFFFC03F93B439FFFFFFFFC800000000FF0058AE09B5A200200FFFE3FFC00000003FFFFFFE000FFFFFFC0000003E3870003FFFBFC03F93B43EFFFFFFFFC0000003FFFC008EAE414C12000001FFF3FF800000003FFFFFFF001FFFFFF8000000786FA01FFFFFBFC03F11B621FFFFFFFFD000001C0FFFFB939F0705BF0000001FE0FF00000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N12
cyclonev_lcell_comb \u1|tft_rgb[11]~68 (
// Equation(s):
// \u1|tft_rgb[11]~68_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) 
// # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[11]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[11]~68 .extended_lut = "off";
defparam \u1|tft_rgb[11]~68 .lut_mask = 64'h50035F0350F35FF3;
defparam \u1|tft_rgb[11]~68 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000006A41F000CC3C04787FC013B186B001FE0F8E1E270F800000000000000001D416AC6C9F3C01C01F1E3CC590FFFE3C3E300000CAC00000EE0000F07F839590B6DC07F03E3C78183C006A000000080DCF30889D2C1F43E5B3BF070E3B4C79FFFC3C3C40000195800000660001E07E0FCA184F4E0FC0F071E3CF80073FFFC2401B4FFF302E2F60164232D2E0C7C73859647FF8787C9000072D800000761E0780FC1FEB186727FF07C3C71E70001FFFFFE0207F6CFD31FC771580B003571C21E7380E3E7FF0F0F940000E5B000000331FFF00F83FE58C3199FC1F1E3CE3E387F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "01FF8F846977EE22AD8B3CEFF15FE8EFF1EE3992FDEFFE0E0F2A003F9B70000001B1FFC01F0FFF2CC0CCC607878E39C1FFF03009C0000B0670D6070CC18006E16BDAA99099A3FCCFFC3C1F53FFFE64E0000001B1FF803E1FFF37E066601E3C78F30FFF019FFEC147FA86A0ED01CD3F13C13424CF6E7CC863D887F83C3E4DFFC1C9C00003F091FC00FC3FFF93E06738F8F1C30C3FFC061BC03FEC042730777772E27FFEF815002A57FE63EF9FF0787E66001E3380001FF8D1F003F8FFFF9BF0339FC3871E73FFE041FE220206C62C30CAF0C780C0130F3F8060375266FF9FF0F07E26FFE1C700007FFCD9E007C1FFFFCDB833C60E3C618F838B7FF945A474776C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "DF21EF8C01800088A5C1187E4921EF8FC1F0FEA5001E1E0001FFFE59E00F87F87FCD8E73E038E30630004DF7EDA94343997A8E9FC4781F3FFE522811AE7FC6B3FF1783E1FEA9FFE07E0003FFFE49E01E0FF07FE487C63FE19CF9F8017C329C1C55A2DDE3CD053CF00E7FFF2A5A30C39FFAB67C5707C3FEAA0007F80003FFFE69E0783FF07FE680188F8E61078009B1E03F056C070A91FF5118E00E3FFF2519FC632ED550147C0F83FC95C07FE00003FFFF2DE0F0FFF0FFE69FE3E039CE3F036A2A23AB64B1577D7CA3B189E01F1FBFBBAD019F324158EA183F07FC92FFFFE00003FFFF2CC1E1FFFFFFE2D83831C630F8073B7B56E9A88172AF24C93897E07F8F";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "1C00FF071F7E864FB03FA08D8D2B993FFFFFFE00001FF800026B65437D9DE02156DEF01FC188507DFC7FC003FFF0000002F0380FD01318FF0D13D063A071FD2B069FFFFFE000001FF8000A3A937F3454C026F988413F010250FFFA2F01C083FE000000E1303F00C74FF304C1907B89E539AD994FFFC00000001FFC000EB5E2C5BCF51E06480B28FE02006FFFFE7E01F080FC00000058003F01C0710CA88CB03F80BE3AA4DC60040000000007FC00027E52B6A9222061DF5FC0FB85A05FFE7C7F2021C87F81800719C07F1560771A54D4207EEFF83AB64EA000000000C001F8000129CE899AB60620E7AC03B780429F9FF8BF8000003F03C08380007FBA42E4BD";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "B017F15FA77E12B12F5000000001D001F80005D4C2B60B13E008C5B9938C002C21FF013FC03C03BFC1E0C300001F5C050E6F81B1746B405A1298975800000000800FF800FD1A902F93B3E1F184739FB001FC44F385FFC2000FDFE1F00600001CAA013EE2E71F98797BF0469C575E00000000239FF8003AA2816661E703FAE1ACF730037EF9BFCFFFF0C00F80F19F8E0000722601BF3FC15B6372F7F9A48E6B8F0000000803DFE0003E6E5D1B036E06F20950777F067DF41FB207FC020C301FCF8C0000E7AFD2CE1314A7A57CC33CC4872BAF07FFFBF803FC00080A0A4244AEAE381838B802420CE1A443DB37F803FC1ECFC7000001CC6ED40C90074827BACA49";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "1D8395271FFFE7D21BF80001A67D614B01675771471838049B6082CC0243C003F8C0613300000595C09EB7C3D727A987CE4AEDC1D5237FFFFCCEFFDE00014B8E865AA28089BEBB9C380F21E87DC60043C007C3C7DD07C00007A2C11612FD58C43CDD7E74D0F0D460FFFFFE5E3FFF0002BAE695C985E99BB31C9E281FC19FB3860263F006C0D87B87F8002FCB938636740B984AE5F5F24BF84A60FFFFC23839B4000040E6AF95EEAF03FB753E281E80687F0FC06FF3EE81983B5FC03FBF7F683C71232EAE65BE267796FC6A7CFFFFE1598A8E000F86FE565BA460803D0277001D870FEF01E1FF01FC02CF3EA3C3FFFD23DD7C8CC6B24729FF479500FE6B7FFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "C70A76E9C006716CE3CF76C340B741F7C878307FFFC670FC1FF8BDF11B21FFFFF89B347377CDBE6E65FF7EE8107E6B00FFFFE1460FF0003A36C0A91960F08D3421FFC2F3E0FC3FCF1CFF07F984E12B61FFFFF91777F43BF61C4B83FF1EB0B07E4A1EFFFFC663E0545CF4E021AD7DE6E04494E7FFBE0FC1DC9FC78FFF008528107911FFFFF13B6429780078EF27FFAFB2767CD4C78FFFE63FFEEB28D2D5308FBB124D2223EF8F9C07407605E3F807801C2113513BDFFFF0564E97BD2FA9A15FFFE3B16071A9338FFDDDDF00016ED56180A7CFDC471DF4381FBE762E7F8023C7FFC630983ED73B9E7FF0E4FDE2EE0CB3B11FFFF969606655989FE48CE03FFFBD04";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "FF984A0780E3A30E9C087E0FFC9B7FFF800003FFFF24C383FFFFFFC359C11F1D87C981CECCE3824F56BDE9CB3ED547F07FC3FFC8A0D80791FD901F41FC1FF9997FFF000001FFFFB4C707FFFFFFC369C31863380782F5B9334471D95EABD80DFBAFF01FE0FFE6CEE0378B47C6BE07F03FF91C7FFF000001FFFF94CE0FFFFFFF8324E001DCE09DF9DB37A01CEF37849FC8855E4FC07FF03FC54FC03E0C5081F357C07E731C7FFF000001FFFF94CC0FFFFFFF83367002619193CE53E11D36A9A444FEF41B8171007FF0000783807FE5CBABAF1F80FCF21E7FFFC00001FFFF96CC1FFFFFFF0733381C9E01DA691A0C5332FB72E34C6AC3AF44007FFFC19D4380FFFB";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "FF593FE600F8E63EFFFFE00001FFFF964C3FFFFFFC0E3338E738307CA369010FC79C79EB500D1A4887FF7DFFFFF9C181FFFF2E84E7A401F1CC3FFFFFF80001FFFFDA4C3FFFFFFC3C667190601F217A85F76A8E09AEC44F0AD3D78FFFFFFFFFB1A30FFFFFDF26E7C003F1D87FFFFFFC0003FFF3C94C3FFFFFF079CCC667C18FF80001EF79183150F82663FF383E007FFFFFC16F3FFFFFFFE2FE400FE3B1FEFFFFFF8003FFE1ECAC3FFFFFE0E3399B8CC96B26A74E0007386CC68316797B00FC010067FFC13F3FFFFFFF3339801FC327FCFFFFFFFC3FFFE0F2AC3FFFFF83C66646785807A3A1EBC18C1FFF083B9D86D75CF8010003FF01D99FFFFFFF3861003F86";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "5800FFFFFFFFFFFFE039243FFFFE07989932641CA4F8E939A0DD7FF01FC1D320EA3F98618001FF01499FFFFFFF4644707F86AF07FFFFFFFFFFFFC01D561FFFF80E332DE860CBA1A3F38487FC7BE77C5FBC8E43E18071E001FF02818FFFFFFCA1D6C07F0D2078FFFFFFFFFFFF800ED61FFFE03CE6B61A20724E8776EFD9ECFE87F0060C0E0CE18071F000FC0201DFEEFFF186B01C7E0A61FFFFFFFFFFFFFF8006960FFF8079995ED61DA99E319D43F400F00F4000563E7E408079FC001800B7DFFE21678E584E7E19E187FFFFFFFFFFFF0002B3078001E335263C21B7761289A0B00FF00D801F7E215AC0007F7C00180003CE7EF7B17EFA24FC17E187FFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "FFFE00032B000003C669F4713422103A6FF4383FF1FCCCFF6DE1400000423800381297E072FE3C7F3A01FC30F18FFFFFFFFFFFFE00012B80000F8CAAC8C7F4F9409FDD4D583E01FC4CFF8DC1E00000C3FF803FFB1BF30022C218BD97FC6B1F03FFFFFFFFFFFF00016B80001F19069A8D659D8C8F1EC7467F81FC01C1B1C6C00000FF787F0C8E3600FC775E37FF45FC6CE0DCFFFFFFFFFFFF800149C0007C32AE8EBE3CDDD71D341AE97E81FC39C0FCCEC4307F00181FFFFE936DFC67D7EFFF23FCE32E38FFFFFFFC7FFFF00149C000F8645DBD6224FE459399BF367F01C00301EFCF1DFFC8FFFF80E08F4C3E3086A28FFCA1FCDE9F98FFFFF0000007F001D4E0";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "03E1C8889F26936F7A494DB60B471BF0038BFD5E1FFC1EFFFFE0100707BC332109BFFEC0F8DDDF8CFFFE00000007F001B4F00FC3950A43054A45E06B60DA33019F8003C3F95E3FC0FFFFFFF00007B9CE73C970BFFEF0F8C259CF000000FF8007E000B4783F070FE10876DA6E1BA2FF6CA620BC0373C73D9FED97FFFFFFF00C01EB6B0B003CFFFEA3F8A458CF00000FFFC007C018A67FFE0F5E4E34269E4F14870EAC0E63FD0773CF7B3FC01FFFFFFFF80001B9C07722249FFEFFF0B939C800003FFFC00F803CEA7FF83F2A1C90C63DD3175C08D2E8677F02778F607E001FFFFFFFFF00000EBC1440BF8BFF27F1BBBF92E07FFFFF001F007C4A3FE07D32F2A08D";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "D2ABC897B24E107DFFE27FFF70FE309FFFFFFEF60000063FE0F87323FEE3E1879F25FFFFFFFC007F00FE5B0F81F07FC1FE9B2AFF94DDFEAF879DFF877F8F07F037DFFFFFFFC70001E2004F0F81BCFE83E1C898DAFFF8000000FE00FE530007C882047DE707B7C4A47BACEB3CFF83FF000FF07FFFFFFFFFC10003E1E1FFC6DAC0F85181788369FC00000001FE00FE55800F818D070AAB4690B940E5CC4AD8FD83FE001FF07FFFFFFFFFC7800300FFF3C26EC3FE2DC170F9A4E000000003FC01FF65807F46171F928CC626B4C7C870C8987D82F0004FF87FFFFFFFFFE7C000007FFFFA8603F98F412464B38000000007FC01FF2580FE6486178EB83FA8F18CFAB1";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "D6D86EC2F001FF7037FFCFFFFFE7000080E77F3E6E07E3E5030D12CC0000000007FC00FF2CC3FB583A18FA813849A5B0C074237E9FC6C007FFE003FFEFFFFCE70001E0007FF00EC7E084828CCB63000000000FFC007F2AFFC28AA38CDD90B886101B67AFBA3D9A044003FE0003FFFFFFFD870000000007F21647E38E829AE4CE000000003FFC003E2AFFD74A5DE700CE3D5898DB882FA87A3E07C21FFF00079FFFFFFB80800020003033F673EC0302801B3C00007FC03FFE000E2AFF04711D31856267D73D50FBDE78643F91FC1FFF000FAFFFFFFA2080C00000F05933E3AE2706C7E670007FFFF03FFF8000327EF22C5E509D73482885281EFE6D9CFF93F800";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "FFC00003FFFFBF8007C6000000B1E3C2176C06890CE07FFFFFF00FFFE000367E67996DB67AC1972A71880C96CA51AE77F01FFF80000BFFFF1E800FFE3C000388E7E01D9F86C819E0FFFFFFE001FFF000373CEFE3795579D5A39101387C612D002077F83FFFA0001FFFFF18020FFFFF000F852138062386CC19E0FFFFFFE000FFF00016BF3A75424870C8C9FA411F7FF26223237FFC0FFFC00007FFAF18003FFC7F801E25301C1A160D480CE0FFFFFFC0007FF80009B544B8A13A60D507257A3EFF67CB87F007FF0FFFE00C03C3B31C007FE180F819D3303FD7010D69E6FFFFFFFF80003FF80005C695831C94625CE1B80E0FFFCE480FFC1FF003FFF00C0003F0";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N0
cyclonev_lcell_comb \u1|tft_rgb[11]~66 (
// Equation(s):
// \u1|tft_rgb[11]~66_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  & 
// ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[11]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[11]~66 .extended_lut = "off";
defparam \u1|tft_rgb[11]~66 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \u1|tft_rgb[11]~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 11;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N36
cyclonev_lcell_comb \u1|tft_rgb[11]~67 (
// Equation(s):
// \u1|tft_rgb[11]~67_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout 
//  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) 
// # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[11]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[11]~67 .extended_lut = "off";
defparam \u1|tft_rgb[11]~67 .lut_mask = 64'h04C434F407C737F7;
defparam \u1|tft_rgb[11]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N54
cyclonev_lcell_comb \u1|tft_rgb[11]~70 (
// Equation(s):
// \u1|tft_rgb[11]~70_combout  = ( \u1|tft_rgb[11]~67_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\u1|tft_rgb[11]~66_combout ) ) ) ) # ( 
// !\u1|tft_rgb[11]~67_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u1|tft_rgb[11]~66_combout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( \u1|tft_rgb[11]~67_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[11]~68_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\u1|tft_rgb[11]~69_combout )) ) ) ) # ( !\u1|tft_rgb[11]~67_combout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u1|tft_rgb[11]~68_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[11]~69_combout )) ) ) )

	.dataa(!\u1|tft_rgb[11]~69_combout ),
	.datab(!\u1|tft_rgb[11]~68_combout ),
	.datac(!\u1|tft_rgb[11]~66_combout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u1|tft_rgb[11]~67_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[11]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[11]~70 .extended_lut = "off";
defparam \u1|tft_rgb[11]~70 .lut_mask = 64'h335533550F000FFF;
defparam \u1|tft_rgb[11]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \u1|tft_rgb[11]~71 (
// Equation(s):
// \u1|tft_rgb[11]~71_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & (\u1|tft_rgb[11]~70_combout  & \u0|rom_valid~q )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(gnd),
	.datac(!\u1|tft_rgb[11]~70_combout ),
	.datad(!\u0|rom_valid~q ),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[11]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[11]~71 .extended_lut = "off";
defparam \u1|tft_rgb[11]~71 .lut_mask = 64'h0000000000050005;
defparam \u1|tft_rgb[11]~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N39
cyclonev_lcell_comb \u1|tft_rgb[12]~73 (
// Equation(s):
// \u1|tft_rgb[12]~73_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout 
// ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[12]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[12]~73 .extended_lut = "off";
defparam \u1|tft_rgb[12]~73 .lut_mask = 64'h4747474700CC33FF;
defparam \u1|tft_rgb[12]~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "FC01F0D9A0BFFEB001C1F30800C7000FFF8BFDC00003FFFFFFFFFFF83783FCF8D07FFF8007149F800001FFFFFFF800006C0FF003E62158CD7F9A0FC37FFC28C1807FFFC3F9C0003FFFFFFFFFFFF831FE0008A47FFF8007169FC0FFFFFFFFFFF800006C07C007C87E8CEEFEB02794FF3F106083FCFFC73D80127FFFFFFFFFFFFE0C7F0801F43FFFC007329FC0FFFFFFFFFFF800186E00000F95CFC67FFE903A6801BFE0A382F8FFCF7B003FFFFFFFFFFFFFFE418000C1DC7FFF800F2BBFC7FFFFFFFFFFF0003C2600003FA600EB363D802E6F07CDE6A700FDFF8F6001FFFFFFFFFFFFFFFFF0C3FFFFFFBFFE980E293F8EFFFFFFFFFFE0007C2600007E920C3DF8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "13D0347FCE3E16BC001DFFFF7001FFFFFFFFFFFFFFFFF83FE0FFC20FFE001E2D1F1CFFFFFFFFFF8000FE370001FF783E10F88BD0743DFEA0013C0078FF8F000FFFFFFFFFFFFFFFFFFC00000C4023FD001E651839FFFFFFFFFF0000FE370007F581FF89E487C85C537BA305BC007C7F00000FFFFFFFFFFFFFFFFFFE00000439FFFC007E5500E7FFFFFFFFFE0000FE33800FFB80FFE0E086E7602600438538027C7E00000FFFFFFFFFFFFFFFFFFF000C0071FFFE003E55079CFFFFFFFFFC0001FF13807FAE00FFE307062773FFC7CF0518027C70000007FFFFFFFFFFFFFFFFFF800000E9FFFE00BE519C70FFFFFFFFF80001FF1380FFBC01F7F347D725F400040E";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "1278013C7000008FFFFFFFFFFFFFFFFFFF1880C4A1FFF802FC59F1C3FFFFFFFFF80000FF1BC3FC3839F8FCFFC445A4703F0FC0BE00384000001FFFFFFFFFFFFFFFFFFFFF8004813FFB037CD8C71FFFFFFFFFF000007F19FFFD00DE7CDE1FC00FF207FF9FC17C0478C00001FFFFFFFFFFFFFFFFFFFFFFF80271BFFC017CCC1C3EFFFFFFFFC000003E19FFE2C0641F010FC868A438001FC2F80078C20000FFFFFFFFFFFFFFFFFFFFFFFFCB318FF000FCD7F8FCFFFF803FC000000E19FFFE71E30F8183F8E02D37003E41E4007FFC0000FFFFFFFFFFFFFFFF3FFFFFFF91F01FF820F897E1F0FF80000FC000000009FF063C61CF8183F60FA767E11E139C007FF800";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "003FFFFFFFFFFFFFF839FFFFFF31603FE800F8D103E08000000FF00000000DFFAF9F706E04F9E86FC087FF76B67011FFF000007FFFFFFFFFFFFFF001C3FFFC19601FF000789007E00000001FFE0000000CFF5FE380CC0619B8917F07FFE1F5C01FFFF800005FFFFFFFFFFFFDF00000FFF07D6007E800789007E00000001FFF0000000DFF060181C40F10DBE9B8FF7FF3FB801FFFFC00003FFFFFFFFFFFFFC000007FE1C37003F011F19003E00000003FFF80000007F483B8C0861F189A9399FEFF67FB800FFFFF00001FF3FFFFFFFFFF80018007E65970000000F1B1E1FF0000007FFFC0000003BD1383E04C1D9FFB77E1FFFFCE780003FFF000000FF3FFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000FFFFFE63FFFFFC3FFFBF8003FE471C18FFE000FF01FF80FFFFFFFFFFFFFFFFFFFCC785012601FFFC000FE03FFFF0001FC003FFFFFC63FFFFFE1FFFFF0007FE670C1C3F8003FC07FE03FFF95FFFFFFF7F230CF9B40E00003F9C07F00FE04FFFE0003FC007FFFFF8C7FFFFFE1FFFFE001FFF3F870C1F000FF81FC0FFFF8C0003DBFE4B000CFA21F1FFFFC33201FC03F07BFFF8007F800EFFFFF1C7FFFFFF1FFFF8003FFF3F878E00007FC07E07FFFE000001FDF809300C89CF0F580BC039803E01F07FFFF800FF0018FFFFE38FFFFFFF0FFFF0007FFF9FC3E78001FE03F03FC780";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00007FFFFE0831DFF878FC00018030E80FE1F86FFFF001FE0033FFFF870FFFFFFF8FFFC000FFFFCFC0F3C007F80FC1FE00000FF7C0000FFFFFF7A303C07FF89EB1DF3FF0781FFCF003FC0064FFFE1C1FFFFFFF8FFF8001FFFFC7E079E01FC07F03F000007FFEC00002FE800C9C3D00FFFE4BCA30707C381FD8F807FC0069FFC0383FFFFC0F8FFC0003FFFFE3E078F8FF01FC0FC00001FFC00003FB81DE7570F01DFFFF47EBFF5868061FEFE00FF8004B0001F07FFFE007CFF00007FFFFE3F03C7FFC07E07C00003FFE097DDAC7F7B1B907C07FC013B0E37F17C8661FFFE00FF0004B001FC0FFFF8003C7E0003FFFFFF1F83C3FF03F81F00007FFF8BFE44D966C";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "CF879783FF8000D07B3F77FF8F1FFFF03FF000C9FFFE01FFFE0001C7E0007FF87FF1FE7C1FC0FC07C0003DF7E2E8DEA90E059077BC07FF00007A7A0F21FFFB8FFFE87FE000CDFFE001FFFC0001C7E001FFF07FF8FFF80001E0FE0000FC320C2071A60FAB9A6D7C0FFE00002A2E60FF9FFC8FFFA8FFC000CC000007FFFC0001E7E007FFF07FF8FFE0800F81F8000BB00739CC8A0F07E1883D781FFE0000332D7F800ED74FF783FF8000E600001FFFFC0000E3E00FFFF0FFF8E003E03E0FC000660574B749FA7AF1F08C9D781FFF0040368F01E0424367EFE7FF0000E300001FFFFC0000E3C01FFFFFFFFCE03FF1F83F00001EB9058D4EE44563E8061C601FFF80";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "0019DC000F53A311FFF7FE0000E380007FFFFC0000E3C07FFFFFFFFC61FEFFE1F80180FED77DB233F822EFCCC334F00FFFC0000F5407F779B90FFFBFFC0001E18000FFFFFE000073C0FFFFFFFFFC71FCFF83C00381B2D903389E541521DFF3E0A00FFFE00004611FF88C01877FFFF00001E08000FFFFFE000073C1FFFFFFFFFC38FFFE1F009DE7A7F4DCFF5FB1146BCF7B41003FFFF00007403FFFEF0AC3FFEFC00183E08000FFFFFE000073C3FFFFFFFFFC387FFC7E019EDE33223E76F9828838E7679F0EFFFFF00006C07FFFF53E1FBFFF800303E080003FFFFE000071C3FFFFFFFFF83C3FE0E001DE98F4E1F3F2384184A363379F3FFFFFFFC19E407FFFFC";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "BE813FE6000707C000001FFFFE000071C3FFFFFFFFF03C3F07C03064A0E6AE3800618070FF81F6387FFFFFFFFFFE407FFFFFA0FAE7A4000E0FC0000007FFFE000039C3FFFFFFFFC0787E1F801F2F01823F9971F6B007C7E4EE507FFFFFFFFFFE60FFFFFFFFFAE7C0000E1F80000003FFFC000038C3FFFFFFFF81F0F878018F88F8834778FFFEDF041A7CFE87FE007FFFFFFE20FFFFFFFFFEFE40001C3E000000007FFC00001C63FFFFFFFF03C1E3F0096B71BB41F400FFEF46FCF67E753FFC000067FFFE60FFFFFFFFFF3980003C380000000003C000000E63FFFFFFFC07878780180067BDA0DC03FFFFC03F800714BFF8000003FFFE407FFFFFFFFE61000078";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "6000000000000000000763FFFFFFF81F1E3F801C3CE4EE101003FFF000003CC0F5FF98000001FFFEC07FFFFFFE3844000078CF07000000000000000331FFFFFFF03C31F780C8602BE4707003FFE003A07FF181E180000001FFFC707FFFFFFE93560000F1BFFF0000000000000001B1FFFFFFC0F8C7F1C061C079F7A80E13FE800FF9FFFFFFE180000000FFFC703FFFFFFD81200001F340000000000000000001B1FFFFFF81E19F35E027C07FFD802BFFF000BFFFE1FFFFC0800000001FFEB03FFFDFFB81E84001E2BF87000000000000000190FFFFFE03C63FF62E4F7035F8302BFFF0027FFF93E1D8C0000000001FFEE03FFF084101F80003E5407800000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "0000000098FFFFFC078DFC0C3AE0101BF8480BFFF00333FF8DE1C000000000003FFCD01FFF003C00FF0003C5BF8F0000000000000000987FFFF00F33C1C61400007FDCD649FE0003B3FFF3C1E000000000003FFC6800FFC03E077F00038EA0FC0000000000000000D87FFFE01E278B8100E0007FFEBB80FF8003FFC1FFC0C00000008780000FBE0003B1210FFE80038A40200000000000000000D83FFF803CCD4C80036110FDCC44DAFE8003C7C0FFC0C00000FFFFE00000D4E00362251FFEA003094E000000000380000000D83FFF0079BEC45C1B202273E46035FF003FFF01FFC000003FFFFFFF1F706F7E01444F7FFFA00315DF8000000FFFFFF800004C1F";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "FFFF0007FF0107557000000071B3F8FF000001FFFFE00000002860C380441FC1E3CF8FFFC188700003FFC000000FFFFFFFFFFFF0001D07FF8BA9301C600001B3FE7F00001FFFFFE000000264F0FFCBCC3FD86219BFFF0102700005EF00000001FFFFFFFEFFC000EB4000737F70048004C131E73F003FFFFFFFE0000002E9E1C1C3ECE1F8751C1FFE0200600001FE00000003FFFFFFFFFFC0015D710C68D370008001C338E31FFBFFFFFFFFF800000260B068CB11DFFE08243FF80400400003FF200000007E7FFFFFFF801727171A7F0360000307C338719FFFFFFFFFFFFE00000311FE66E671FFFF3BAFFFB00002800007FF80000000FC3F7FFFFF80318E1BBE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "5E5DB1214101E33E30CFFFFFFFFFFFFE00000338CE7011701FFF177FFF80003C1E00FFFFC00003803E1F3FFFFFE067FCF1FC7E7CD0140001E31F18C7FFFFFFFFFFF00000027CF0E021701FFE8D7FFF80007C3F007FFFC2000FC01E0FFFFFFFE0E1FCC11C3FE24807000FA71F98C1FFFFFFFFDC600000077CFFE1BF60FFFF21ECFF00007E07C03FFFF0C00F800E007FFFFF8361FC4000DF8717080806C70F8C40FFFFFFF7FC20000003F060B8DEE1FFFBB1C07F0000FC23E04E07FC020FF000007FFFFF06802E01401F1F9C043C03C707CC60F8000407FC00000800FC783C3261C7E7E8801E0001E039FC2737F803FFFEC000FFFFFE0EC02303F00FB81E863407";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "C603E6E0E000182DE40000001BFE7F381F2063EC24003800036007F3FDC3C003FF3FE100FFFFFA19606788B01C20588430079601E6E08000033100000000BDFF39383E7CF827F180380001E003F9FFC3C007FC383F003FFFF8336F668C92983BCBC0000BA700E7E0000001A1C00000027DFF19389B987FFCC180380001804FFFFFE3F007FF27807007FFD06B3D7658A3F27FF99F080DBC0073E000003DC7C64800002BFF324A3E60FFFD890038008017FFFFFFEFFFEFFE8003303FC0403FAE96BEB0C05FE57F598F690073FC00001EFFBF7000006BFF9EA73DE07FF9FC08100180FFEFFFFFFFFFFFFCCF3E603C0000D3AD157E5081FFEAFFF80E6F0073FF0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "38C5E6E60001C8EC819FF1C33FF5BE0800000FFFFFF9FFFFFFFFC1F01F500000007F8661FCC799FE6BFFA01E7F8073FF00002C6617B7400511C0C87F004072EB9E0010001FFFFFF0FFFFFFFE07FF3C100000017FA3D2FDD1ECCBAFFFC14E4F8073E000002DE0005CA0021DE1CEBC3E1FC063180030003FDF7FF87FFFFFF90E087D300000017BB3C4FFDFC3695FFFCF4DAF80E707000056000112540FE470CE3811832CF010700000BFF7FFFC3807FFE03D73E3B8000001B62D7CBFCFF0BD3FFFFD4DBF81CE3C00037C3FFFFEAC0D08A0C640005ACEFBC7E00001DFFFFFFC3FFFF9C0FFC1E1F8000001E4A019FFF080B4FFFFFE54BF8799E0001B8DE03FFFE2CD";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N0
cyclonev_lcell_comb \u1|tft_rgb[12]~72 (
// Equation(s):
// \u1|tft_rgb[12]~72_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  
// & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ))))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[12]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[12]~72 .extended_lut = "off";
defparam \u1|tft_rgb[12]~72 .lut_mask = 64'h021346578A9BCEDF;
defparam \u1|tft_rgb[12]~72 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "C0000000001FFFFFFFFFFFFE01F53C00000000003F0A8540FFFFFFFF800000000000001F3F9B9EC0FFFFFFFFFFFFFFFFFFFF80000000001FFFFFFFFFFFC003ED7800000000007F0A8547FFFFFFFF00000000000004339BF7E380FFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFC000FCA7800000000007F0A8547FFFFFFFF00000000000003101FF10A807FFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFC0003F1A7800000000007F0A854FFFFFFFFF0000000000000A0FE9FA130C3FFFFFFFFFFFFFFFFFF80000000000FFFFFFFF800000F834F800000000007F8A854F7FFFFFFF0000000000000A59E9FFD10E0FE01FFFFFFFFFFFFFE00000000007FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFE00000FFC1ECF00000000000FF8A854F3FFFFFFF0000000000000530687FCE33000000F0003FE03F0000000000003FFFFFFC00003FF80F99F00000000001FF8A854F1FFFFFFF0000000000000A782B7DEA29C000000000000000000000000003FFFFF80000FFF803F073F00000000001FF8A814F03FFFFF80000000000000AFC2B94A734FF00000000000000000003001FFFFF800001FFF003FC0FC7E00000000003FF8A834F00FFFFF000000000000009CCA82A072B07FFFFFFFFE000000001FFFFFFFFC0000FFF800FF807F80FE00000000007FFCA834F001FFFE0000000000000010CAE37BF2CFC007FFFFFFFFFFFFFFFFFFFFC0001FFFE007FE00FF8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "007FC00000000007FFCE834F0001FF8000000000000005003259059380FFC0000000007FFFE00000000FFF0007FF003FF8003FFF80000000000FFFCE834F000000000000000000000100FA7F608C7F80000003FFFF000001FFFFFFF000FFF000FFF8000FFFFF00000000001FFFCC834F000000000000000000001F9E9D7F20C7007FFFFFFF80003FFFC00000003FFE000FFFF00007FFFFFC00000000001FFFC4834F00000000000000000000389E8D3040E1FC001FFE03FFFFFFFFFFFFFFFF0000FFFF8000007FFFFFF000000000003FFFE4834F00000000000000000000394EF13A81F0FFE0000000000003E0000000001FFFFE0000001FFFFFF80000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "007FFFE5834F000000000000000000003BECFCFA80F01FFFE000FF80000000007FFFFFFFFE00000000FFFFFFC0000000000000FFFFE5834F000000000000000000001AD33EF0C0F807FFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFE00000000000003FFFFE5834F00000000000000000000196C15F0E0F803FFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFF00000000000300FFFFFE5434F000000000000000000000DBB916070FC01FFFFFFFFFFFFFFFFC0000000000000003FFFFFFFF00000000000FFFFFFFFE5434F000000000000000000000E93B6E970FC01FFFFFFFFFFFFFFF000000000000000003FFFFFFFE00000000001FFFFFFFFE5434F";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFC0083F4FFF000003FFBEC000006A7FC000000000000000000000000000000FFF6300FFE07C3FD53FFF1FFFF06FFFFFF80FFFFFFDFEDC00000007FFFE800000761A4000000000000000000000000000000FF807009FE07C3FD53FFF3FFFF0EFFFFFF83FFFFFFEE39000000000FFFC000003463E60000000000000000000000000000007E00301DFE07C3FD53FFFFFE070CFFFFFFFFFFFFFFFC63000000000FFFC00000403FC00000000000000000000000000000003C000025EE07C3F953FFFF80070CFFFFFFFFFFFFFFD8F2000000003FFF80000074BC000000000000000000000000000000000000001FE403C3F953FFFC00030CFFFFFFFFFFFFFFB2C600";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "000000FFFF80000048F84000000000000000000000000000000000000407CC03C3F967FE0000030CFFFFFFFFFFFFFE63C60100000FF91F00000115A0000000000000000000000000000000000000301F8003C3F927C00000030CFFFFFFFFFFFFFFC3CC06FE003FE00F00000251F8000FC0F3FC00000000000000000000000000007F9003C3F9AE000000030CFFFFFFFFFFF0038F0C1FFFF3FFC00600000991F8003FFFFFFE07000000000000000000000000007FB003C3FAAC000000030CFFFFFFFFFF80407E0C7FFFFFFF800000005F9D8007FFFFFFFFFFFF8000000000000000000000007FB007C3F28C000000030CFFFFFFFFFFF3C0F88E3FFFFFFF200000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00041C003FFFFFFFFFFFFFFE0000000000000000000000FF3007C3F2DC000000030CFFFFFFFFFFF3C1301F3FFFFFFC00000000303E00FFFFFFFFFFFFFFFF0000000000000000000000FF3007C3F2D8000000030CFFFFFFFFF3E4C1001FBFFFFFFC00000000497C07FFFFFFFFFFFFFFFF8000000000000000000000FF2007C3F258000000038CFFFFFFFFC1E5EE000FBFFFFFF00000000069F80FFFFFFFFFFFFFFFFFC000000000000000000001FF2007C3F258000000038EFFFFFE0001CF5BF01FBFFFF8400040000159F0FFFFFFFFFFFFFFFFFFE000000000000000000003FF200783E3580000C0018EFFFFFC0003FF8FFAFF9FFFF0000040000039C0FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFF00200000000000000FFF200783E3580007F8018EFFFFF00003FF980FFF87FFC0000060000E9D3FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFF200F87E558000F1C018EFFFCC000007DB027F43BFF000001F80016F87FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFF200F87E518001C07018EFFE000000003E3F00065F8000003F0002A8077FFFFFA7FFFFFFFFFFFFFFFFFFC0000000000007FFF200F07E5B80019F3818EFF8000000006C3FF1C0EF8000007F8001C0BBFFFFFC007FFFFFFFFFFFFFFFFFF000000000000FFFF200F07E5B8003B19C186FF000000000B0FFFFE3CF800000FFC00E50FFFFFFC00000007FFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "80FC0001DC0000000007DBB5109247FFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFC000FFE4C1E00CB80000012E0F8FFF00002000640000000000FFB8479551FFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFF000FFE4C1E00AB8000001AE0FF03C000020006800000000019FB1164F47FFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFC00FFCDE1E00AB0000001AC07F000000000007000000000003FF31C4BD7FFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFE01FFCDE1E01B30000001AC0380000000000460000000000019E39863C9FFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFF01FFC9E1E01570000001AC638000000000ED00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000008B83FB22C5FFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFF81FFC9F0F03570000001AC79C00000000378000000000000031F3F70C5FFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFE7FF8BF0F8E670000001A87CC00000000000000000000000957F0EF103FFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFF9BF87FCA60000001A86E600000000000000000000000C079C7C883FFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFF9BF87F96E0000001A84370000000000000000000000006FDF55313FFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFF173C0824E0000001A841B00000D020000000000000004E3FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "83B73FFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFE361F01C9C0000000A85CD0000FFF60000000000000002A4F6BCA3FFFFFFFFFFFFFFFFFFD80000000001FFFFFFFFFFFFFFFFC2407FE33C0000000A85F60003FFFC8000000000000006707EFE67FFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFF869E041C700000000A851B001FFFFE00000000000000017C5DFC67FFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFF04BFE1F1E00000000A850C007FFFFE40000000000000003F3DFD63FFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFE0D603F07C00000000A85663FFFFFFF0000000000000003D73F8FCFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFF00000000000FFFFFFFFFFFFFFC0D40003F8000000F0A85797FFFFFFF8000000000000005776C1D8FFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF01ACFFFFE0000001F0A857C7FFFFFFFC0000000000000668B78B72FFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFE01A9FFFF00000003F8A8547FFFFFFFFC80000000000FFC9807D1AADFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFC032BFFFC00000003F8A8541FFFFFFFFC00000000003FF811F7C1B0DFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFF80753FE0000000003F0A8540FFFFFFFFD0000003F000008CFFBA0B40FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFF800000000000FFFF200F07C4B8003B06E186FE00000001163FFFFF33D800002FFE01461FFFE000000000001FFFFFFFFFFFFFC000000000007FFF200F07C4B8001B226186FF000000FD2DFFFFF8DD5F0000E7E6091E9FFE000000000000003FFFFFFFFFFFE000000000001FFF200F07CEB0001B393B87FF800001FE92FFFFF6F6ED8003E7627A1DFCA0000000000000001FFFFFFFFFFFE000000000000FFE200F078EB000193C9F87FFC00007FC27FFFFEFFE7CF003F7D0C93C6640000000000000000FFFFFFFFFFFF0000000000007FE200F078AB0000DBE4F87FFF0007FFCC7FFFFDFFFD43002F7C76E3800000000000000000003FFFFFFFFFFF800";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "0000000003FE600F078A30000C9F6783FFFFFFFFFF07FFFFB7FFD8D800E3C0EE700000000000000000000007FFFFFFFFFC000000000007FE600F0F0B700006DFB383FFFFFFFFFF3F67FF5FFFBB8700400A2C788000000000000000000000FFFFFFFFFF00000000000FFE600F0F196000034FD983FFFFFFFFCE7C04FE8FFFBB34C00075C67800000000000000000000007FFFFFFFFF00000000000FFE600F0F1960000326EC01FFFFFFFFF4F801FF9FFCFC3C6002BD444000000000000000000000001FFFFFFFFFC0000000003FFE600F0F1D600001B67601FFFFFFFFE1F003FBFFFC36DF16D46106C000000000000000000000000FFFFFFFFFF0000000003FFE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "600E0F15600000D33301FFFFFFFF43C007FDFFFE6F1E25FC6F0640000000000000000000000003FFFFFFFFF0000000007FFE600E1F14600000CB1981FFFFFFFE570007F0FFFFC9BC72F16714C0000000000000000000000001FFFFFFFFFE000000007FFE601E1F16600000698CF9FFFFFFFFFE000F97FF9C0B9E7870EF2FC0000000001F00000000000000FFFFFFFFFF800000003FFE601E1F32E00000258678FFFFFFFFFC000EDFE3801C3FFC70B36B000001F8007FC00000000000007FFFFFFFFFC00000003FFE601E1F2AE0000035833CFFFFFFFFF8001F0B0E00000FFC7E18FB00001FFF00FFF00000000000000FFFFFFFFFE00000001FFE601E1F2AE000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "0014C19EFFFFFFFFF0003C250000003FFF3E1C390005FFFFFFFFFC7C000000000001FFFFFFFFFC0000001FFE401C1E2CC0000014C0CFFFFFFFFFC0003EE10000000FF73E1304003FFFFFFFFFFFFF000000000001FFFFFFFFFE0000001FFE401C1E65C0000016C061FFFFFFFFC0007780000000D7F13F1062007FFFFFFFFFFFFF800000000000FFFFFFFFFFF008000FFE401C1E55C0000016C018FFFFFFFBC0006000000007CF713BB0E850FFFFFFFFFFFFFFC000000000007FFFFFFFFFFF1C000FFE401E0C55C0000016E10FFFFFE3FC8001F40000000017BE3310E623FFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFC000FFE441E085980000012E1E0FFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N42
cyclonev_lcell_comb \u1|tft_rgb[12]~74 (
// Equation(s):
// \u1|tft_rgb[12]~74_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) 
// # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[12]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[12]~74 .extended_lut = "off";
defparam \u1|tft_rgb[12]~74 .lut_mask = 64'h500350F35F035FF3;
defparam \u1|tft_rgb[12]~74 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "07B7CEB023DE2EFBFBE00001EFFFFFFC0FFFE0C07DF6C67000000148D08CBFC075C0FFFFFF37BF9E730F007903800003F428839C6D18FC9F1FF3E7C00000EFFFFF7C67C3C03E72499DB8000001806086BFC7F203FFFFFF3B7FB1CC7F00ED060000001D2063F7687001FF9BE707800001E7FFFFF027CFE6FFC7831B34000000006FC0BFFF800FFFFFFF997FAE31FF00573C0000000ED610FF49D1E0FB5BE01F800601FFF01FFC07FFC07049DC8D3C080002407DC8BFFE603FFFFFFF9B7F81C7F007B8C007FFE0032206E67060D38703E03FC00C01FCFF1FFE07FF87E03FF3983EFC0002005E248F0D8FFFFFFFFFBF5FDE1F800FC201FFFFFF81B02A5BEB3F831A";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "27E3BFE0300DFF1FFFFF07FE069F1F97A3BFF82003EC00C2E1FE3FFFFFFFFFBFCCC0FE000EE43FFFFFFFF0C23C3ECAF0CE363FEFF9F0F819FFFE7FFE3FDF03293E40293FE1F0033FF8007FC0FFFFFFFFFFBF7FF7F8001A78FFFFFFFFFC41269C2DE1906C9E5FE3F7F877FFFFFC7F7F8F300CFCE82C7FFFF00007FFDFF801FFFFFFFFFFAEDFFFC00019C8FFF7FFFFF8DD76C422E3AC1BBCFF03FFF8FFFFFFFE187FCC3F7FFF3A3E5FFFF0041FFFFFC03FFFFFFFFFFFBFFFEF000039B1FFE6FFFFFBDCF6C933627832397F0FFFD89FFFFFFE1FFFF98F0DFEECF8BFFFF87F7FFFFE01FFFFFFFFFFFF6FFFC400033B33FA5FFC7FFE1A47F876C0E00E387CFFFFD14F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "FFFFFFCC7FF23F267D70FE3FFFF9FFFFFFE003FFFFFFFFFFFEC93FC0001FF913E0F8C00FF41859FE7D80658E6679FFFF839FFFFFFF85FE02F0CFDAE3FE27FFF3FFFFFF8003FFFFFFFFFFFF0B9FE0007FF27BE1E0000FF81818D6B1B46036FE7FFFFF851E7DFFFFF8FE05E0FFCC77F40FFFF4FFFFFC0003FFFCFFBFFFFFB94FE1C0F8E1EBC3800001E89C91C5F32CE07268FFFFFC09BFFEDFFFF870E7F6E03D7FF40FFFF8FFFFC00001F000787FFFFB6F9FF3FFF1E02B0700000CD9BF6B51FFBFE0E7EDFFFFFE1147FFFFFFF0C0015FA0FA3FB01FE8007FFFE000000000E03EFE3A67BFFFFFE7E1130600000038B9FF5BFEF660C0B9FFFFFF245FFFFFFF820002";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "7EA5D73F363E80007FFFF000000001C01C7E79073FFFFFC6F0198B80000051F880397C1CC1800BFFFFFE487FFFF8FF9900736DC027FFFA3F8FC07FFFF080000000008800E2353FBFFF8CF00D718000FEC2DA81297EBE060017FFFFFCB0F3FF39F8E1F8E0D1CE4FFBC87FEC4807FFFB8000000080000000683FBFFF8CF80361800673EC5E822FCE3C1F04BFFFFFF1FEE7FFFFB0413121E9FF3FF7DC7EF1A9003FFFEC0000000010C31C013F7FFF1CF80322439CF0C4F0436FDEBF780C8FFFFFE3F9EFFEFF00DC74001FDC6FFF3C7FE888801CFFFC001CF2001EFB3C5B9F7FFE1EFC00327478600CD2006F637E703DAFFFFF8787FFFFFE0130E0608E18EF954C3F";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "FC8150001AFF007DE40FFDFC0F657FFFE01E7C0001C602F00E16004B39FFE1FC2FFFFF1F003FEFF1F0F1F78DF881FB22F83FB1024C00007E00FFC01FE7F80EF8AFFFF01E7C00100638C0033D60433CFFC3FF1FFFFE3E01781CF21877A918E3D3D745C21FB0006D80001FC077C0318C6CCF956CDFF03E3C001FFEF030F7BDE052B3FE01EE1FFFFC7E01E118738EEE9F01C7667F239E1FA0000DE61C0FC0002045E7966EAD0FFFF87E0800003FC000EFFFFC43D57E03F63FFFFBE081C100817D085E03CFEFFADF8E1F80000621CE07F00001F0E7CEA0EF0FFFFC7E000000C3E07267FFFE6998C803F6BFBFF380C0E0003FFF40EC077393F5BF8FBF800000058E01";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "FC0001837FB702FC27FFFE3E000001E000429FF8FFEAA1508FFE1F7FE000C04200D8A9DB4E067D6EFCBF0E8E000600048780F800078709D60CD5AFFFFE3C000000200000BFC0FFC0DCA41D1F83FFF0F000C0017B9943AC01E05D7C2F0C08910F6407D7807C1007000862085587FFFF3C0000000000006201FF849B483D1B1FFFCC3803E83A564BE15CC062FAE2FC1B6B01B87F685740FF800E0B0020DCBC67F0DF1E00000FFFF8001A8FFE391EA03F027FFE7C0E00C032DE9908D70E6CF5F4FD55237FF02C3FFB800F801C00001A8EE547C09F8E00001FFFFF8000F3FCF93903FF24FF81C606080877407E3F8F2C6877F87ACAACFEF0003BF98C0F800C0B8012";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "0DD98F8107C700003FFFFFC000CA03022203E115FCFE0101060046C002F44898C10EFE6945B2FFF00031E57E1F13F9C0C14B81FF5FCF83C300007FFFFE0000FDFF877A07E779800E0C0000080273AEC8F279801AFE1E896BFB700020F9883F07FF7FE5F11C245FCE01E000007FFFFC0000FFE7F6F43E3BF71FF802039E0C32A71E719AEDBA37FC09E627FF6000003B1F1EFFFF0EF46813645F8001F000007FFFFC0001FFDFEB6FFDBA0181FE0383FC1C741580DB1647600F5E30F13FE32000001F419FF79D2E7E2C28E9BF0000FC0000FFFFFE039FFDFFD3C004FCFC3079C1C7F018EF733E0B4802F01A5A2218FFE00000203F859FC06397FFCC4C067700007F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "0000FFFFFFFFFFFBF398DA1FE463E038F9C0F0111F0E781B928C7C1CF7FAFFFF75C000203FBD9C92ACB9FF6E71B9BF00003F0007FFFFFFFFFFFFF38E796DE25820FC3FC0E000B6076B1B36281C1DFB87FFFC30A000403F8CC06B3D86CC0A91A37F00001F00FFFFFFFFFFFFF4C1C0873006BCF1FF13E00000AF08DE12E668AC1FFF1FEFE4C0010000CF8E3CBF690C9D8E3DB81F90000303FFFFFFFFFFFFE2C3FFC3E13CBCFF1FB9FC80011474EF956EC0467FF8FFFFF4015102007FC987CE46E78BFD40631FF000000FFFFFFFFFFFFFF871804232E37F760FE9FE0003249DAFD76612C61787FEFFB0046000407FE0FDFC27F8B2E21FF003E000003FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "E00000000000004C5F8A807F18F90E080000003FFFFFFFFFFFFFFFF000066C000838F8060F88F7166FF001057FFFFFFFFFFFFC000000000000183D1DE47436781E0000000039FFFFFFFFFFFFFFC0001EAE0008703F060FCDC0EB74F83397F7FFFFFFFFFFFF00000000000000347A64F026795E0000000038FFFFFFFFFFFFFF800003AF001DE007E70FFF803573F079BFF3FFFFFFFFFFFFE00000000000003483E9F063F1EFC000000030FFFFFFFFFE0000000002A70000C000869B7F001273F33BFDFFFFFFFFFFFFFFF80000000000000422EFC1E3CB93C000000070FFFFFFFFF80000000004978000000001F173007B27F7BEFFFFFFFFFFFFFFFFFE00000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "001E04432FA1C39F2B8000000070FFFFFFFFE00000000004D7800200000036F7003D27F7FFFFFFFFFFFFFFFFFFFFF0000003FFFD04FD69F1A3DF4B8000000060FFFFFFFFF0000000001737860E0000006417003CBFFFFFFFFFFFFFFFFFFFFFFFFF000007FF5F86EC35F473FE4B80000000E2FFFFFFFFFC000000002E278E00007C0CE7D8003A9FF9FFFFFFFFFFFFFFFFFFFFFFC0000FFFFFAE7915F9A3FE4B80000001E6FFFFFFFFFFFFE7C002B3B7C000001F1DEC3C041B1FC7FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFBE7615F0C3FE6B80000001C7FFFFFFFFFFFFFFFFFD7B17CE0D00001FFFF8000E1FFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFE7AA5F1";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "C1FEAB00000003CFFFFFFFFFFFFFFFFFFEFF33CFFF80001FEFC0000FDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18CDC0C1FCA30000000F8FFFFFFFFFFFFFFFFFFF8863DFFB00001FFF00000C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC6E301C1FCB30000001F0FFFFFFFFFFFFFFFFFFC00C7FFFF80000FFB00000E9FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC02EB83C1FCB30000003E0FFFFFFFFFFFFFFF806C3CCFFFFF00001FF9000019FFF27EFCFFFFFFFFFFFFFFFFFFFFFFFFFFFDDC14AB87C1FC938000007C0EFFFFFFFFFFFFF80038FF9FDFFE00003F1F8000353FF02BF03FFFFFFF81FFFFFFFFFFFFFFFFFE3C84E303C3FC93800001";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "F81CFFFFFFFFFFFFFFF7F0407FFE7C381E7F0BE0012FFFF10D8001FF83FC0001FFFFFFFFFFFFFFFE780CEB03C3FC93C00007E038FFFFFFFFFFFFF801C0E07FFC30607E77102001BBFFF800000018000000000FFFFFFFFFC3FFFA18052303C3FC93E0003F8031FFFFFFFFFFFFC001830FFFFC000003E700000066FF9800000000000000000107FFFFF801FFFE2014FA03C3FC93FFFFFE0023FFFFFFFFFFFFFFC2E33FFFFE080003AF000001EFFD80000000000000000000000F070001FFFE1C04EA03C3FCD3FFFFF81C03FFFFFFFFFFFF0005763FFFFC001E0B290000058FFC100000000000000000000000000001FFFE380DEB03C3FD53FFFFF0FE07FFFFFFC1";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "FF590000220678CF000070FF8006FBD38F9B5426D2378E77FF00000080013FE09BBF45F004020DBFE7F000007FFFFFFFFFFFE00000000452CF6C63C178078025D1E77F93D06CD227003FC300000000031EE0F3828B834202368F3D600000FFFFFFFFFFFC0000000015907F4033C0FE0DC0033C893F631CF901EA66F3838000000403E7E01DCF17F86C45080FF3600000FFFFFFFFFF8000000000105FF68010C07FFC000AE2C5573B327A479C8040010000000001EEF001AD42FBD844B40FB8700000FFFFFFFFFF0000000000216FCC0610802FFC800283FAA710C47EFD000013198000000000FBF8003BCCB59A425F1FFEE00000FFFFFFFFFE0000000000021E";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "0804201003C00000E3540F17C77CDC000022180000000020FBF318E61EDDEE39D19FFC400000FFFFFFFFFC0000000000043C000C000ED0C401E13B96AF5F867588000000000000000030FAFE06247350504B2B2FFC000000FFFFFFFFFC00000000003C780000000338E7C2B0DC9375FF3E6600000040000000000000F7FE0B9130E1F8C304DFFF200000FFFFFFFFFE0000000000BC700000001008F003A7041A94BE3E3C01002000000000000000BDFF0E8F0589EBBBBC53FF700000FFFFFFFFFF0000000000DDC000000098103C021ACEB93BBE9E6200617400000000000000A4FF8803B81E4690BFE1FF000001FFFFFFFFFF800000000151E0000030487C80";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00ADD33DF73F980040206C00000000000000B7FFCB41F01B3CF930A77FA82007FFFFFFFFFFE000000002F3E000006A087B8F90131B3DAF248000000020000000000000008BEDDA431800B198A3F85F80000FFFFFFFFFFFFFF000000D3BC00000461E07FBD04DF714DFB00010737338000000000000018105C9004FD19CDB71FCEFE0001EFFFFFFFFFFFFFF801BF859800000600581F811F38FC607F8045C7FFFFC00000000000000010FC44C73E2D16ADFFDFFE4001CFFFFFFFFFFFFFFFFFFF8E380000E7209A46E1580170627C0000DFE7FFE00000000000000000FECCA3F044FAC5BB1E1020018FFFFFFFFFFFFFFFFFE8EEE00000E320627BCD76EE152EF00";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "10CF7FFFFF000000000000000005EC6815080E3C1390E1DD0018FFFFFFFFFFFFFFFFFFFCA600001E3236A0780F5ED0A28C0000CBFFFFFF000000000000000009DE698BFC0C3C3B1000C0001CFFFFFFFFFFFFFFFFFF834E00013E60771CFC670273E70000004BFFFFFF000000000000000007DE451AFC087493000000001CFFFFFFFFFFFFFFFFF002D600007C682E1F3EE7EC6B7E0000230BBFFFFF000000000000000007FE16F9F8387C8B000000001FFFFFFFFFFFFFFFFE720C8F00007C703E87BC0FCAEFB408000009FFFFFFFC000000000000004C7F0B58F2187817080000001FFFFFFFFFFFFFFFF8000D4C00007CF01EC39C3EB46F3010010C6FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N48
cyclonev_lcell_comb \u1|tft_rgb[12]~75 (
// Equation(s):
// \u1|tft_rgb[12]~75_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  
// & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[12]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[12]~75 .extended_lut = "off";
defparam \u1|tft_rgb[12]~75 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \u1|tft_rgb[12]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N24
cyclonev_lcell_comb \u1|tft_rgb[12]~76 (
// Equation(s):
// \u1|tft_rgb[12]~76_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[12]~75_combout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[12]~72_combout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[12]~73_combout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[12]~75_combout  & ( (\u1|tft_rgb[12]~74_combout ) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( !\u1|tft_rgb[12]~75_combout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[12]~72_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[12]~73_combout )) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( !\u1|tft_rgb[12]~75_combout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \u1|tft_rgb[12]~74_combout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u1|tft_rgb[12]~73_combout ),
	.datac(!\u1|tft_rgb[12]~72_combout ),
	.datad(!\u1|tft_rgb[12]~74_combout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.dataf(!\u1|tft_rgb[12]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[12]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[12]~76 .extended_lut = "off";
defparam \u1|tft_rgb[12]~76 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \u1|tft_rgb[12]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \u1|tft_rgb[12]~77 (
// Equation(s):
// \u1|tft_rgb[12]~77_combout  = ( \u0|rom_valid~q  & ( (\u1|tft_req~1_combout  & (\u1|tft_req~2_combout  & \u1|tft_rgb[12]~76_combout )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u1|tft_req~2_combout ),
	.datac(!\u1|tft_rgb[12]~76_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rom_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[12]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[12]~77 .extended_lut = "off";
defparam \u1|tft_rgb[12]~77 .lut_mask = 64'h0000000001010101;
defparam \u1|tft_rgb[12]~77 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "0001FFFE200000000017DF8410D600000000000000000000000000001FFFFFFFFFFFFFFFFFFF8C01FF13FFFFFFF1E00000000000FFF880000000001FFF84799400000000000000000000000000001FFFFFFFFFFFFFFFFFFF8C01FF33FFFFFFF9E000000000017FFA000000000009FF057F3400000000000000000000000000000FFFFFFFFFFFFFFFFFFF1E01FF33FFFFFFF9C00000000000BFF200000000000BFF05FE3400000000000000000000000000000FFFFFFFFFFFFFFFFFFF1E01FE23FFFFFFF9C007000000005F980000000000099E0DBC3400000000000000000000000000000FFFFFFFFFFFFFFFFFFF1E01FE67FFFFFFF9C6070000000030A00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000B80FAC2400000000000000000000000000000FFFFFFFFFFFFFFFFFFF1F00FC67FFFFFFF9C783000000002F000000000000003003EC0400000000000000000000000000000FFFFFFFFFFFFFFFFFFF3F007047FFFFFFF987C30000000000000000000000095000FC08000000000000000000000000000007FFFFFFFFFFFFFFFFFE3F8000C7FFFFFFF987E100000000000000000000000400607F18000000000000000000000000000003FFFFFFFFFFFFFFFFFE3F80018FFFFFFFF987F000000000000000000000000460205790000000000000000000000000000003FFFFFFFFFFFFFFFFFE7FC0038FFFFFFFF987F800000D020000000000000004E000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "0390000000000000000000000000000001FFFFFFFFFFFFFFFFFC7FF01F1FFFFFFFF9863C0000FFF60000000000000002A4090080000000000000000000000000000001FFFFFFFFFFFFFFFFFC7FFFFC3FFFFFFFF9860E0003FFFC80000000000000067C010000000000000000000000000000000001FFFFFFFFFFFFFFFFF8E1FFE07FFFFFFFF98607001FFFFE0000000000000000640200000000000000000000000000000000007FFFFFFFFFFFFFFFF8C01E01FFFFFFFFF98603007FFFFE4000000000000000472200000000000000000000000000000000003FFFFFFFFFFFFFFFF1800007FFFFFFFFF986613FFFFFFF00000000000000032F280BA000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000FFFFFFFFFFFFFFFF180003FFFFFFFF0F986787FFFFFFF8000000000000003FF681E600000000000000000000000000000000FFFFFFFFFFFFFFFE30FFFFFFFFFFFE0F9867C7FFFFFFFC0000000000000118B78B0600000000000000000000000000000000FFFFFFFFFFFFFFFE31FFFFFFFFFFFC079867FFFFFFFFFC800000000000027807DB8E00000000000000000000000000000000FFFFFFFFFFFFFFFC33FFFFFFFFFFFC079867FFFFFFFFFC00000000000005F807DF0400000000000000000000000000000001FFFFFFFFFFFFFFF863FFFFFFFFFFFC0F9867FFFFFFFFFD00000000000003F803FF00000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000007F3FFF00000000013FFFFFAD803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0009CFFFE6003FFE63FFF1FFFF070000000000000007E3C0000000000017FFFFFB9E5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007F8FFBE6003FFE63FFF3FFFF0F000000000000001E070000000000003FFFFFCB9C19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFCFFFE6003FFE63FFFFFFFF0F000000000000001C1F0000000000003FFFFF83C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFE6003FFE63FFFFFFFF0F00000000000000380E0000000000007FFFFFB743FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC003FFE63FFFFFFFF0F00000000000000703E00";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000007FFFFFBF07BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC003FFE47FFFFFFFF0F00000000000000E03E0000000006E0FFFFFE2E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE0003FFE47FFFFFFFF0F00000000000000C03C000000001FF0FFFFFCEE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFECFFFFFFFFF0F0000000000000180FC000000003FF9FFFFF1EE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFCCFFFFFFFFF0F0000000000000201FC000000007FFFFFFFEFE27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFCCFFFFFFFFF0F00000000000004077E00000000DFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFEFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFC9FFFFFFFFF0F00000000000008CFFF00000003FFFFFFFFDFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFC9FFFFFFFFF0F00000000000010FFFF80000003FFFFFFFF9683FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFC9FFFFFFFFF8F00000000000001FFFF8000000FFFFFFFFF7607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFC9FFFFFFFFF8F00000000000007FFFF800007BFFFFFFFFEE60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFD9FFFFFFFFF8F0000000000003FFFFF80000FFFFFFFFFFEE63FFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFD9FFFFFFFFF8F000000000000F80FFF80003FFFFFFFFFF162FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FF99FFFFF1FFF8F0000000000017007F43800FFFFFFFFFFE307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FF99FFFFC07FF8F000000000000E000004407FFFFFFFFFFCB7FFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF93FFFF803FF8F000000000001C000007A07FFFFFFFFFFDFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF93FFFF8E1FF870000000000030000000F87FFFFFFFFFF3EFFFFFFFC00000007FFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFC000FFF93FFFF8F8FF870000000000060000014F47FFFFFFFFFE7FFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF93FFFF8FC7F8700000000000C0000020230FFFFFFFFF9FFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF33FFFF8FE3F8700000000005000000701EC7FFFFFFF87FDFCA0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF33FFFF8FF1F8700000000016000000C01B80FFFFFFF1BFC6640000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF33FFFFC7F8F870000000003C0000010002F8FFFFFF86DF800000000000000000003FFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "FFFFFFFFFFFF8000FFF33FFFFC7F8783000000000700000028002487FFFFF8CDF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000FFF27FFFFE3FC383000000000F00980050000700FFFFF3CDF88000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000FFE27FFFFF3FE183000000001E03FB00B00002B43FFF860DF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000FFE27FFFFF1EF001000000003407FE00E00003FC1FFD3E0DC000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF8000FFE67FFFFF8E780100000000600FFC030000013F09287E0DC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "8001FFE67FFFFFCF3C0100000000C03FF8070000003E2000700DC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8001FFE67FFFFFC71E010000000000FFF8190000001C7201701FC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF8001FFE47FFFFFE78F010000000081FFF03C0000001E7800F00DC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF8001FFC4FFFFFFE387800000000103FFF0840000003FFC00BC09000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8001FFCCFFFFFFF383C00000000007FFE1640000002FFC001F19000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF8001FFCCFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FFF3C1E0000000000FFFC0C00000001FFF001FDB0000000000000000000000000001FFFFFFFFFFFFFFFFFFFF8003FFC8FFFFFFF3C0F0000000033FFFC7000000001FFF0013E20000000000000000000000000001FFFFFFFFFFFFFFFFFFFF8003FF89FFFFFFF1C07E000000003FFF840000000007FF0010C60000000000000000000000000000FFFFFFFFFFFFFFFFFFFF8003FF99FFFFFFF1C01F000000063FFF84000000000F7F0030CC00000000000000000000000000007FFFFFFFFFFFFFFFFFFF8001FF99FFFFFFF1E00F000000037FFE380000000017BE0010C200000000000000000000000000003FFFFFFFFFFFFFFFFFFF8401FF91FFFFFFF1E0000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000001FFFFFFFFFFFFFFE063FFFFFFFFFFFC0F9867FFFFFFFFF800000000000017F001FE0000000000000000000000000000000001FFFFFFFFFFFFFFC0E7FFFFFFFFFFF80F98678FFFFFFFF00000000000002F38407FDC00000000000000000000000000000003FFFFFFFFFFFFFF00C7FFFFFFFFFFF80F98678FFFFFFFF00000000000002F000011F400000000000000000000000000000003FFFFFFFFFFFFFC01C7FFFFFFFFFFF80F98670FFFFFFFF00000000000005E00000184C000000000000000000000000000000FFFFFFFFFFFFFF0038FFFFFFFFFFFF807986707FFFFFFF00000000000005C60C00142E000000000000000000000000000007FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFF0001F0FFFFFFFFFFFF007986703FFFFFFF000000000000070F8C001A3F00000000000000000000000000003FFFFFFFFFFFC0000FE1FFFFFFFFFFFE007986701FFFFFFF0000000000000207CF002207C000000000000000000000000003FFFFFFFFFF000003FF83FFFFFFFFFFFE0079827003FFFFF80000000000000203CF901713FF00000000000000000003001FFFFFFFFFFE000003FFF007FFFFFFFFFFFC0079827000FFFFF00000000000000033CFBA6718FFFFFFFFFFE000000001FFFFFFFFFFFFF000000FFFF8000FFFFFFFFFFFF800398270001FFFE00000000000000CF3CFCF9F1C03FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFF000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "007FFFFFFFFFFFF8003D82700001FF800000000000000EFFC3865F8F80003FFFFFFFFFFFFFFFFFFFFFF0000007FFFFC000003FFFFFFFFFFFFFF0003D82700000000000000000000004FF0389BF83FF800000000000FFFFFE0000000000FFFFFF0000000FFFFFFFFFFFFFFFE0003D827000000000000000000000067F018E3FC0FFFFFFFFFF80000000000000003FFFFFF000000007FFFFFFFFFFFFFFFFE0003D827000000000000000000000067F01CE7FE003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFC0001D827000000000000000000000053F71CCFFF0001FFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FF80001C827000000000000000000000069F7E0CFFF000001FFF007FFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFF00001C827000000000000000000000064C3B06FFF8000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC00001C82700000000000000000000007201F06FFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFCFF000001CC27000000000000000000000039B96867FFC00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF000000001CC27000000000000000000000018FB70E7FFC00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFE000000001CC270";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N42
cyclonev_lcell_comb \u1|tft_rgb[13]~80 (
// Equation(s):
// \u1|tft_rgb[13]~80_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) ) # ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[13]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[13]~80 .extended_lut = "off";
defparam \u1|tft_rgb[13]~80 .lut_mask = 64'h00334747CCFF4747;
defparam \u1|tft_rgb[13]~80 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "5F7F30000000FFFFFFF00205FF99DFFFE00183FFFFF9FEFFF009FF8008FFE1FCE000001F00000001FF8FFFF20060001110001EFDDC000001FFFFFFE0000BFF008FFFF00183FFEFF9C7BFFC021F801DFFC3FFC000003E00000003E78FB9E7000020223A001FFFE38000003FFFFFC18C0B3E640FFFF001C3FFE0010FEF08021F90A9FE01EE0000007E00000003FF1FFFFE000180446E001FFFFC1FFC003FFFFF81FF901F4C6FFFF801F7FFFFC03FF700000381E37E03F6000003E0800000019E019FFC000004007E001FFFFFE03E000FFFFE0F00105F0C6FFFFC01FFFFFF3C1F8980000189F6F803F600000380C000003F006D7FF88C0C08007F807FFFFFFC7E00";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "03FFFE7C8010F91867FFFE01FFFFFE1FFFBE6007000BEFB00FFE00000000C00000E706D8F9F980500000FF803FFFFFFC7F8007FFF878F641F31F4FFFFE03FFFFFFDFFFFF803F0003C3601F1F800000F00000018C060053FE00208010FF006FFF7FFFCF8003EFF8FFF791F39B87FFFF03FFFFFFFFFFFFE1FE000784C03F1F80000C38000003B98460A33F82010083FD61FFF87FFFCF40007FF1F4FFF0033DC7FFFF01FFFFF00007FFFE70003F01803F1E00007C0E000003E1000D20718C020002BBE3FFF02C3FF780007FE3FFFFF960FEC7FFFF81FFFFE000007FFFCC00FF0703FF3C0001C60608080780003860C388000005376DFEF0003BFB8C007FF3F47FF8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "81E74FFFFFC0FFFFC000003FFF3803FE1E03FF2C00FE0101060007001CF43307010100063E7FFFF00031FCFE00EC063F3FA802091FFFFFC0FFFF800001FFFF02007F0607F948000E000000080381B0C80406000100007EF3FB700020FF7800F800001A499C191FFFFFE0FFFF800003FFFF00000E0C3FC19000000000000C0343601004020200001019C7FF6000003F7F010000010AD8587C1FFFFFF0FFFF800003FFFE0000189FFE3AE180000000001C07C5F01C08000000A000003FE32000001F3F8000002181BBD510BFFFFFFCFFFF000001FC600000303FF8F4FFF000000000180F83C20950048001A40218FFE00000203FBB800063F000039C10F7FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "FFFF000000000000007825E7D063E000000000101FE7801BE08000030802FFFF75C000203F83801EEFF800018F80BFFFFFFFFFF8000000000000007E068C227800000000000037C4101B802060020007FFFC30A000403FFBC047FE7EC0013FC09FFFFFFFFF00000000000000003FC037877C0000100000002F89A01380605000001FEFE4C0010000CFF9FF37FD03D8001FD85FFFFFFFFC000000000000000000201F3E7C0000380080001F17901700C0B80000FFFFF4015102007FF879C1860014031C832FFFFFFFF000000000000000000021FDFCFF000008000000375F90070800380007FFFFB0046000407FFE01FC2078AC1C02801BFFFFFFC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "000000000000004C50076BFF07F91FFFFFFFFFFF000000000000000000011C000800F80000000819F00000000000000000000000000000000018300E4BF40FF80FFFFFFFFFF9000000000000000000019E0008003F0000003F0CFB0000000000000000000000000000000000303DCBF01FF94FFFFFFFFFF8000000000000000000009F001C0007E000007FC6FC0000000000000000000000000000000000307C8FF01FF1EFFFFFFFFFF0000000000000000000019F00000000800400FFE3FC0000000000000000000000000000000000001D8FC01FCBF3FFFFFFFFF0000000000000000000038F80000000000E0CFF83F8000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "0000003DCFA03F9FD3FFFFFFFFF000000000000000000003CF80020000000908FFC1F8000000000000000000000000000000000000038FF01FDF93FFFFFFFFE00000000000000000000F0F860E0000001808FFC0E000000000000000000000000000000000000013CBF40FFF93FFFFFFFFE00000000000000000001E1F8E00007C001BC7FFC0E000000000000000000000000000000000000006EBF81FFF93FFFFFFFFE00000000000000000007F8FC000001F001003FBE0600000000000000000000000000000000000000DEBF03FFFB3FFFFFFFFC0000000000000000000FF0FCE0D0000000007FFF06000000000000000000000000000000000000005FBF0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "3FFF33FFFFFFFFC0000000000000000001FF0FCFFF800000003FFFF1A002000000000000000000000000000000000007F3C03FFF33FFFFFFFF80000000000000000003881FDFFB00000000FFFFF1600000000000000000000000000000000000033DFF003FFF23FFFFFFFF00000000000000000004003FFFFF80000004FFFFF360008000000000000000000000000000000103FDF7803FFF23FFFFFFFE0000000000000000001C003FFFFF00000006FFFFE2000D8103000000000000000000000000000223EFF7803FFF23FFFFFFFC00000000000000000018007FDFFE000000E07FFFC6C00FD40FC00000007E000000000000000001C37FFF003FFF23FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "F8000000000000000000303FFFFE7C000000F41FFECC000EF27FFE007C03FFFE000000000000000187FFF7003FFF23FFFFFFE0000000000000000000401FFFFC30000008EFDFFE7C0007FFFFFFE7FFFFFFFFF0000000003C0005E7FF3F003FFF23FFFFFF8001000000000000000080FFFFFC00000018FFFFFF380067FFFFFFFFFFFFFFFFFEF8000007FE0001DFEFE6003FFF23FFFFFE00030000000000000001E0FFFFFE08000010FFFFFEF0027FFFFFFFFFFFFFFFFFFFFFF0F8FFFE0001E3FFF6003FFF63FFFFF81C03000000000000000371FFFFFC00000016FFFFF8F003EFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001C7FFF7003FFE63FFFFF0FE0700000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "07880E0FDC5E20000000000000000000000000007E0EF80FFFFFFE48E002BFFFFF3FFFFFFFC23FE07C0F0004FF800003F9C783838C07039F00000000000000000000603C003E7C39E187FFFFFEC07001FFFFF1FFFFFFFFC27FC1F07F001BFE0000001E3FE3F0880FFFFF80000000000000000000203006FFF873E30BFFFFFE8070007FFF8FFFFFFFFFE07FCFC1FF002FFC0000000F19F0FC802FFFFBC00000000000000000000000007FF03FFF03F7FFFC007E087FFE1FFFFFFFFFE07F7E07FF005FC000000003C5F0FD801F0F87C0000000000003000000000007FFC00FFE0103FFFC005FC07F0C7FFFFFFFFFC05AC01FFF00BE0000000001C3F8780B007F03";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "80200000000C00E00000000006E0E00FEF8007DFFC0000FDE001FFFFFFFFFFC0E7C0FFFF017C0000000000E3FC380A0FFE3780600000001800018000002003D6C03FF7001E0FFCC00000003FFFFFFFFFFFC01FF7FFFF00F8000000000061E6180C1FF07F80C0000000700000000000703FF30017C200000FFFF8000007FFFFFFFFFFFFC05FFFFFFF02F80008000000E1F600011FFC038180000000E00000000000303F800005C200000FFBE000003FFFFFFFFFFFFFD1FFFFFFFF03C80019000003E0F601001FF8038300000000C0000000000001FFF000030400000780800001FFFFFFFFFFFFFF81FFFFFFFF034805A0038007E04700003FE00F8600000001C0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "000000000003C0C1806F060000060000001FFFFFFFFFFFFFFF10BFFFFFFF05281F073FF007E05900007FE00F9200000003800000000000030F0020DC0600000C0000007FFFFFFFFFFFFFFE129FFFFFFF0E281E1FFFF00FE01808407FE0378A00000007000200000000061F0000080C000008000003FFFFFFFFFFFFFFFE038FFFFFF81E383C7FFFFE0F60181800FFE073040000000F80012000000007F90001000C00000000003FFFFFFFFFFFFFFFFC821FFFFFF01FB8F8FFFFF31E400888007FE0E7140000001F38000000000001E04002000800000000001FFFFFFFFFFFFFFFFD803FFFFFE01E88F9FFFFFFBF4000820077E0C0280000003C20000000020003";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "81C424000600000000000FFFFFFFFFFFFFFFFFE0BFFFFFC10FF4707FFFFF7E017FC0009FC1803800000078000000001F007F8303C0001E000FC000000F7FFFFFFFFFFFFFFFC0BFBFFF830FFB007FFF00FC217FC001BE060070000000F00C000000FFF8FF0E018000340070380000047FFFFFFFFFFFFFFF91BFBFFF8307F8E07FF803F0217FC001FC1F04E0000001FE180000007FF1DE160000002401466700000013FFFFFFFFEF3CFFF13F7FFF0307FF1E3C1CFFF80FFF80417F780CC0000003FF10010000E3F7FFE0001000CC004F7980000003FFFFFFFFE102FFE15F7FFE0103FFF1F87A7FF00DFF8050FE703CE00000078700000001CFE7FF702010089C00";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "0000000001E607CF000000000000FE17800308003C000E77FF00000080013FFF803F39F0083C02801FFFFFFF8000000000000000000005913F6C600000000001FE2F600388003C00003FC300000000031EFFF0027382283C3380C1FFFFFF00000000000000000000140FFF40300000000003C709E0430400FC0466F3838000000403E7FFFFC0E7FB8039050007FFFFFF00000000000000000000103FF680100000000003058180030001B8008040010000000001EEFFFE6282F6C039B10002FFFFFF0000000000000000000030FFCC0010000000800301834000000102000013198000000000FBFFFFF80F829A3BE100017FFFFF0000000000000000000011FE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "080020000000000301A78100030300000022180000000020FBFFFFFE1E1BE6023180017FFFFF0000000000000000000013FC00000000F00401E3E067A340060A00000000000000000030FAFFFFFBF04FF4412F0000FFFFFF0000000000000000000013F8000000003807C3F331E374C03E1800000040000000000000F7FFFFFEF000DCA753C0007FFFFF0000000000000000000063F000000010080003F5D9E2DC803E0000000000000000000000BDFFFCFFFC0CDF1FE378001FFFFF0000000000000000000043C000000098000002E32941BB801E0200000000000000000000A4FFFA7FB81DD3B86106002FFFFF00000000000000000000CFE0000030480080";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00CF3CC1F700180000000000000000000000B7FFF87FF018F2B14AA7000FFFFF000000000000000000018FE000007808027F9053F4C1EF000000000000000000000000008BEDF87F1800316867F9001FFFFF0000000000000000000307C000007C1607FBD001F0E8DFB00010000000000000000000018105FD780FD11C1943FCD01FFFFE00000000000000000007C78000007C1200021C8C087807F8041000000000000000000000010FF06003E2D106CFFFFC17FFFC000000000000000000005F8000007E1424021CFFD0F807C0000000000000000000000000000FF0320004407C47FFF9FFFFF8000000000000000000019E0000003E183F80107FC0EC0F00";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "1000000000000000000000000005F008110801FC07FFFF51FFF8000000000000000000039E0000003E3080000051E15C0C000000000000000000000000000009F00005FC03FC0FFFFF3FFFFC00000000000000000000DE0001007C700000000DE01800000000000000000000000000000007F00209FC07F48FFFFFFFFFFC00000000000000000001CE00000078380000000FF08000002000000000000000000000000007F00803F807FC87FFFFFFFFFF000000000000000000027F000000703880000015F0000800000000000000000000000000004C7000A3F207F817FFFFFFFFFF000000000000000000033C000000F018C00000BBF0000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N18
cyclonev_lcell_comb \u1|tft_rgb[13]~81 (
// Equation(s):
// \u1|tft_rgb[13]~81_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout )) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout )) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[13]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[13]~81 .extended_lut = "off";
defparam \u1|tft_rgb[13]~81 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \u1|tft_rgb[13]~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \u1|tft_rgb[13]~79 (
// Equation(s):
// \u1|tft_rgb[13]~79_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout )))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) ) ) ) 
// # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) ) ) ) 
// # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout )))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) 
// # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[13]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[13]~79 .extended_lut = "off";
defparam \u1|tft_rgb[13]~79 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \u1|tft_rgb[13]~79 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000001E0000003FFFFFF8000007F1FF8000000FFFE0000FFFFFFFFFFFFFFFFFFFC3FFC000001FFFC00001FFFFFFFFFFFC003000003E0000001FFFFFF0000007F0FFC000003FFF80003FFFFFFFFFFFFFFFFFFF87C01FFFFC01FFFF0001FFFFFFFFFFFC007000007C0000001FFFFFE0000003F87FC00000FFFE000FFFFFFFFFFFFFFFFFFFFF9E00FFFFFFCC3FFFC000FFFFFFFFFFF800F00000FC0000000FFFFF80000003F87FE00007FFF8007FFFFFFFFFFFFFFFFFFFF8BC0FF580BFFC1FFFE000FFFFFFFFFFF001F00001F80000000FFFFF00000001FC3FF8001FFFC003FFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "FFFFFFFFFFFFFFFF9407FC0001FFC0EFFFE007FFFFFFFFFE003C00007F000000007FFFC00000000FC0FFC007FFF001FFFFFFFFFFC0000FFFFFF660FFC00000FFC0203FF007FFFCFFFFFC00780001FC000000007FFF8000000007E07FE01FFF8003FFFFFFFFFEC00002FE800183FD0000007FF1FF807C07FFD8FFFFFC0071003FF8000000007FFC0000000003E07FF8FFFE000FFFFFFFFFC000000000218F0FF00000007FF0FF878001FFEFFFFFF80073FFFFF0000000003FF00000000003F03FFFFFF8007FFFFFFFFE0000213800FFF87FC0003FEC3FF0FF8FFF81FFFFFFFFF00073FFFFC0000000003FE00000000001F83FFFFFC001FFFFFFFFF8001BB3F793";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "CF007F80007FFF1FF0FF8FFFF0FFFFFFFFF000F1FFFE00000000003FE00000078001FE7FFFFF0007FFFFFDF7E017BFEF007F80007C0000FFFF9DF1FFDFFFFC7FFFFFFFE000F1FFE000000000003FE000000F8000FFFFFFFE00FFFFFFFC3203DC71A6002B8012FC0001FFFFCDF1E0FF9FFF7FFFFFFFC000F0000000000000001FE000000F8000FFFF7FF001FFFFF7B000C7FC080700018002F80001FFFFC4F300000ED7BFF7FFFF8000F8000000000000001FE000000F0000FFFC1FC00FFFFF9E0083BF7C0073F2008082F80000FFFFC472FE0042437FEFFFFF0000FC000000000000001FC00000000000FFC00E003FFFFFFE06FB8D0E1871E0100003F000007F";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "FFFFFFF800FFF8630FFFC00001C3F80000000000000000000268603C003C0001FDC07FFFC188700000003FFFFFFFFFFFFFFFFFFFFFE100000FC70FFFA00001C3FE0000000000000000000060F000003C00009C067FFF010270000010FFFFFFFFFFFFFFFFFFFFFF0CC0007F9F0FFF000401C1FF00000000000000000000E1E03E001C00007807FFFE020060000001FFFFFFFFFFFFFFFFFFFFFE60F10C973F0FFF000003C0FF0000000000000000000060F01F08F00000101FFFF8040040000000DFFFFFFFFFFFFFFFFFFFE9A0F71B403F1FFF030003C07F8000000000000000000101FE1F01F000003C6FFFB00002800000007FFFFFFFFFFFFFFFFFFFC201FFBE";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "C0238EFE010003C03FC000000000000000000100CE0FE0F0000018FFFF80003C000000003FFFFC7FFFFFFFFFFFFF8803FFFEC003CFFE000003E01FC000000000000000000100F01FC0F00000937FFF80007C000000003DFFF03FFFFFFFFFFFFF3003FFFF0001C7FD000007E01FC000000000000000000100FF1FC0E00003E1ECFF00007E000000000F3FF07FFFFFFFFFFFFC4003FFFF2000F0FC000007F00FC0000000000000000001007F87E1E0000381C07F0000FC300001F803FDF00FFFFFFFFFFFF8C001FFBFE0007CF8000007F80FE0000000000000000806007803C1E0000038801E0001E03C0000C807FC00013FFFFFFFFFF08000FF0FF007FE7A0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "07FC07E0000000000000000006007F07E0E07FE07400380003600600003C3FFC00001EFFFFFFFFE180067F0FE3DFF878000007FE07E0000000000000000004003F07C1FCF8270980380001E00000003C3FF8000000FFFFFFFFC38F067F0FE7FFF83E000007FF07E0000000000000000204001F0760780000C180380001800000001C0FF80000000FFFFFFF8BDF063F2FFDFFF87E00000FFF83E0000000000000000018003E3FC1E000000100380080000000001000100080030FFFFFFFBFCE667F2FFFFFE4FF80000FFF83FC000000004000000018001E7FC3E0000000001001800010000000000000CF3E1FFFFFFF73CCE4FF4F7FFFE9FF80000FFF83FF0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "003FF9100000381300000FC3000400000000000000000000000001F01F0FFFFFFF7FC580FEC067FE67FFC0001FFF83FF000013A1E7F80000F03F09C0FFC0000800001000000000000000000007FF3F0FFFFFFE7FC011FE1003CB9FFFE0001FFF83FF00001C1FFFA70001FC1E0F83C1FFC0000000300000200000000000010FF87F0FFFFFFE7BC003FFE000EF3FFFF0013FFF07F8000031FFFFFC0001FB0F0EC7EFFF2000000000000008000007F800003EF3FF87FFFFFEF64C03BFF0005CFFFFFE013FFE0FC00000C3FFFFFF90030F9F063FFFBE0000000000000000000000000000FFFFFE87FFFFFEE4C007FFFF7C73FFFFFF803FF81E00000173E03FFFC403";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "FFE225FFF043A31FFFFFFE0000FC000000000000001FC000000000007E000001FFFE7FFE3BFF82030C38E030000BF000003FFFF233FFF801B90FFFFFFC0001FE000000000000000FC000000000007E000003FFFC7FB07F0300002E1C2C20001FA000001FFFF91FFFFF700187FFFFF00001FF000000000000000FC000000000003F00001FFF621F80778000004E04043000BF0000000FFFF9FFFFFFF00083FFFFC00003FF000000000000000FC000000000003F80007FFE613E0CE38009067F000718007F0000000FFFF8BFFFFFFA0043BFFF800003FF000000000000000FC000000000003FC000FFFE21F80FE1CC0DC7BF001F9C007F000000003E603FFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "007D3FE6000007FF000000000000000FC000000000003FC007FFCF9BA01FA007FFFFFF800FFE01F80000000000003FFFFFFFDF7CE7A400000FFF0000000000000007C000000000007F801FFFE0DF007FB007FFFFBFF83FFF01D00000000000001FFFFFFFFFFCE7C000001FFF0000000000000007C00000000001FF007FFE7078007FC087FFFFDFFFFE7F018001FF800000001FFFFFFFFFFCFE4000003FFF0000000000000003E00000000003FE03FFF694F0433FC3FFFFEFC6FFF67F8F0003FFFF9800001FFFFFFFFFFD398000003FFF0000000000000001E00000000007F807FFE7FFE0419FC3FFFFFFC03F8007EC0007FFFFFC00003FFFFFFFFFFC61000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "7FFF0000000000000000E0000000001FE03FFFE3FCE3100F8FFFFFF000000000FC0067FFFFFE00003FFFFFFFFFFC44000000F0F80000000000000000F0000000003FC1FFFF37E020180FCFFFFFE000000000001E7FFFFFFE00000FFFFFFFFF7C56000001C00000000000000000007000000000FF07FFFF9FC0000817C7FFFE8000000000001E7FFFFFFF00000FFFFFFFFE7FC0000003800000000000000000007000000001FE1FF7FFDFC00002FFE7FFF00000000000003F7FFFFFFFE0008FFFFFFFFC7FF04000033F8700000000000000007000000003F83FF02FFF700807BFE7FFF00000001E1E273FFFFFFFFFE000DFFFFFFFFEFFFC0000067FFF00000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "000000007800000007F1FC03C0E0100407CFE7FFF00000000C1E3FFFFFFFFFFFC000CFFFFFFFC3FFFC000006C0700000000000000000780000000FC3C039EB00000023C7B7FE00000000003E1FFFFFFFFFFFC00067FFFFFF01FFFE00000CC0000000000000000000380000001FC7847EFF0000000183F7FF8000003E003F3FFFFFFFFFFFFFF031FFFFCE00FFFF00000C80000000000000000000380000003F0C337FFF81100203C0FFFE8000003F003F3FFFFFFFFFFFFFFF101FFF9C04FFFF20000D8E000000000000000000380000007E01FBBFFFC0000C03E033FF000000FE003FFFFFFFFFFFFFFFFF8F01FE380DFFFF2000191F8000000000000000003C00";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "0001FF39BFDFFFC0003E008007C700000074023FFFFFFFFFFFFFFFFFC78000001BFFFF0000191F8000000000000000001C000003F9205FFD7FE0003C804027C18000003C063FFFFFFFFFFFFFFFFFC1FE000833FFFF00001B1FC000000000000000001C000007F7000FFEFEC0007F00E00FE080000038C27FFFFFFFFFFFFFFFFFF07F080033FFFF00003B1FC000000000000000181E00000FEC3007FFFEE001EFFFA01F638000003084FFFFFFFFFFFFFFFFFFFE00000003FFFF0000323FC0000000000000003C1E00003FE1FF03F63DE0017FFFC01F67000000709FFFFFFFFFFFFFFFFFFFFF000000007FFF0000323F81000000000000007C1E00007F8DFFC1F8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "13E003FFFE01EF7C000000008FFFFFFFFFFFFFFFFFFFFFC01F003C1FFF0000361F0300000000000000FE0F0001FF07FFE0F80BE00BFDFE9FFE7C00000070FFFFFFFFFFFFFFFFFFFFFFFFFFF03FDFFE000076180700000000000000FE0F0007FC7FFFF1E407F023F07B9FFE7C000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFE000066001F00000000000000FE0F800FF87FFFFCE006F81FFE003FFE38000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6FFFFC000066007C00000000000001FF0F807FE1FFFFFC0006300FFFC03FFE3800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFC00006603F000000000000001FF0F80FFE3FFF7FC0017320C00007F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "EC3800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFC00006E0FC000000000000000FF07C3FF07C7F8FF0004525BF000FFFC7E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DFFFFC0000EF3F00000000000000007F07FFFF7F01FCDFE000100E00007FFCFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4FFFF80000EFFC01000000000000003E07FFFE3F83FF01F000777C07FFFFFDF800003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30FFFF80000E7F803000000000000000E07FFFD8E00FF81FC00FFDD0FFFFE7FE4000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE10FFFF02000E7E00F000000000000000007FFF1C3803F81FC0037671FFFFE7F9C000007FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC11FFFF00000E1001F000000000000000003FFE060801E00FE0057C07FFFF6FE7000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE91FFFE00000E0001F000000000000000003FFC01C003C001E40E900FFFFE1FDC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFED1FFFF00000E0001F000000000000000003FF01FE003C001F289807FF7FF3FB80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF0FFFE01001E0001F000000000000000003F40047007E001FE8F007FEFF67FB80000000FFFFFFFFFFFFFFFFFFFFFE7FFFFF870FFFE00001C1E000000000000000000003FC107C003C001FE5F01FFFFFCE780000000FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \u1|tft_rgb[13]~78 (
// Equation(s):
// \u1|tft_rgb[13]~78_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[13]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[13]~78 .extended_lut = "off";
defparam \u1|tft_rgb[13]~78 .lut_mask = 64'h330F0055330FFF55;
defparam \u1|tft_rgb[13]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \u1|tft_rgb[13]~82 (
// Equation(s):
// \u1|tft_rgb[13]~82_combout  = ( \u1|tft_rgb[13]~78_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\u1|tft_rgb[13]~79_combout ) ) ) ) # ( 
// !\u1|tft_rgb[13]~78_combout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \u1|tft_rgb[13]~79_combout ) ) ) ) # ( \u1|tft_rgb[13]~78_combout  & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\u1|tft_rgb[13]~80_combout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u1|tft_rgb[13]~81_combout ))) ) ) ) # ( !\u1|tft_rgb[13]~78_combout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u1|tft_rgb[13]~80_combout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\u1|tft_rgb[13]~81_combout ))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u1|tft_rgb[13]~80_combout ),
	.datac(!\u1|tft_rgb[13]~81_combout ),
	.datad(!\u1|tft_rgb[13]~79_combout ),
	.datae(!\u1|tft_rgb[13]~78_combout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[13]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[13]~82 .extended_lut = "off";
defparam \u1|tft_rgb[13]~82 .lut_mask = 64'h272727270055AAFF;
defparam \u1|tft_rgb[13]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \u1|tft_rgb[13]~83 (
// Equation(s):
// \u1|tft_rgb[13]~83_combout  = ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & (\u0|rom_valid~q  & \u1|tft_rgb[13]~82_combout )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u0|rom_valid~q ),
	.datac(!\u1|tft_rgb[13]~82_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[13]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[13]~83 .extended_lut = "off";
defparam \u1|tft_rgb[13]~83 .lut_mask = 64'h0000000001010101;
defparam \u1|tft_rgb[13]~83 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "000000000000004C50000FFF0006E00000000000FFFFFFFFFFFFFFFFFFFF03FFF7FF07FFFFFFFFE000000000000000000000000000000000001830000FF40007E00000000006FFFFFFFFFFFFFFFFFFFF81FFF7FFC0FFFFFFFFF000000000000000000000000000000000000030000FF00006A00000000007FFFFFFFFFFFFFFFFFFFF80FFE3FFF81FFFFFFFF800000000000000000000000000000000000030000FF0000E00000000000FFFFFFFFFFFFFFFFFFFFF80FFFFFFFF7FFFFFFFFC00000000000000000000000000000000000000000FC000341C000000000FFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFC00000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "000000000FA000601C000000000FFFFFFFFFFFFFFFFFFFFFC07FFDFFFFFFFFFFFFFE00000000000000000000000000000000000000000FF000201C000000001FFFFFFFFFFFFFFFFFFFFF0079F1FFFFFFFFFFFFFF00000000000000000000000000000000000000000FF400001C000000001FFFFFFFFFFFFFFFFFFFFE0071FFFF83FFFC3FFFFF00000000000000000000000000000000000000000FF800001C000000001FFFFFFFFFFFFFFFFFFFFF803FFFFFE0FFFFFFFFFF80000000000000000000000000000000000000000FF000003C000000003FFFFFFFFFFFFFFFFFFFFF0031F2FFFFFFFFFFFFFF80000000000000000000000000000000000000000FF0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00003C000000003FFFFFFFFFFFFFFFFFFFFF0030007FFFFFFFFFFFFE00000000000000000000000000000000000000000FC000003C000000007FFFFFFFFFFFFFFFFFFF88002004FFFFFFFFFFFFFE00000000000000000000000000000000000000000F0000003C00000000FFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFC00000000000000000000000000000000000000000F8000003C00000001FFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFC00000000000000000000000000000000000000000F8000003C00000003FFFFFFFFFFFFFFFFFFF800002001FFFFFFFFFFFFF800000000000000000000000000000000000000000F0000003C000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "07FFFFFFFFFFFFFFFFFFF000000183FFFFFFFFFFFFF000000000000000000000000000000000000000000F0000003C0000001FFFFFFFFFFFFFFFFFFFC0000003CFFFFFFFFFFFFFC00000000000000000000000000000000000000000CF0000003C0000007FFEFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFC000000000000000000000000000000000000000000E0000003C000001FFFCFFFFFFFFFFFFFFFFE0000001F7FFFFFFFFFFFF0000000000000000000000000000000000000000000E0000007C000007E3FCFFFFFFFFFFFFFFFF70000003FFFFFFFFFFFFFF0000000000000000000000000000000000000000000F0000007C00000F01F8FFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "9FFF0FFFFFFFFFFFFFFFFFFBFFFE60001FFFFFFFFFFFFE000000000008001E031FFFFFE0FFFFFFFE000000000000000007FFDFFFC3FFFFFFFFFFFFFFFFF7FFFF30000FFFFFFFFFFFFF80000000001C003C003FFFFFC1FFFFFFFC000046000000000005FFDFFFE07FFFFFFFFFFFFE73F7FFFBB0000FFFFFFFFFFFFFE000000010B801FE11FFFFFF81FFFFFFFC000000000000000001FFDFFFFC0003FFFFFFFFFE006FFFF3B00007FFFFFFFFFFFFF000000001F081FC09FFFFFC1F7FFFFFFE000020000000000001FFDFFFFFE001FFFFFFFFFFFFEFFFF3B00003FFFFFFFFFFFFF800000009F107FC09FFFFFC7F3FFFFFC0006C000000000000007FBFFFFFFC01FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "FFFFFFFFFFEFFFE7B80001FFFFFFFFFFFFFE0000000BE00FF001FFFFFFFF3FFFFF0000D8000000400000007FBFFFFFFC007FFFFFFFFFFFBFFFE0B00001FFFFFFFFFFFFFF80000003C01FE0E07FFFFF0FFFFFFE00000000000000000000FF7FFF7FFFC07FFFFFFFFFFFFFFFE0380000FFFFFFFFFFFFFFE0000007803FC0E07FFFF3C7FFFFFC000060000002000080009EFFF87FFFC0BFFFFFFFFFFFFFFFC2780000FFFFFFFFFFFFFFFE00003F007FC0E1FFFF83F1FFFFFC00000C00000C000000001DFFF02C3FF07FFFFFFFFFFFE61F007800007FFFFFFFFFFFFFFFC000FF00FC00C3FFFE39F9F7F7F80000380000080000000011FEF0003BF873FFFFFFFFFFD7";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "7E007000003FFFFFFFFFFFFFFFF803FE01FC00C3FF01FEFEF9FFF80000F40000010000000003FFF00031FC01FFFFFFFFFFBFFC066000003FFFFFFFFFFFFFFFFFFFFF01F80087FFF1FFFFFFF7FC0180C80000000000000003FB700020FF07FFFFFFFFFF4663FE6000001FFFFFFFFFFFFFFFFFFFFE03C0000FFFFFFFFFFFF3FC0300100000020000000007FF6000003F00FFFFFFFFFF07E7836000000FFFFFFFFFFFFFFFFFFFF80000391E7FFFFFFFFFE3F805801C000000000000003FE32000001F007FFFFFDFFFC7E1F7C0000003FFFFFFFFFFFFFFFFFFF00000F3000FFFFFFFFFE7F003020940008000000218FFE00000203F807FFF9C0FFFFFEC0F88000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "FFFFFFFFFFFFFFFFFFF80007CF9C1FFFFFFFFFEFE006001BC08000000002FFFF75C000203F807FE11007FFFFF07F40000000FFFFFFFFFFFFFFFFFFFE000C1D87FFFFFFFFFFFFC804001B802000000007FFFC30A000403FF83F8000013FFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFC0307803FFFFEFFFFFFFD009801380600000001FEFE4C0010000CFF8003001001BFFFFE7E0000000FFFFFFFFFFFFFFFFFFFFE000C003FFFFC7FF7FFFE017801700C0000000FFFFF4015102007FF801C006001DFEFFFCE0000000FFFFFFFFFFFFFFFFFFFFE0000000FFFFF7FFFFFFC81F80070000000007FFFFB0046000407FFE01FC20788DFFFC7FF4000000FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "FFFFFFFFE0060030FFFFFFFFFFFF00178003000000000E77FF00000080013FFF803F01F06BFFFC7FFC000000FFFFFFFFFFFFFFFFFFFFE41000939FFFFFFFFFFE002F600380000000003FC300000000031EFFF0020382A7FFCC7FFE000000FFFFFFFFFFFFFFFFFFFFF40000BFCFFFFFFFFFFC0009E0430400000066F3838000000403E7FFFFC007F8DFFEFEFFFC000000FFFFFFFFFFFFFFFFFFFFF000097FEFFFFFFFFFFC0001C003000000008040010000000001EEFFFFE002F3BFFE4EFFFE000000FFFFFFFFFFFFFFFFFFFFD00033FFEFFFFFFF7FFC0003C000000000000013198000000000FBFFFFF80F8665FC06FFFF800000FFFFFFFFFFFFFFFFFFFFF001";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "F7FFDFFFFFFFFFFC00078100030000000022180000000020FBFFFFFE1E1801FC167FFF800000FFFFFFFFFFFFFFFFFFFFF003FFFFFFFF0FFBFE1C0007A340060000000000000000000030FAFFFFFFF04013BD08FFFF800000FFFFFFFFFFFFFFFFFFFFF007FFFFFFFFC7F83C0C000374C03E0000000040000000000000F7FFFFFFF0001B1B203FFFE00000FFFFFFFFFFFFFFFFFFFFE00FFFFFFFEFF7FFFC09C002DC803E0000000000000000000000BDFFFCFFFC0C18038077FFE00000FFFFFFFFFFFFFFFFFFFFC03FFFFFFF67FFFFFD03E001BB801E0200000000000000000000A4FFF87FB81C108001FDFFE00000FFFFFFFFFFFFFFFFFFFFC01FFFFFCFB7FF7F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "FF0FF001F700180000000000000000000000B7FFF87FF01830810359FFF00000FFFFFFFFFFFFFFFFFFFF801FFFFF87F7FC006F93F001EF000000000000000000000000008BEDF87F180031081C06BFF80000FFFFFFFFFFFFFFFFFFFF003FFFFF83E1F8042F81F000DFB00010000000000000000000018105F9780FD11C18BC032FF00001FFFFFFFFFFFFFFFFFFFFC07FFFFF83E1FFFDE300080007F8041000000000000000000000010FF06003E2D10130000BF80003FFFFFFFFFFFFFFFFFFFFC07FFFFF81E3DBFDE300100007C0000000000000000000000000000FF00200044003B00004F40007FFFFFFFFFFFFFFFFFFFF81FFFFFFC1E7C07FEF8000000F00";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "1000000000000000000000000005F00811080003F00000DE0007FFFFFFFFFFFFFFFFFFFF81FFFFFFC1CF7FFFFFA000000C000000000000000000000000000009F00007FC0003F80000000003FFFFFFFFFFFFFFFFFFFFC1FFFEFF838FFFFFFFF0000000000000000000000000000000000007F0000FFC000B780000000003FFFFFFFFFFFFFFFFFFFFC1FFFFFF87C7FFFFFFF0000000002000000000000000000000000007F0000FF80003780000000000FFFFFFFFFFFFFFFFFFFE00FFFFFF8FC77FFFFFE000000800000000000000000000000000004C70000FF20007E80000000000FFFFFFFFFFFFFFFFFFFF03FFFFFF0FE73FFFFF4000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "07800E000021DFFFFFFFFFFFFFFFFFFFFFFFFFFF800101FFFFFFFFB70001400000FFFFFFFFFDC0007FF0FFFC007FFFFC01FF83800C000060FFFFFFFFFFFFFFFFFFFF9FFFFFC18006027FFFFFFF3F800000000FFFFFFFFFFD8001FF80FFF801FFFFFFE03FE3F0080000007FFFFFFFFFFFFFFFFFFFDFFFF900000C04FFFFFFFF7F800000007FFFFFFFFFFF800FFE00FFE003FFFFFFF01FF0FC000000043FFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFF80080001FFFFFFFFFFFF807FF800FFC03FFFFFFFFC07F0FC000000783FFFFFFFFFFFFFFFFFFFFFFFF800000001FFFFFFFFFFA00000F3FFFFFFFFFFFFA33FE000FF81FFFFFFFFFE03F8780B0000FC";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "7FDFFFFFFFF3FFFFFFFFFFFFF9000000107FFFFFFFFFFF001FFFFFFFFFFFFFFF083F0000FF03FFFFFFFFFF03FC380A0001C87F9FFFFFFFE7FFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60080000FE07FFFFFFFFFF81E6180C000F807F3FFFFFFF8FFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000FE07FFFFFFFFFF01F600000003FC7E7FFFFFFF1FFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00000000FE07FFFFFFFFFC00F601000007FC7CFFFFFFFF3FFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE87FFFFFFFFF800470000001FF079FFFFFFFE3F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "FFFFFFFFFFFC0000006001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000000FCC7FFFFFFFFF800590000001FF079FFFFFFFC7FFFFFFFFFFFFC000000C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE0000000FFC7FFFFFFFFF000180000001FC871FFFFFFF8FFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0000007FEC7FFFFFFFFF000180000001F8CF3FFFFFFF07FFFFFFFFFFFF80000010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE000000FFF47FFFFFFFFE000080000001F18E3FFFFFFE0FFFFFFFFFFFFFE0000020007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000001FFF87FFFFFFFFC000000200081F3FC7FFFFFFC3FFFFFFFFFDFFFC";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "0004040009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000003FFFF3FFFFFFFF8000000000603E7FC7FFFFFF87FFFFFFFFE0FF800000000001FFF03FFFFFFFFFFFFFFFFFFFFFFFFEC040007FFFF8FFFFFFFF000000000041F9FF8FFFFFFF0FFFFFFFFF0007000000000003FF8007FFFFFFFFFFFFFFFFFFFFFFFEC040007FFFF81FFFFFFC000000000003E0FB1FFFFFFE01FFFFFFFF800E000000000003FF87E0FFFFFFFFFFFFFFFFFFFFFFFE408000FFFFFF01FFE30000000000400087F33FFFFFFC00FFFFFFFF0008000000000003FF8FF87FFFFFFFFFFFFFFFFFFDFFFE608001FFFFFFF00079800000000040018FC31FFFFFF878FFFFFFFE0018000000000003FF";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N42
cyclonev_lcell_comb \u1|tft_rgb[14]~87 (
// Equation(s):
// \u1|tft_rgb[14]~87_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[14]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[14]~87 .extended_lut = "off";
defparam \u1|tft_rgb[14]~87 .lut_mask = 64'h555533330F0F00FF;
defparam \u1|tft_rgb[14]~87 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "FFFFFFFFFFFFFF80FFFFFFFFFE03F800FFFFFFFFFFFFFFFFFE6860000003FFFE01C000003E778FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF000FFFFDFFFFE03FE00FFFFFFFFFFFFFFFFFE60F0000003FFFF00000000FEFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFF8000FFFFFFFBFE01FF00FFFFFFFFFFFFFFFFFEE1E0000003FFFF80000001FDFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800EF30000FFFFFFFFFC00FF00FFFFFFFFFFFFFFFFFE60F000080FFFFFE0000007FBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2008E44000FFFFFCFFFC007F80FFFFFFFFFFFFFFFFFF01FE00000FFFFFC010004FFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000040";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "C0007FFFFEFFFC003FC0FFFFFFFFFFFFFFFFFF00CE00000FFFFFE000007FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000C0003FFFFFFFFC001FC0FFFFFFFFFFFFFFFFFF00F000000FFFFF6080007FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFEFFFFF8001FC0FFFFFFFFFFFFFFFFFF00FF00001FFFFC1E1300FFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFF8000FC0FFFFFFFFFFFFFFFFFF007F80001FFFFC7E3F80FFFF03CFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFF8000FE0FFFFFFFFFFFFFFF7FE007800001FFFFFC77FE1FFFE1FC3FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FDFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "F80007E0FFFFFFFFFFFFFFFFFE007F00001F801FB3FFC7FFFC9FF9FFFFFFFFFFFFFFFFFFFFFFFFFE00060000000007FFFFFFF80007E0FFFFFFFFFFFFFFFFFC003F00000307D8067FC7FFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F060000000007FFFFFFF80007E0FFFFFFFFFFFFFFFDFC001F000007FFFF3E7FC7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF41F060020000007FFFFFFF00003E0FFFFFFFFFFFFFFFFF8003E00001FFFFFFEFFC7FF7FFFFFFFFFFFFFFFFF7FFCFFFFFFFFC00E06002000001BFFFFFFF00003FCFFFFFFFFFFFFFFFFF8001E00001FFFFFFFFFEFFE7FFFFFFFFFFFFFFFFF30C1FFFFFFFF8C0C040040000017FFFFFFF00003FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "FFFFFFFFFFFFF8000000003CFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE0FE0FFFFFFFF80040000C000019FFFFFFFE00003FFFFFFFFE007FFFFFFF00009C0003FFFF7FFFFEFFFFFFFFFFFFFFFFFFFF800C0FFFFFFFF800010001000347FFFFFFFE00003FFFFFFFC000007FFFFFC000F8000003FFFFFFFCFFFFFFFFFFFFFFFFFFEF00780FFFFFFFF84000000000010FFFFFFFEC00007FFFFFFF00000007FFFFF000E000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFC00C007FFFFFFF098C0040000003FFFFFFFEC0000FFFFFFFC00000003FFF0F8006000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFF1B00000000000FFFFFFFFFC0001FFFFFFF001FC00007FF";
// synopsys translate_on

// Location: FF_X56_Y10_N44
dffeas \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rom_addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|rom_rd_en~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "FFFC03FFFFBC5CE0000001FFFF00FFFFFFFFFFFFFFFFC000000000007FFFFFFE00000001FFFF82030038E00000000FFFFFFFFFFC0FFFFFFE46F0000003FFFE00FFFFFFFFFFFFFFFFC000000000007FFFFFFC0000004FFF030000001C200000005FFFFFFFFFFE3FFFFFFFFE7800000FFFFE00FFFFFFFFFFFFFFFFC000000000003FFFFFE00000007FF7800000000400000000FFFFFFFFFFFE3FFFFFFFFF7C00003FFFFC00FFFFFFFFFFFFFFFFC000000000003FFFFF80000001FFE3800000000000000000FFFFFFFFFFFF7FFFFFFFFFFC40007FFFFC00FFFFFFFFFFFFFFFFC000000000003FFFFF00000007FFE1C00000000000000000FFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "FFFEC019FFFFF800FFFFFFFFFFFFFFFFC000000000003FFFF80000005FFFA0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF185BFFFFF000FFFFFFFFFFFFFFFFC000000000007FFFE0000000FFFFB000000040000000002FFFFFFFFFFFFFFFFFFFFFFFFF183FFFFFE000FFFFFFFFFFFFFFFFC00000000001FFFF80000007FFFFC000000020000180007FFFFFFFFFFFFFFFFFFFFFFFFF01BFFFFFC000FFFFFFFFFFFFFFFFE00000000003FFFC0000000FFCFFC00000103900098000FFFFFFFFFFFFFFFFFFFFFFFFFEC67FFFFFC000FFFFFFFFFFFFFFFFE00000000007FFF80000001FFE7FC00000003FC07FF803FFFFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "8000FFFFFFFFFFFFFFFFE0000000001FFFC00000031FFFFF8000000FFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFF0000FFFFFFFFFFFFFFFFF0000000003FFE0000001FDFFFFFC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA9FFFFFE0000FFFFFFFFFFFFFFFFF000000000FFF80000003FFFFFFFC000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFF000000001FFE00800003FFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFC3F87FFFFFFFFFFFFFFFFF000000003FFC00FD0008FFFFFBFE0000FFFFFFFE1FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF87FFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "FFFFFFFFF800000007FE03FFFF1FEFFFFFCFE0000FFFFFFFF3FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF80000000FFC3FFFFFFFFFFFFFC7F001FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFF80000001FF87FFFFFFFFFFFFF83F0007FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFF80000003FF3FFFFFFFEEFFFFFC0F8017FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBFFFFDFFFF1F1FFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFE03000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF3FFFFDFFFE1E07FFFFFFFFFFFFFFFFFFC00";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFF8000007F1FF8000000FFFFFFFF00000000000000000003FFFC000001FFFC00000000000000003FFC0000001FFFFFFFFFFFFF0000007F0FFC000003FFFFFFFC00000000000000000007FC000000001FFFF0000000000000003FF80000003FFFFFFFFFFFFE0000003F87FC00000FFFFFFF0000000000000000000007E00000000003FFFC000000000000007FF00000003FFFFFFFFFFFF80000003F87FE00007FFFFFF80000000000000000000077C000A7F40001FFFE00000000000000FFE00000007FFFFFFFFFFFF00000001FC3FF8001FFFFFFC00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000007C0003FFFE0000EFFFE0000000000001FFC0000000FFFFFFFFFFFFC00000000FC0FFC007FFFFFE00000000003FFFF0000009E0003FFFFF0000003FF0000003000003FF80000003FFFFFFFFFFFF8000000007E07FE01FFFFFFC00000000013FFFFD017FFF8002FFFFFF800000007C000027000003FF81000007FFFFFFFFFFFC0000000003E07FF8FFFFFFF0000000003FFFFFFFFFFFFF000FFFFFFF8000000000000010000007FF8300000FFFFFFFFFFFF00000000003F03FFFFFFFFF8000000001FFFFFFFFFFFFF8003FFFFFFFC00000000000000000000FFF8300003FFFFFFFFFFFE00000000001F83FFFFFFFFE0000000007FFFFFFF7FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "CF00007FFFFFFFE00000000000000000000FFF010001FFFFFFFFFFFFE00000000001FE7FFFFFFFF8000002081FFFFFEF007F800003FFFFFFFFE00000000000000000001FFF01001FFFFFFFFFFFFFE00000000000FFFFFFFFFF00000003CDFFFC71A6002B800003FFFFFFFFF0001F006000000000003FFF00FFFFFFFFFFFFFFFFE00000000000FFFFFFFFFE0000004FFFFFFC08070001800007FFFFFFFFF800FFFFF128000800007FFF00FFFFFFFFFFFFFFFFE00000000000FFFFFFFFF0000001FFFFBF7C0073F000808007FFFFFFFFF801FFFFBDBC80100000FFFF00FFFFFFFFFFFFFFFFC00000000000FFFFFFFFC0000001FFFF8D0E0071E00000000FFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "0001FFF9BFFFFFFFFFFFFF800038FFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFE7FFFFFFFFE1E07FFFFFFFFFFFFFFFFFFC000003FF205FFD7FFFFFFFFFC0203E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFF7CFFFFFFFFFE3E03FFFFFFFFFFFFFFFFFFC000007FF000FFEFEFFFFFFFFE0001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F7FFCFFFFFFFFFC3E03FFFFFFFFFFFFFFFE7FE00000FFC0007FFFEFFFFEFFFA0001C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C03FFFFFFFFFFFFFFFC3FE00003FE00003F63DFFFF7FFFC00018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C07FFFFFFFFFFFFFFF83FE00007F800001F8";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "13FFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7E0FFFFFFFFFFFFFFFF01FF0001FF000000F80BFFFFFDFE800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E7FFFFFFFFFFFFFFFF01FF0007FC000001E407FFFFF07B800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFF01FF800FF8000000E006FFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF87FFFCFFFFFFFFFFFFFE00FF807FE000000000063FFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF87FFF0FFFFFFFFFFFFFE00FF80FFE000080000173FFC000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF8FFFC0FFFFFFFFFFFFFF00FFC3FF0000070000045FFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF0FFF00FFFFFFFFFFFFFF80FFFFFF0000032000001FFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFF0FFC00FFFFFFFFFFFFFFC1FFFFFE000000FE00007FFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF07F800FFFFFFFFFFFFFFF1FFFFFC0000007E0000FFFD000001801BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFDFFF07E000FFFFFFFFFFFFFFFFFFFFF00000007E00003FE70000018063FFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF010000FFFFFFFFFFFFFFFFFFFFE0000001FF00007FC0000009018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC0000003FFE000F90000001E023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFF00000003FFE008F80000800C047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFEFFE000000FFFFFFFFFFFFFFFFFFF400000001FFE008F000010098047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFE01E000FFFFFFFFFFFFFFFFFFFC10000003FFE001F00000003187FFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N24
cyclonev_lcell_comb \u1|tft_rgb[14]~84 (
// Equation(s):
// \u1|tft_rgb[14]~84_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  
// & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[14]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[14]~84 .extended_lut = "off";
defparam \u1|tft_rgb[14]~84 .lut_mask = 64'h44440C3F77770C3F;
defparam \u1|tft_rgb[14]~84 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N0
cyclonev_lcell_comb \u1|tft_rgb[14]~85 (
// Equation(s):
// \u1|tft_rgb[14]~85_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout 
//  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[14]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[14]~85 .extended_lut = "off";
defparam \u1|tft_rgb[14]~85 .lut_mask = 64'h0055FF55330F330F;
defparam \u1|tft_rgb[14]~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFF0000FFFFFFFFFFFFFFFFD0000000000000000000000000000000000000000000E0000007C000E0000F8FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000040E0000007C000C0000F0FFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000E0000007C00000000F0FFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000E0000007C00000000F0FFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFC80000000000000000000000000000000000000000000C0000007C00000000F0FFFFFFFFFFFFFFF001FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000C0000007800000000F0FFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000007800000000F0FFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000F000000000F0FFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000F000000000F0FFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000F000000000F0FFFFFFFFFFFFFC0001FFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFF00000000000000000000000000000000000000000000000000000E000000000F0FFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000E000000000F0FFFFFFFFFFFFF000007FFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000E00000000070FFFFFFFFFFFFE000007FFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000E00000000070FFFFFFFFFFFFC000007FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000001E00000000070FFFFFFFFFFFF8000007FFFFFFFFFFFFFFF0000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000001E00000000070FFFFFFFFFFFF87F0007FFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000001E00000E00070FFFFFFFFFFFF0FF80BC7FFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000001E00003F80070FFFFFFFFFFFE1FFFFF83FFFFFFFFFFFFF4000000000580000000000000000000000000000000000000000001C00007FC0070FFFFFFFFFFFC3FFFFFB9FFFFFFFFFFFFE0000000003FF8000000000000000000000000000000000000000001C00007FE0078FFFFFFFFFFF8FFFFFFBC7FFFFFFFFFFFC000000003FFFFFFF8000000";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFFDFFFFBFFFFFFFFFF8207BEF11FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000C00001C0000000FE000FFFFFFFFFFFF7FFFFFFFFFF0007B8613FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000C00003C00000007E000FFFFFFFFFFFCFFFFFFFFFFF600FA8033FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001E00003C00000007C000FFFFFFFFFFFBFFFFFFFFFFF400FA0033FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001E00003C00000007C000FFFFFFFFFFEFFFFFFFFFFFF661F24033FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001E00007800000007C600FFFFFFFFEF3FFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFF747F04023FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001F00007800000007C780FFFFFFFFDFFFFFFFFFFFFFF7CFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003F0000780000000787C0FFFFFFFFFFFFFFFFFFFFFFFEAFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000003F8000F80000000787E0FFFFFFFFFFFFFFFFFFFFFFFBFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003F8001F00000000787F0FFFFFFFFFFFFFFFFFFFFFFFB9FFFA80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FC003F00000000787F8FFFFF2FDFFFFFFFFFFFFFFFF1FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FF01FE00000000787FCFFFF0009FFFFFFFFFFFFFFFD5BFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFC00000000787FEFFFC00037FFFFFFFFFFFFFFB83FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFF800000000787FFFFE00001FFFFFFFFFFFFFFFE83FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFE000000000787FFFF800001BFFFFFFFFFFFFFFF00DFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFF80000000007879FC0000000FFFFFFFFFFFFFFFC80D7F41FFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFC000000000078787800000007FFFFFFFFFFFFFFF0097E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003F0000000000000078783800000003FFFFFFFFFFFFFF07487481FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003E00000000000000787800000000037FFFFFFFFFFFFE07F82409FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C0000000000000078780000000003FFFFFFFFFFFFFC07F82003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007C0000000000000078780000000002FFFFFFFFFFFFF807FC0003FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000001C00007FF0078FFFFFFFFFFF1FFFFFE7F3FFFFFFFFFFF8000001FFFFFFFFFFFE0000000000000000000000000000000000001C00007FF8078FFFFFFFFFFE3FFFFFCFF0FFFFFFFFFF6000001FFFFFFFFFFFFFFC00000000000000000000000000000000003C00007FFC078FFFFFFFFFFCFFFFFFBFFE3FFFFFFFFF002035FFFFFFFFFFFFFFFE00000000000000000000000000000000003C00007FFE078FFFFFFFFFF1FFFFFF7FFFBFFFFFFFFE80399BFFFFFFFFFFFFFFFF00000000000000000000000000000000003C00003FFF078FFFFFFFFFE3FFFFFE7FFFC7FFFFFFF8C07FFFFFFFFFFFFFFFFFFFC00000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000003C00003FFF87CFFFFFFFFFCFFFFFFCFFFFCBFFFFFFF0C0FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000003800001FFFC7CFFFFFFFFF8FFFFFF9FFFFFBFFFFFFC0C077FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000003800000FFFE7CFFFFFFFFF1FFFFFF3FFFFF8BFFFFF80C07FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000003800000FEFFFEFFFFFFFFEBFFFFFEFFFFFFC3FFFFC00C3FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000078000007E7FFEFFFFFFFFDFFFFFFDFFFFFFC0FFFF800C3FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "000000078000003F3FFEFFFFFFFFBFFFFFFBFFFFFFC1DFFF800C3FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000078000003F1FFEFFFFFFFF7FFFFFE3FFFFFFC38DFE801C3FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000078000001F8FFEFFFFFFFF7FFFFFDFFFFFFFC187FF000C3FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000070000001F87FFFFFFFFFFFFFFFF1FFFFFFFE003FF4008FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000F0000000F83FFFFFFFFFEFFFFFE7FFFFFFFF003FFE018FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000F0000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "000FC1FFFFFFFFFEFFFFFEFFFFFFFFE000FFE018FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000F0000000FC0FFFFFFFFFEFFFFFBFFFFFFFFE000FFEC01FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000E0000000FC07FFFFFFFFDFFFFFFFFFFFFFFE800FFEF01FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001E0000000FC01FFFFFFFFDFFFFF7FFFFFFFFE080FFCF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001E0000000FE00FFFFFFFFDFFFFDFFFFFFFFFF841FFEF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000400001E0000000FE000FFFF";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFE00000000000000007C0000000000000078780000000007FFFFFFFFFFFFF00FFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000F8000000000000007878000000000FFFFFFFFFFFFFE0C7FF801BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000F8000000000000007878000000000FFFFFFFFFFFFFE0FFFFEE3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001F8000000000000007878000000000FFFFFFFFFFFFFC1FFFFFE3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003F0000000000000007878080000000FFFFFFFFFFFFFC3FF3FFE7D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000001FF00000000000000078780C0000000FFFFFFFFFFFFFCFFF3FFEDE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFE00000000000000078780E0000000FFFFFFFFFFFFF9FFF0FFCDE03FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFC00000000000000078380FC000007FFFFFFFFFFFFF9FFF06FD8F000FFFFFFFFFFFFFFFFFFFCFFE00000000000000003FFFFF800000000000000078380FF00000FFFFFFFFFFFFFFBFFF045B8F800000000001FFFFFFFFE0000000000000000000FFFFFFFF000000000000000078380FFE0001FFFFFFFFFFFFFFBFFF00020FC0000000000000000000000000000000000007FFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FF8000000000000000038380FFFE007FFFFFFFFFFFFFFDFFFC00607F8000000000000000000000000000000007FFFFFFFFFFC00000000000000000038380FFFFFFFFFFFFFFFFFFFFFFFFFC09C07FFF8000000000000000000000000000FFFFFFFFFFFFF0000000000000000000038380FFFFFFFFFFFFFFFFFFFFFDFFFE0FC03FFFFFFFFFFF80000000000000003FFFFFFFFFFFFFF800000000000000000000038380FFFFFFFFFFFFFFFFFFFFFDFFFE0F801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000038380FFFFFFFFFFFFFFFFFFFFFCFF8E0F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000038380FFFFFFFFFFFFFFFFFFFFFE7F800F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000038380FFFFFFFFFFFFFFFFFFFFFE3FC3070007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000038380FFFFFFFFFFFFFFFFFFFFFF1FE7070007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003C380FFFFFFFFFFFFFFFFFFFFFF8466078003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003C380FFFFFFFFFFFFFFFFFFFFFF80460F8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003C380";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N6
cyclonev_lcell_comb \u1|tft_rgb[14]~86 (
// Equation(s):
// \u1|tft_rgb[14]~86_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[14]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[14]~86 .extended_lut = "off";
defparam \u1|tft_rgb[14]~86 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \u1|tft_rgb[14]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N45
cyclonev_lcell_comb \u1|tft_rgb[14]~88 (
// Equation(s):
// \u1|tft_rgb[14]~88_combout  = ( \u1|tft_rgb[14]~85_combout  & ( \u1|tft_rgb[14]~86_combout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2])) # 
// (\u1|tft_rgb[14]~87_combout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((\u1|tft_rgb[14]~84_combout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( !\u1|tft_rgb[14]~85_combout 
//  & ( \u1|tft_rgb[14]~86_combout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2])) # (\u1|tft_rgb[14]~87_combout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \u1|tft_rgb[14]~84_combout )))) ) ) ) # ( \u1|tft_rgb[14]~85_combout  & ( !\u1|tft_rgb[14]~86_combout  & 
// ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\u1|tft_rgb[14]~87_combout  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [3] & (((\u1|tft_rgb[14]~84_combout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( !\u1|tft_rgb[14]~85_combout  & ( !\u1|tft_rgb[14]~86_combout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\u1|tft_rgb[14]~87_combout  & (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] 
// & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \u1|tft_rgb[14]~84_combout )))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u1|tft_rgb[14]~87_combout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\u1|tft_rgb[14]~84_combout ),
	.datae(!\u1|tft_rgb[14]~85_combout ),
	.dataf(!\u1|tft_rgb[14]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[14]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[14]~88 .extended_lut = "off";
defparam \u1|tft_rgb[14]~88 .lut_mask = 64'h02520757A2F2A7F7;
defparam \u1|tft_rgb[14]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N15
cyclonev_lcell_comb \u1|tft_rgb[14]~89 (
// Equation(s):
// \u1|tft_rgb[14]~89_combout  = ( \u0|rom_valid~q  & ( (\u1|tft_req~1_combout  & (\u1|tft_req~2_combout  & \u1|tft_rgb[14]~88_combout )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u1|tft_req~2_combout ),
	.datac(!\u1|tft_rgb[14]~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rom_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[14]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[14]~89 .extended_lut = "off";
defparam \u1|tft_rgb[14]~89 .lut_mask = 64'h0000000001010101;
defparam \u1|tft_rgb[14]~89 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1240w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1210w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1220w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1230w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N18
cyclonev_lcell_comb \u1|tft_rgb[15]~91 (
// Equation(s):
// \u1|tft_rgb[15]~91_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout )))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout 
//  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout )))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout 
//  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  & !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[15]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[15]~91 .extended_lut = "off";
defparam \u1|tft_rgb[15]~91 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \u1|tft_rgb[15]~91 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1100w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFF80007FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFF80003FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFF000037FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFE000007FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFC000007FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000010000000000001FFFFFFF0000003FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000018000000000003FFFFFFE0000003FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFF800000000C000000000007FFFFFFC0000003FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000E00000000000FFFFFFFC0000003FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000700000000000FFFFFFE00000003FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000780000000000FFFFFFE00000001FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007C0000000001FFFFFF800000001FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00003E0000000001FFFFFF000000001FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003F0000000001FFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003F8000000003FFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003FE000000003FFFFF8000000001FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FF000000003FFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE0000000001FFF0000";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000078000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000078000000000000000000000001FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000078000000000000000000000001FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000078000000000000000000000003FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000078000000000000000000000003FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFE00000000000000000078000000000000000000000003FFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000078000000000000000000000007FFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007C000000000000000000000007FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007C000000000000000000000007FFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007C000000000000000000000007FFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "000000000000000000007C000000000000000000000003FFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000007C000000000000000000000003FFFFF60000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007C000000000000000000000003FFFFF0000000000000007FFFFFFFFFFFFFFFC00000000000000000000000000000000000007C000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000007C000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "000000007C000000000000000000000001FFFFF0000000000000000000000000000000000000000000000000000000000000000000007C000000000000000000000001FFFCF8000000000000000000000000000000000000000000000000000000000000000000007C000000000000000000000000FFF8F8000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000007FF9F8000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000007FF9F0000000000000000000000000000000000000000000000000000000000000000000003C00";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1110w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF8000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF800000000000000000000000000FFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1090w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "0003FFFFC0000000000FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFE0000000001FFF00000001FFFF80000000000FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFC0000000001FFF00000000FFFF00000000000FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFC0000000003FFF000000007FFC00000000000FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFC0000000003FFF000000003FF000000000000FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFF800000000039FF000000001FC00000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "0000000FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF8000000000387F00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFF8000000000783F000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFF0000000000781F000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFE0000000000780F000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFC00000000007807000000000000000000000003FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FE000000000007803000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007801000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007800000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000078000000000000000000000000007FFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007800000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000780000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000780000000000000000000000001FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000780000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000780000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N39
cyclonev_lcell_comb \u1|tft_rgb[15]~92 (
// Equation(s):
// \u1|tft_rgb[15]~92_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & 
// ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[15]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[15]~92 .extended_lut = "off";
defparam \u1|tft_rgb[15]~92 .lut_mask = 64'h0C0C44773F3F4477;
defparam \u1|tft_rgb[15]~92 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1120w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "FFFFFFFFFFFFFFB3AFFFF000FFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7CFFFF00BFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF00FFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF00FFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFE00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "FFFFFFFFF05FFFFFE00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFE0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00BFFFFE0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFE00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFC0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00F";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "FFFFC0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFC0000000000000000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFC00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFC00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFC0000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFC0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF80000000000000000000000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF80000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1140w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "E000FFFFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFEF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFF60FFFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFC0000003FFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "FFFFFFFFFFFFFFFFC0000000000000000001FFFFFFF41FFFFFFFFFFFFFFFFFFFFFFFFF27FFFFFFBFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800080003FFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFDFFFF7FFFFF000780003FFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF3FFFFFFFFFE000FD3C00FFFFFFFFFFFFFFFFFFF80000000000000000000003FFF00FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFF7FFFFFFFFFE010FFFC407FFFFFFFFFFFFEF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "FFFF800000000000000000000007FC01FFFFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFEFFFFFFFFFC000FFFCE03FFFFFFFFFFFFC7FFFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE7F37FFFFFFFFFFFFFFFC048FFFDF00FFFFFFFFFFFFBFFFFF8000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFCFFEFFFFFFDFFFFFFFFF8009FFFFFC0FFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFC7FFFFFFFFFFFFFFFFFA7FE3FFFFFFFFFFFFFFC01CDFFFFFE0FFFFFFFFFFFFFFFE0F000000000000000000000000000FFFFF0FFFFFFFFFFFFFFFFFFCFDF6BFFF7FFFFFFDE7001FFFFFDFC07FFFFFFFFFFFFFF3FF00000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000007FFF83FFFFFFFFFFFFFFFFFF9FFE43F7FFFFFFFFD00008A3FFFDFC07FFFFFFFFFFFFFFFFF8000000000000000000000000001FFF3FFFFFFFFFFFFFFFFFFFBFFE47FDFFFFFFFF80003CF5FFFBFC007FFFFFFFFFFFFFFFFC0000000000000000000000000003FCFFFFFFFFFFFFFFFFFFFF67FEC7F9FFFFFFFE0101B3FFEFFFF3007FFCFFEFFE7FFFFFFE0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE87FE8FF3FFFFFFF00000BFEAEFDFF8007FE3FF9FFE3FFFFFFF0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFE07FF8FFFFFFFFF800004FFB9FFFBF8001FE03DF8773FFFFFFF8000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1130w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "000000001FF9FFFFFFFFFFFFFFFFFFE87FFCFFFFFFFFF18800FFFFFF7FFEC0007FC0FE0FF7FFFFFFF8000000000000000000000000001BEFFFFFFFFFFFFFFFFFFFD09FFC7FFFFFFFFFC03CFFFFFFFFFCE1000FFDFC7DDFFFFFFFFC000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFF61FBCFBFFFFFF990C7C7FFFFFFBFC1800003FF8073FFFFFFFFE000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE3FFCFFFFFFFF7FBFFEFFFFFFFFFE1100001FFD0C7FFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFECE67FFFFFFFFF04000007F079FFFFFFFFFF000000000000000000000000000FFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "FFFFFFFFFFFFFFFFFFF87EFFFCFFFFFFFFDDE7FFFFFFFFDF04000001E1E7FFFFEFFFFF800000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF85CBFF9FFFFFFFFFFFFFFFFFFFFCF050000000FBFEFFEF7FFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC8B3FC1FFFFFFFFBFFFFFFFFFFFFF080000000FFFE7FCFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFE3FFD237FC1FFFFFFFFFFFFFFFFFFFFFF4200030003F3E7FC7F8FFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFC1FFE447FE1FDFFFFFFFFFFFFFFFFFFFF5B00078047E3EF7FFE03FFF00000000000000000000000003FFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "FFF00FFE08FFE7FFFFFFFFFFFFFFFFFFFFFF480007800FE7CF7EFC00FFF00000000000000000000000007FFFFFFFFFFFFFFFFFEC0FFE10FFFFFFFFFFFFFFFFFFFFFFFFFF74120780E7FFCEF7F8007FF0000000000000000000000000FFFFFFFFFFFFFFFFFFFE0FFF204FFFEFFFFFFFFFFFFFFFFFFFFE7EFA0687F02EE3E7F8001FF80000000000000000000000003FFFFFFFFFFFFFFFFFFFF7FFF807FBEFFFFFFFFFFFFFFFFFFFFFFEF00F9FFC1D2EFFF80007F80000000000000000000000003FFFFFFFFFFFFFFFFFFFEFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFDFFFBBFFFF80003F80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0FF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "EFFFFFFFFFFFFFFFFFFFFFFFFFFA0FF7EEF7FFFFF80000200000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF60FFFF803FFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFF003FFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFF007FFFFF0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFB38FFFF00DFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1150w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "F87FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFE007C7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFC01C0FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFE00F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFF80F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFC0787F4FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFC03C7F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFE19E7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFE09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFF09FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFB8FFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFA6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "FFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFF87FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N51
cyclonev_lcell_comb \u1|tft_rgb[15]~93 (
// Equation(s):
// \u1|tft_rgb[15]~93_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[15]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[15]~93 .extended_lut = "off";
defparam \u1|tft_rgb[15]~93 .lut_mask = 64'h555533330F0F00FF;
defparam \u1|tft_rgb[15]~93 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1180w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "FFFE0006400000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFC00DFA00280000000003FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFF800FFF00101000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFF003FFF80001000010005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFC01FFFFC09C2000080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFF807FFFFE07";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "EC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFE00FFFFFF07F4000002017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFF803FFFFFE1BF800000F847FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FF007FFFFFF1FF9000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800030000000000000000007F801FFFFFFFFFF9C000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000F0000000000000000007F001FFFFFFFFFE8C003FFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003F0000000000000000003C00FFFFFFFFFFFBA0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FF0000000000000000000000FFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FF0000000000000000000001FFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF0000000000000000000003FFFFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFF000000000000000000000FFFFFFFFFFFFFC018FFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF000000000000000000001FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFF06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFF707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000BFFFFFFFFFFFFF70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFF00000000000000000003EFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1200w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF80E007FFFFFF00000000000000000000000000000003FFFFFE0003FFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFF80F003FFFFFC000000000000000000000000000003FFFFFFFFE0000FFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFC07803FFFFF000000000000000000000000000001FFFFFFFFFFC0003FFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFC07801FFFF8000000000000000000000000000003FFFFFFFFFFE0001FFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFE03C007FFE000000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "000000000000000003FFFFFFFFFFFF10001FFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFF03F003FF800000000000000000000000000001FFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFF81F801FE000000000000000000000000000007FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFC1F8007000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFC0FC000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFE07C00000000000000000000000000800";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFE0180000000000000000000000010FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFF0000000000000000000000038E59FFD47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFF000000000000000000000003F7F8FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFF000000000000000000004083FF8C0FFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFF0000000000000000000072F1FF8E1FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1190w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFF800000000000000000007DFCFFC71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFF800000000000000000FCFFFFFFE3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFC000000000000000087FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFC0000000000000001C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFC0000000000000001E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "FFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFC0000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFF80000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "FFFF00000000000000001FFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07800000000000000000FFFFFFFFC0000000000000000401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "0000000007FFFFFFF80000000000000000301FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFF00000000000000000380FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFE000000000000000007C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFC000000000000000003F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFF8000000000000000001FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FF";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|pic_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode1169w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u0|rom_addr [12],\u0|rom_addr [11],\u0|rom_addr [10],\u0|rom_addr [9],\u0|rom_addr [8],\u0|rom_addr [7],\u0|rom_addr [6],\u0|rom_addr [5],\u0|rom_addr [4],\u0|rom_addr [3],\u0|rom_addr [2],\u0|rom_addr [1],\u0|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "naicha.mif";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "TFT_picture:u0|pic_rom:pic_rom_inst|altsyncram:altsyncram_component|altsyncram_20h1:auto_generated|ALTSYNCRAM";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 131072;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 16;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFC07FF000000000000000001979FFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FF0000000000000000019F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF0000000000000000011E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF0000000000000000019F0FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFFFFFFFFFFFFFF807F000000000000000000FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "3FFFFFFFFFFFFFFFC03F000000000000000000FF31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE03F000000000000000000FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F000000000000000000FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F000000000000000000FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01F000000000000000001FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "FFFFF81F000000000000000001FF80FFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFF81F000000000000000003FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F9FFFFFFFFFFFFFFFFFFFFF81F000000000000000003FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F9FFDFFFFFFFFFFFFFFFFFFC1F000000000000000007FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F9FFDFFFFFFFFFFFFFFFFFFC03000000000000000007FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBFFBFFFFFFFFFFFFFFFFFFC000000";
defparam \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF3FFFFFFFFFFFFFFFFFFC000000001FF80000000FFFF63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFC00000003FFFFF8000003FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFF800000FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFC000F07FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFF800";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N12
cyclonev_lcell_comb \u1|tft_rgb[15]~90 (
// Equation(s):
// \u1|tft_rgb[15]~90_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( 
// (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  & 
// ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ) ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( (!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) # 
// (\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout )) ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( (\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  & \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datac(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datad(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[15]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[15]~90 .extended_lut = "off";
defparam \u1|tft_rgb[15]~90 .lut_mask = 64'h00550F33FF550F33;
defparam \u1|tft_rgb[15]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N54
cyclonev_lcell_comb \u1|tft_rgb[15]~94 (
// Equation(s):
// \u1|tft_rgb[15]~94_combout  = ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[15]~91_combout  ) ) ) # ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[15]~90_combout  ) ) ) # ( \u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[15]~93_combout  ) ) ) # ( !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] & ( \u1|tft_rgb[15]~92_combout  ) ) )

	.dataa(!\u1|tft_rgb[15]~91_combout ),
	.datab(!\u1|tft_rgb[15]~92_combout ),
	.datac(!\u1|tft_rgb[15]~93_combout ),
	.datad(!\u1|tft_rgb[15]~90_combout ),
	.datae(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\u0|pic_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[15]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[15]~94 .extended_lut = "off";
defparam \u1|tft_rgb[15]~94 .lut_mask = 64'h33330F0F00FF5555;
defparam \u1|tft_rgb[15]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \u1|tft_rgb[15]~95 (
// Equation(s):
// \u1|tft_rgb[15]~95_combout  = ( \u1|tft_rgb[15]~94_combout  & ( (\u1|tft_req~1_combout  & (\u0|rom_valid~q  & \u1|tft_req~2_combout )) ) )

	.dataa(!\u1|tft_req~1_combout ),
	.datab(!\u0|rom_valid~q ),
	.datac(!\u1|tft_req~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_rgb[15]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_rgb[15]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_rgb[15]~95 .extended_lut = "off";
defparam \u1|tft_rgb[15]~95 .lut_mask = 64'h0000000001010101;
defparam \u1|tft_rgb[15]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N6
cyclonev_lcell_comb \u1|LessThan1~1 (
// Equation(s):
// \u1|LessThan1~1_combout  = ( !\u1|Add3~33_sumout  & ( !\u1|Add3~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan1~1 .extended_lut = "off";
defparam \u1|LessThan1~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \u1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N0
cyclonev_lcell_comb \u1|LessThan1~0 (
// Equation(s):
// \u1|LessThan1~0_combout  = ( !\u1|Add3~29_sumout  & ( !\u1|Add3~9_sumout  & ( (!\u1|Add3~13_sumout  & (!\u1|Add3~21_sumout  & (!\u1|Add3~17_sumout  & !\u1|Add3~25_sumout ))) ) ) )

	.dataa(!\u1|Add3~13_sumout ),
	.datab(!\u1|Add3~21_sumout ),
	.datac(!\u1|Add3~17_sumout ),
	.datad(!\u1|Add3~25_sumout ),
	.datae(!\u1|Add3~29_sumout ),
	.dataf(!\u1|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan1~0 .extended_lut = "off";
defparam \u1|LessThan1~0 .lut_mask = 64'h8000000000000000;
defparam \u1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N12
cyclonev_lcell_comb \u1|LessThan1~2 (
// Equation(s):
// \u1|LessThan1~2_combout  = ( \u1|tft_req~1_combout  & ( \u1|tft_req~2_combout  & ( ((!\u1|LessThan1~1_combout ) # ((!\u1|LessThan1~0_combout ) # (\u1|Add3~5_sumout ))) # (\u1|Add3~1_sumout ) ) ) )

	.dataa(!\u1|Add3~1_sumout ),
	.datab(!\u1|LessThan1~1_combout ),
	.datac(!\u1|LessThan1~0_combout ),
	.datad(!\u1|Add3~5_sumout ),
	.datae(!\u1|tft_req~1_combout ),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan1~2 .extended_lut = "off";
defparam \u1|LessThan1~2 .lut_mask = 64'h000000000000FDFF;
defparam \u1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N30
cyclonev_lcell_comb \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = ( \u1|Add2~13_sumout  & ( \u1|tft_req~2_combout  & ( \u1|tft_req~1_combout  ) ) ) # ( !\u1|Add2~13_sumout  & ( \u1|tft_req~2_combout  & ( (\u1|tft_req~1_combout  & (((\u1|Add2~5_sumout ) # (\u1|Add2~1_sumout )) # 
// (\u1|Add2~9_sumout ))) ) ) )

	.dataa(!\u1|Add2~9_sumout ),
	.datab(!\u1|tft_req~1_combout ),
	.datac(!\u1|Add2~1_sumout ),
	.datad(!\u1|Add2~5_sumout ),
	.datae(!\u1|Add2~13_sumout ),
	.dataf(!\u1|tft_req~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan0~0 .extended_lut = "off";
defparam \u1|LessThan0~0 .lut_mask = 64'h0000000013333333;
defparam \u1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N0
cyclonev_lcell_comb \u1|tft_req~3 (
// Equation(s):
// \u1|tft_req~3_combout  = ( \u1|tft_req~1_combout  & ( \u1|tft_req~2_combout  ) )

	.dataa(gnd),
	.datab(!\u1|tft_req~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|tft_req~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|tft_req~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|tft_req~3 .extended_lut = "off";
defparam \u1|tft_req~3 .lut_mask = 64'h0000000033333333;
defparam \u1|tft_req~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y46_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
