#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 16 13:43:28 2017
# Process ID: 9816
# Current directory: F:/image_filter_with_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9740 F:\image_filter_with_vga\image_filter_test_bench.xpr
# Log file: F:/image_filter_with_vga/vivado.log
# Journal file: F:/image_filter_with_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/image_filter_with_vga/image_filter_test_bench.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv user:user:vga640x480:1.0 vga640x480_0
endgroup
set_property location {5.5 2364 1657} [get_bd_cells vga640x480_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_vdma_2
endgroup
set_property location {4 1827 1657} [get_bd_cells axi_vdma_2]
set_property location {5.5 2568 1659} [get_bd_cells vga640x480_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
set_property location {5 2242 1664} [get_bd_cells axis_data_fifo_0]
set_property location {6 2497 1643} [get_bd_cells vga640x480_0]
set_property location {5 2230 1642} [get_bd_cells axis_data_fifo_0]
set_property location {6 2539 1661} [get_bd_cells vga640x480_0]
set_property location {5 2178 1646} [get_bd_cells axis_data_fifo_0]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.FIFO_DEPTH {512} CONFIG.IS_ACLK_ASYNC {1}] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {32} CONFIG.c_num_fstores {1} CONFIG.c_use_mm2s_fsync {1} CONFIG.c_mm2s_max_burst_length {256} CONFIG.c_include_s2mm {0} CONFIG.c_s2mm_genlock_mode {0}] [get_bd_cells axi_vdma_2]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_vdma_2/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins axi_vdma_2/M_AXI_MM2S]
endgroup
connect_bd_net [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_2/M_AXIS_MM2S] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
set_property location {5 2257 1691} [get_bd_cells axis_data_fifo_0]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins clk_wiz_1/clk_out3]
connect_bd_net [get_bd_pins vga640x480_0/clk25] [get_bd_pins axis_data_fifo_0/m_axis_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tdata] [get_bd_pins vga640x480_0/pixel_data]
connect_bd_net [get_bd_pins vga640x480_0/tvalid] [get_bd_pins axis_data_fifo_0/m_axis_tvalid]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tready] [get_bd_pins vga640x480_0/tready]
connect_bd_net [get_bd_pins vga640x480_0/fsync] [get_bd_pins axi_vdma_2/mm2s_fsync]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axi_vdma_2/axi_resetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins vga640x480_0/aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aresetn] [get_bd_pins vga640x480_0/aresetn]
startgroup
create_bd_port -dir O -from 3 -to 0 green_1
connect_bd_net [get_bd_pins /vga640x480_0/green] [get_bd_ports green_1]
create_bd_port -dir O vsync_1
connect_bd_net [get_bd_pins /vga640x480_0/vsync] [get_bd_ports vsync_1]
create_bd_port -dir O hsync_1
connect_bd_net [get_bd_pins /vga640x480_0/hsync] [get_bd_ports hsync_1]
create_bd_port -dir O -from 3 -to 0 red_1
connect_bd_net [get_bd_pins /vga640x480_0/red] [get_bd_ports red_1]
create_bd_port -dir O -from 3 -to 0 blue_1
connect_bd_net [get_bd_pins /vga640x480_0/blue] [get_bd_ports blue_1]
endgroup
set_property location {5 2259 1673} [get_bd_cells axis_data_fifo_0]
validate_bd_design
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {axis_data_fifo_0_m_axis_tvalid }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {vga640x480_0_tready }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {vga640x480_0_fsync }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {vga640x480_0_vsync vga640x480_0_green vga640x480_0_hsync vga640x480_0_red vga640x480_0_blue }]
make_wrapper -files [get_files F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 10 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[0]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[1]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[2]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[3]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[4]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[5]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[6]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[7]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[8]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[9]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[10]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[11]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[12]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[13]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[14]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[15]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[16]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[17]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[18]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[19]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[20]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[21]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[22]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[23]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[24]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[25]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[26]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[27]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[28]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[29]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[30]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/image_filter_v2_0_0_pixel_out[0]} {design_1_i/image_filter_v2_0_0_pixel_out[1]} {design_1_i/image_filter_v2_0_0_pixel_out[2]} {design_1_i/image_filter_v2_0_0_pixel_out[3]} {design_1_i/image_filter_v2_0_0_pixel_out[4]} {design_1_i/image_filter_v2_0_0_pixel_out[5]} {design_1_i/image_filter_v2_0_0_pixel_out[6]} {design_1_i/image_filter_v2_0_0_pixel_out[7]} {design_1_i/image_filter_v2_0_0_pixel_out[8]} {design_1_i/image_filter_v2_0_0_pixel_out[9]} {design_1_i/image_filter_v2_0_0_pixel_out[10]} {design_1_i/image_filter_v2_0_0_pixel_out[11]} {design_1_i/image_filter_v2_0_0_pixel_out[12]} {design_1_i/image_filter_v2_0_0_pixel_out[13]} {design_1_i/image_filter_v2_0_0_pixel_out[14]} {design_1_i/image_filter_v2_0_0_pixel_out[15]} {design_1_i/image_filter_v2_0_0_pixel_out[16]} {design_1_i/image_filter_v2_0_0_pixel_out[17]} {design_1_i/image_filter_v2_0_0_pixel_out[18]} {design_1_i/image_filter_v2_0_0_pixel_out[19]} {design_1_i/image_filter_v2_0_0_pixel_out[20]} {design_1_i/image_filter_v2_0_0_pixel_out[21]} {design_1_i/image_filter_v2_0_0_pixel_out[22]} {design_1_i/image_filter_v2_0_0_pixel_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/axi_vdma_0_m_axis_mm2s_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/axi_vdma_1_s_axis_s2mm_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/image_filter_top_0_fsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/image_filter_v2_0_0_m_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/image_filter_v2_0_0_pixel_out_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/image_filter_v2_0_0_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/m_axis_mm2s_tlast ]]
set_property port_width 4 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/vga640x480_0_blue[0]} {design_1_i/vga640x480_0_blue[1]} {design_1_i/vga640x480_0_blue[2]} {design_1_i/vga640x480_0_blue[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/vga640x480_0_green[0]} {design_1_i/vga640x480_0_green[1]} {design_1_i/vga640x480_0_green[2]} {design_1_i/vga640x480_0_green[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/vga640x480_0_red[0]} {design_1_i/vga640x480_0_red[1]} {design_1_i/vga640x480_0_red[2]} {design_1_i/vga640x480_0_red[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list design_1_i/axis_data_fifo_0_m_axis_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list design_1_i/vga640x480_0_fsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/vga640x480_0_hsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list design_1_i/vga640x480_0_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/vga640x480_0_vsync ]]
save_constraints
open_bd_design {F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports hsync]
delete_bd_objs [get_bd_ports vsync]
delete_bd_objs [get_bd_ports red]
delete_bd_objs [get_bd_ports green]
delete_bd_objs [get_bd_ports blue]
save_bd_design
delete_bd_objs [get_bd_nets vga640x480_0_hsync] [get_bd_ports hsync_1]
delete_bd_objs [get_bd_nets vga640x480_0_vsync] [get_bd_ports vsync_1]
delete_bd_objs [get_bd_nets vga640x480_0_red] [get_bd_ports red_1]
delete_bd_objs [get_bd_nets vga640x480_0_green] [get_bd_ports green_1]
delete_bd_objs [get_bd_nets vga640x480_0_blue] [get_bd_ports blue_1]
startgroup
create_bd_port -dir O -from 3 -to 0 green
connect_bd_net [get_bd_pins /vga640x480_0/green] [get_bd_ports green]
create_bd_port -dir O vsync
connect_bd_net [get_bd_pins /vga640x480_0/vsync] [get_bd_ports vsync]
create_bd_port -dir O hsync
connect_bd_net [get_bd_pins /vga640x480_0/hsync] [get_bd_ports hsync]
create_bd_port -dir O -from 3 -to 0 red
connect_bd_net [get_bd_pins /vga640x480_0/red] [get_bd_ports red]
create_bd_port -dir O -from 3 -to 0 blue
connect_bd_net [get_bd_pins /vga640x480_0/blue] [get_bd_ports blue]
endgroup
save_bd_design
make_wrapper -files [get_files F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 10 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[0]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[1]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[2]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[3]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[4]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[5]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[6]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[7]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[8]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[9]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[10]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[11]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[12]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[13]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[14]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[15]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[16]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[17]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[18]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[19]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[20]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[21]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[22]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[23]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[24]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[25]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[26]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[27]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[28]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[29]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[30]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/image_filter_v2_0_0_pixel_out[0]} {design_1_i/image_filter_v2_0_0_pixel_out[1]} {design_1_i/image_filter_v2_0_0_pixel_out[2]} {design_1_i/image_filter_v2_0_0_pixel_out[3]} {design_1_i/image_filter_v2_0_0_pixel_out[4]} {design_1_i/image_filter_v2_0_0_pixel_out[5]} {design_1_i/image_filter_v2_0_0_pixel_out[6]} {design_1_i/image_filter_v2_0_0_pixel_out[7]} {design_1_i/image_filter_v2_0_0_pixel_out[8]} {design_1_i/image_filter_v2_0_0_pixel_out[9]} {design_1_i/image_filter_v2_0_0_pixel_out[10]} {design_1_i/image_filter_v2_0_0_pixel_out[11]} {design_1_i/image_filter_v2_0_0_pixel_out[12]} {design_1_i/image_filter_v2_0_0_pixel_out[13]} {design_1_i/image_filter_v2_0_0_pixel_out[14]} {design_1_i/image_filter_v2_0_0_pixel_out[15]} {design_1_i/image_filter_v2_0_0_pixel_out[16]} {design_1_i/image_filter_v2_0_0_pixel_out[17]} {design_1_i/image_filter_v2_0_0_pixel_out[18]} {design_1_i/image_filter_v2_0_0_pixel_out[19]} {design_1_i/image_filter_v2_0_0_pixel_out[20]} {design_1_i/image_filter_v2_0_0_pixel_out[21]} {design_1_i/image_filter_v2_0_0_pixel_out[22]} {design_1_i/image_filter_v2_0_0_pixel_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/axi_vdma_0_m_axis_mm2s_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/axi_vdma_1_s_axis_s2mm_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/image_filter_top_0_fsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/image_filter_v2_0_0_m_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/image_filter_v2_0_0_pixel_out_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/image_filter_v2_0_0_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/m_axis_mm2s_tlast ]]
set_property port_width 4 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/vga640x480_0_blue[0]} {design_1_i/vga640x480_0_blue[1]} {design_1_i/vga640x480_0_blue[2]} {design_1_i/vga640x480_0_blue[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/vga640x480_0_green[0]} {design_1_i/vga640x480_0_green[1]} {design_1_i/vga640x480_0_green[2]} {design_1_i/vga640x480_0_green[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/vga640x480_0_red[0]} {design_1_i/vga640x480_0_red[1]} {design_1_i/vga640x480_0_red[2]} {design_1_i/vga640x480_0_red[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list design_1_i/axis_data_fifo_0_m_axis_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list design_1_i/vga640x480_0_fsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/vga640x480_0_hsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list design_1_i/vga640x480_0_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/vga640x480_0_vsync ]]
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/image_filter_v2_0_0_pixel_out[0]} {design_1_i/image_filter_v2_0_0_pixel_out[1]} {design_1_i/image_filter_v2_0_0_pixel_out[2]} {design_1_i/image_filter_v2_0_0_pixel_out[3]} {design_1_i/image_filter_v2_0_0_pixel_out[4]} {design_1_i/image_filter_v2_0_0_pixel_out[5]} {design_1_i/image_filter_v2_0_0_pixel_out[6]} {design_1_i/image_filter_v2_0_0_pixel_out[7]} {design_1_i/image_filter_v2_0_0_pixel_out[8]} {design_1_i/image_filter_v2_0_0_pixel_out[9]} {design_1_i/image_filter_v2_0_0_pixel_out[10]} {design_1_i/image_filter_v2_0_0_pixel_out[11]} {design_1_i/image_filter_v2_0_0_pixel_out[12]} {design_1_i/image_filter_v2_0_0_pixel_out[13]} {design_1_i/image_filter_v2_0_0_pixel_out[14]} {design_1_i/image_filter_v2_0_0_pixel_out[15]} {design_1_i/image_filter_v2_0_0_pixel_out[16]} {design_1_i/image_filter_v2_0_0_pixel_out[17]} {design_1_i/image_filter_v2_0_0_pixel_out[18]} {design_1_i/image_filter_v2_0_0_pixel_out[19]} {design_1_i/image_filter_v2_0_0_pixel_out[20]} {design_1_i/image_filter_v2_0_0_pixel_out[21]} {design_1_i/image_filter_v2_0_0_pixel_out[22]} {design_1_i/image_filter_v2_0_0_pixel_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[0]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[1]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[2]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[3]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[4]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[5]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[6]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[7]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[8]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[9]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[10]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[11]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[12]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[13]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[14]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[15]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[16]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[17]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[18]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[19]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[20]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[21]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[22]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[23]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[24]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[25]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[26]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[27]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[28]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[29]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[30]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/axi_vdma_0_m_axis_mm2s_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/axi_vdma_1_s_axis_s2mm_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/image_filter_top_0_fsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/image_filter_v2_0_0_m_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/image_filter_v2_0_0_pixel_out_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/image_filter_v2_0_0_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/m_axis_mm2s_tlast ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list design_1_i/axis_data_fifo_0_m_axis_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list design_1_i/vga640x480_0_fsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list design_1_i/vga640x480_0_tready ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_sdk -workspace F:/image_filter_with_vga/image_filter_test_bench.sdk -hwspec F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf
file copy -force F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf

file copy -force F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf

file copy -force F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/image_filter_with_vga/image_filter_test_bench.sdk -hwspec F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property CONTROL.TSM_FILE F:/vga_side_trigger_fsm.tsm [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
set_property CONTROL.TSM_FILE F:/vga_side_trigger.tsm [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
set_property CONTROL.TSM_FILE {} [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
