{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 22:38:00 2019 " "Info: Processing started: Thu Oct 31 22:38:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off proj1 -c proj1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off proj1 -c proj1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "processamento:inst24\|mux_010:inst8\|saida " "Warning: Node \"processamento:inst24\|mux_010:inst8\|saida\" is a latch" {  } { { "mux_010.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_010.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processamento:inst24\|mux_001:inst5\|saida " "Warning: Node \"processamento:inst24\|mux_001:inst5\|saida\" is a latch" {  } { { "mux_001.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_001.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processamento:inst24\|mux_000:inst4\|saida " "Warning: Node \"processamento:inst24\|mux_000:inst4\|saida\" is a latch" {  } { { "mux_000.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_000.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "processamento:inst24\|mux_011:inst9\|saida " "Warning: Node \"processamento:inst24\|mux_011:inst9\|saida\" is a latch" {  } { { "mux_011.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_011.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 576 -80 88 592 "KEY\[1\]" "" } { 560 -80 88 576 "KEY\[0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "processamento:inst24\|ledizinhos:inst1\|Equal0~3 " "Info: Detected gated clock \"processamento:inst24\|ledizinhos:inst1\|Equal0~3\" as buffer" {  } { { "ledizinhos.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/ledizinhos.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|ledizinhos:inst1\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processamento:inst24\|ledizinhos:inst1\|Equal0~0 " "Info: Detected gated clock \"processamento:inst24\|ledizinhos:inst1\|Equal0~0\" as buffer" {  } { { "ledizinhos.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/ledizinhos.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|ledizinhos:inst1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processamento:inst24\|ledizinhos:inst1\|Equal0~1 " "Info: Detected gated clock \"processamento:inst24\|ledizinhos:inst1\|Equal0~1\" as buffer" {  } { { "ledizinhos.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/ledizinhos.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|ledizinhos:inst1\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processamento:inst24\|ledizinhos:inst1\|Equal0~2 " "Info: Detected gated clock \"processamento:inst24\|ledizinhos:inst1\|Equal0~2\" as buffer" {  } { { "ledizinhos.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/ledizinhos.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|ledizinhos:inst1\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processamento:inst24\|state_machine:inst\|on " "Info: Detected ripple clock \"processamento:inst24\|state_machine:inst\|on\" as buffer" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|state_machine:inst\|on" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "processamento:inst24\|inst7 " "Info: Detected gated clock \"processamento:inst24\|inst7\" as buffer" {  } { { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processamento:inst24\|state_machine:inst\|y.C " "Info: Detected ripple clock \"processamento:inst24\|state_machine:inst\|y.C\" as buffer" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|state_machine:inst\|y.C" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processamento:inst24\|state_machine:inst\|y.D " "Info: Detected ripple clock \"processamento:inst24\|state_machine:inst\|y.D\" as buffer" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|state_machine:inst\|y.D" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processamento:inst24\|state_machine:inst\|y.B " "Info: Detected ripple clock \"processamento:inst24\|state_machine:inst\|y.B\" as buffer" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|state_machine:inst\|y.B" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "processamento:inst24\|state_machine:inst\|y.E " "Info: Detected ripple clock \"processamento:inst24\|state_machine:inst\|y.E\" as buffer" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "processamento:inst24\|state_machine:inst\|y.E" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|pixel_column\[8\] " "Info: Detected ripple clock \"VGA_SYNC:inst2\|pixel_column\[8\]\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|pixel_column\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|video_on_v " "Info: Detected ripple clock \"VGA_SYNC:inst2\|video_on_v\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|video_on_v" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|pixel_row\[8\] " "Info: Detected ripple clock \"VGA_SYNC:inst2\|pixel_row\[8\]\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|pixel_row\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|pixel_row\[7\] " "Info: Detected ripple clock \"VGA_SYNC:inst2\|pixel_row\[7\]\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|pixel_row\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|pixel_column\[9\] " "Info: Detected ripple clock \"VGA_SYNC:inst2\|pixel_column\[9\]\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|pixel_column\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:inst2\|video_on_h " "Info: Detected ripple clock \"VGA_SYNC:inst2\|video_on_h\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|video_on_h" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VGA_SYNC:inst2\|blue_out~0 " "Info: Detected gated clock \"VGA_SYNC:inst2\|blue_out~0\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst2\|blue_out~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register processamento:inst24\|mux_011:inst9\|saida register VGA_SYNC:inst2\|green_out 11.075 ns " "Info: Slack time is 11.075 ns for clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"processamento:inst24\|mux_011:inst9\|saida\" and destination register \"VGA_SYNC:inst2\|green_out\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "56.02 MHz 17.85 ns " "Info: Fmax is 56.02 MHz (period= 17.85 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "13.932 ns + Largest register register " "Info: + Largest register to register requirement is 13.932 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.581 ns " "Info: + Latch edge is 37.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.581 ns " "Info: - Launch edge is 17.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns 17.581 ns inverted 50 " "Info: Clock period of Source clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with inverted offset of 17.581 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.106 ns + Largest " "Info: + Largest clock skew is -6.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.528 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.528 ns VGA_SYNC:inst2\|green_out 3 REG LCFF_X34_Y15_N29 1 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.528 ns; Loc. = LCFF_X34_Y15_N29; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|green_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|green_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.81 % ) " "Info: Total cell delay = 0.602 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.926 ns ( 76.19 % ) " "Info: Total interconnect delay = 1.926 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|green_out {} } { 0.000ns 0.929ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 8.634 ns - Longest register " "Info: - Longest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 8.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.879 ns) 2.797 ns VGA_SYNC:inst2\|pixel_row\[7\] 3 REG LCFF_X31_Y17_N7 1 " "Info: 3: + IC(0.989 ns) + CELL(0.879 ns) = 2.797 ns; Loc. = LCFF_X31_Y17_N7; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|pixel_row\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.455 ns) 3.640 ns VGA_SYNC:inst2\|blue_out~0 4 COMB LCCOMB_X31_Y17_N16 2 " "Info: 4: + IC(0.388 ns) + CELL(0.455 ns) = 3.640 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 2; COMB Node = 'VGA_SYNC:inst2\|blue_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.544 ns) 4.996 ns inst3 5 COMB LCCOMB_X32_Y16_N26 6 " "Info: 5: + IC(0.812 ns) + CELL(0.544 ns) = 4.996 ns; Loc. = LCCOMB_X32_Y16_N26; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA_SYNC:inst2|blue_out~0 inst3 } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.879 ns) 6.760 ns processamento:inst24\|state_machine:inst\|y.D 6 REG LCFF_X33_Y15_N25 8 " "Info: 6: + IC(0.885 ns) + CELL(0.879 ns) = 6.760 ns; Loc. = LCFF_X33_Y15_N25; Fanout = 8; REG Node = 'processamento:inst24\|state_machine:inst\|y.D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { inst3 processamento:inst24|state_machine:inst|y.D } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.521 ns) 7.918 ns processamento:inst24\|ledizinhos:inst1\|Equal0~3 7 COMB LCCOMB_X33_Y15_N28 2 " "Info: 7: + IC(0.637 ns) + CELL(0.521 ns) = 7.918 ns; Loc. = LCCOMB_X33_Y15_N28; Fanout = 2; COMB Node = 'processamento:inst24\|ledizinhos:inst1\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { processamento:inst24|state_machine:inst|y.D processamento:inst24|ledizinhos:inst1|Equal0~3 } "NODE_NAME" } } { "ledizinhos.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/ledizinhos.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.178 ns) 8.634 ns processamento:inst24\|mux_011:inst9\|saida 8 REG LCCOMB_X34_Y15_N20 2 " "Info: 8: + IC(0.538 ns) + CELL(0.178 ns) = 8.634 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 2; REG Node = 'processamento:inst24\|mux_011:inst9\|saida'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { processamento:inst24|ledizinhos:inst1|Equal0~3 processamento:inst24|mux_011:inst9|saida } "NODE_NAME" } } { "mux_011.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_011.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.456 ns ( 40.03 % ) " "Info: Total cell delay = 3.456 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.178 ns ( 59.97 % ) " "Info: Total interconnect delay = 5.178 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|state_machine:inst|y.D processamento:inst24|ledizinhos:inst1|Equal0~3 processamento:inst24|mux_011:inst9|saida } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|state_machine:inst|y.D {} processamento:inst24|ledizinhos:inst1|Equal0~3 {} processamento:inst24|mux_011:inst9|saida {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 0.885ns 0.637ns 0.538ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.879ns 0.521ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|green_out {} } { 0.000ns 0.929ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|state_machine:inst|y.D processamento:inst24|ledizinhos:inst1|Equal0~3 processamento:inst24|mux_011:inst9|saida } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|state_machine:inst|y.D {} processamento:inst24|ledizinhos:inst1|Equal0~3 {} processamento:inst24|mux_011:inst9|saida {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 0.885ns 0.637ns 0.538ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.879ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "mux_011.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_011.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|green_out {} } { 0.000ns 0.929ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|state_machine:inst|y.D processamento:inst24|ledizinhos:inst1|Equal0~3 processamento:inst24|mux_011:inst9|saida } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|state_machine:inst|y.D {} processamento:inst24|ledizinhos:inst1|Equal0~3 {} processamento:inst24|mux_011:inst9|saida {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 0.885ns 0.637ns 0.538ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.879ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.857 ns - Longest register register " "Info: - Longest register to register delay is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processamento:inst24\|mux_011:inst9\|saida 1 REG LCCOMB_X34_Y15_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 2; REG Node = 'processamento:inst24\|mux_011:inst9\|saida'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processamento:inst24|mux_011:inst9|saida } "NODE_NAME" } } { "mux_011.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/mux_011.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.319 ns) 0.639 ns VGA_SYNC:inst2\|blue_out~2 2 COMB LCCOMB_X34_Y15_N2 1 " "Info: 2: + IC(0.320 ns) + CELL(0.319 ns) = 0.639 ns; Loc. = LCCOMB_X34_Y15_N2; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|blue_out~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { processamento:inst24|mux_011:inst9|saida VGA_SYNC:inst2|blue_out~2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 1.462 ns VGA_SYNC:inst2\|blue_out~3 3 COMB LCCOMB_X34_Y15_N18 1 " "Info: 3: + IC(0.302 ns) + CELL(0.521 ns) = 1.462 ns; Loc. = LCCOMB_X34_Y15_N18; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|blue_out~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { VGA_SYNC:inst2|blue_out~2 VGA_SYNC:inst2|blue_out~3 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.521 ns) 2.284 ns VGA_SYNC:inst2\|blue_out~4 4 COMB LCCOMB_X34_Y15_N10 3 " "Info: 4: + IC(0.301 ns) + CELL(0.521 ns) = 2.284 ns; Loc. = LCCOMB_X34_Y15_N10; Fanout = 3; COMB Node = 'VGA_SYNC:inst2\|blue_out~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { VGA_SYNC:inst2|blue_out~3 VGA_SYNC:inst2|blue_out~4 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 2.761 ns VGA_SYNC:inst2\|green_out~feeder 5 COMB LCCOMB_X34_Y15_N28 1 " "Info: 5: + IC(0.299 ns) + CELL(0.178 ns) = 2.761 ns; Loc. = LCCOMB_X34_Y15_N28; Fanout = 1; COMB Node = 'VGA_SYNC:inst2\|green_out~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { VGA_SYNC:inst2|blue_out~4 VGA_SYNC:inst2|green_out~feeder } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.857 ns VGA_SYNC:inst2\|green_out 6 REG LCFF_X34_Y15_N29 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 2.857 ns; Loc. = LCFF_X34_Y15_N29; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|green_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_SYNC:inst2|green_out~feeder VGA_SYNC:inst2|green_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 57.23 % ) " "Info: Total cell delay = 1.635 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { processamento:inst24|mux_011:inst9|saida VGA_SYNC:inst2|blue_out~2 VGA_SYNC:inst2|blue_out~3 VGA_SYNC:inst2|blue_out~4 VGA_SYNC:inst2|green_out~feeder VGA_SYNC:inst2|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { processamento:inst24|mux_011:inst9|saida {} VGA_SYNC:inst2|blue_out~2 {} VGA_SYNC:inst2|blue_out~3 {} VGA_SYNC:inst2|blue_out~4 {} VGA_SYNC:inst2|green_out~feeder {} VGA_SYNC:inst2|green_out {} } { 0.000ns 0.320ns 0.302ns 0.301ns 0.299ns 0.000ns } { 0.000ns 0.319ns 0.521ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|green_out {} } { 0.000ns 0.929ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.634 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|state_machine:inst|y.D processamento:inst24|ledizinhos:inst1|Equal0~3 processamento:inst24|mux_011:inst9|saida } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.634 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|state_machine:inst|y.D {} processamento:inst24|ledizinhos:inst1|Equal0~3 {} processamento:inst24|mux_011:inst9|saida {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 0.885ns 0.637ns 0.538ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.879ns 0.521ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { processamento:inst24|mux_011:inst9|saida VGA_SYNC:inst2|blue_out~2 VGA_SYNC:inst2|blue_out~3 VGA_SYNC:inst2|blue_out~4 VGA_SYNC:inst2|green_out~feeder VGA_SYNC:inst2|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { processamento:inst24|mux_011:inst9|saida {} VGA_SYNC:inst2|blue_out~2 {} VGA_SYNC:inst2|blue_out~3 {} VGA_SYNC:inst2|blue_out~4 {} VGA_SYNC:inst2|green_out~feeder {} VGA_SYNC:inst2|green_out {} } { 0.000ns 0.320ns 0.302ns 0.301ns 0.299ns 0.000ns } { 0.000ns 0.319ns 0.521ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[1\] register processamento:inst24\|proc:inst18\|m\[7\] register processamento:inst24\|proc:inst19\|l1\[255\] 349.04 MHz 2.865 ns Internal " "Info: Clock \"KEY\[1\]\" has Internal fmax of 349.04 MHz between source register \"processamento:inst24\|proc:inst18\|m\[7\]\" and destination register \"processamento:inst24\|proc:inst19\|l1\[255\]\" (period= 2.865 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.625 ns + Longest register register " "Info: + Longest register to register delay is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processamento:inst24\|proc:inst18\|m\[7\] 1 REG LCFF_X29_Y14_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 2; REG Node = 'processamento:inst24\|proc:inst18\|m\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processamento:inst24|proc:inst18|m[7] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.521 ns) 1.706 ns processamento:inst24\|proc:inst18\|out~0 2 COMB LCCOMB_X31_Y15_N2 1 " "Info: 2: + IC(1.185 ns) + CELL(0.521 ns) = 1.706 ns; Loc. = LCCOMB_X31_Y15_N2; Fanout = 1; COMB Node = 'processamento:inst24\|proc:inst18\|out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { processamento:inst24|proc:inst18|m[7] processamento:inst24|proc:inst18|out~0 } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 2.529 ns processamento:inst24\|proc:inst18\|out~1 3 COMB LCCOMB_X31_Y15_N18 1 " "Info: 3: + IC(0.302 ns) + CELL(0.521 ns) = 2.529 ns; Loc. = LCCOMB_X31_Y15_N18; Fanout = 1; COMB Node = 'processamento:inst24\|proc:inst18\|out~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { processamento:inst24|proc:inst18|out~0 processamento:inst24|proc:inst18|out~1 } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.625 ns processamento:inst24\|proc:inst19\|l1\[255\] 4 REG LCFF_X31_Y15_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.625 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 1; REG Node = 'processamento:inst24\|proc:inst19\|l1\[255\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { processamento:inst24|proc:inst18|out~1 processamento:inst24|proc:inst19|l1[255] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 43.35 % ) " "Info: Total cell delay = 1.138 ns ( 43.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.487 ns ( 56.65 % ) " "Info: Total interconnect delay = 1.487 ns ( 56.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { processamento:inst24|proc:inst18|m[7] processamento:inst24|proc:inst18|out~0 processamento:inst24|proc:inst18|out~1 processamento:inst24|proc:inst19|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { processamento:inst24|proc:inst18|m[7] {} processamento:inst24|proc:inst18|out~0 {} processamento:inst24|proc:inst18|out~1 {} processamento:inst24|proc:inst19|l1[255] {} } { 0.000ns 1.185ns 0.302ns 0.000ns } { 0.000ns 0.521ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 7.699 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination register is 7.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 CLK PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 5; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 576 -80 88 592 "KEY\[1\]" "" } { 560 -80 88 576 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.879 ns) 3.733 ns processamento:inst24\|state_machine:inst\|on 2 REG LCFF_X33_Y15_N11 1 " "Info: 2: + IC(1.990 ns) + CELL(0.879 ns) = 3.733 ns; Loc. = LCFF_X33_Y15_N11; Fanout = 1; REG Node = 'processamento:inst24\|state_machine:inst\|on'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { KEY[1] processamento:inst24|state_machine:inst|on } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 4.091 ns processamento:inst24\|inst7 3 COMB LCCOMB_X33_Y15_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 4.091 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 1; COMB Node = 'processamento:inst24\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { processamento:inst24|state_machine:inst|on processamento:inst24|inst7 } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.000 ns) 6.112 ns processamento:inst24\|inst7~clkctrl 4 COMB CLKCTRL_G6 2056 " "Info: 4: + IC(2.021 ns) + CELL(0.000 ns) = 6.112 ns; Loc. = CLKCTRL_G6; Fanout = 2056; COMB Node = 'processamento:inst24\|inst7~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { processamento:inst24|inst7 processamento:inst24|inst7~clkctrl } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 7.699 ns processamento:inst24\|proc:inst19\|l1\[255\] 5 REG LCFF_X31_Y15_N19 1 " "Info: 5: + IC(0.985 ns) + CELL(0.602 ns) = 7.699 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 1; REG Node = 'processamento:inst24\|proc:inst19\|l1\[255\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst19|l1[255] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.703 ns ( 35.11 % ) " "Info: Total cell delay = 2.703 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.996 ns ( 64.89 % ) " "Info: Total interconnect delay = 4.996 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { KEY[1] processamento:inst24|state_machine:inst|on processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst19|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { KEY[1] {} KEY[1]~combout {} processamento:inst24|state_machine:inst|on {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst19|l1[255] {} } { 0.000ns 0.000ns 1.990ns 0.000ns 2.021ns 0.985ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 7.700 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[1\]\" to source register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 CLK PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 5; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 576 -80 88 592 "KEY\[1\]" "" } { 560 -80 88 576 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.879 ns) 3.733 ns processamento:inst24\|state_machine:inst\|on 2 REG LCFF_X33_Y15_N11 1 " "Info: 2: + IC(1.990 ns) + CELL(0.879 ns) = 3.733 ns; Loc. = LCFF_X33_Y15_N11; Fanout = 1; REG Node = 'processamento:inst24\|state_machine:inst\|on'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { KEY[1] processamento:inst24|state_machine:inst|on } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 4.091 ns processamento:inst24\|inst7 3 COMB LCCOMB_X33_Y15_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 4.091 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 1; COMB Node = 'processamento:inst24\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { processamento:inst24|state_machine:inst|on processamento:inst24|inst7 } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.000 ns) 6.112 ns processamento:inst24\|inst7~clkctrl 4 COMB CLKCTRL_G6 2056 " "Info: 4: + IC(2.021 ns) + CELL(0.000 ns) = 6.112 ns; Loc. = CLKCTRL_G6; Fanout = 2056; COMB Node = 'processamento:inst24\|inst7~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { processamento:inst24|inst7 processamento:inst24|inst7~clkctrl } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 7.700 ns processamento:inst24\|proc:inst18\|m\[7\] 5 REG LCFF_X29_Y14_N3 2 " "Info: 5: + IC(0.986 ns) + CELL(0.602 ns) = 7.700 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 2; REG Node = 'processamento:inst24\|proc:inst18\|m\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst18|m[7] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.703 ns ( 35.10 % ) " "Info: Total cell delay = 2.703 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.997 ns ( 64.90 % ) " "Info: Total interconnect delay = 4.997 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { KEY[1] processamento:inst24|state_machine:inst|on processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst18|m[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { KEY[1] {} KEY[1]~combout {} processamento:inst24|state_machine:inst|on {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst18|m[7] {} } { 0.000ns 0.000ns 1.990ns 0.000ns 2.021ns 0.986ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { KEY[1] processamento:inst24|state_machine:inst|on processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst19|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { KEY[1] {} KEY[1]~combout {} processamento:inst24|state_machine:inst|on {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst19|l1[255] {} } { 0.000ns 0.000ns 1.990ns 0.000ns 2.021ns 0.985ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { KEY[1] processamento:inst24|state_machine:inst|on processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst18|m[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { KEY[1] {} KEY[1]~combout {} processamento:inst24|state_machine:inst|on {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst18|m[7] {} } { 0.000ns 0.000ns 1.990ns 0.000ns 2.021ns 0.986ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { processamento:inst24|proc:inst18|m[7] processamento:inst24|proc:inst18|out~0 processamento:inst24|proc:inst18|out~1 processamento:inst24|proc:inst19|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { processamento:inst24|proc:inst18|m[7] {} processamento:inst24|proc:inst18|out~0 {} processamento:inst24|proc:inst18|out~1 {} processamento:inst24|proc:inst19|l1[255] {} } { 0.000ns 1.185ns 0.302ns 0.000ns } { 0.000ns 0.521ns 0.521ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { KEY[1] processamento:inst24|state_machine:inst|on processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst19|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { KEY[1] {} KEY[1]~combout {} processamento:inst24|state_machine:inst|on {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst19|l1[255] {} } { 0.000ns 0.000ns 1.990ns 0.000ns 2.021ns 0.985ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { KEY[1] processamento:inst24|state_machine:inst|on processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst18|m[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { KEY[1] {} KEY[1]~combout {} processamento:inst24|state_machine:inst|on {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst18|m[7] {} } { 0.000ns 0.000ns 1.990ns 0.000ns 2.021ns 0.986ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register VGA_SYNC:inst2\|pixel_column\[9\] register processamento:inst24\|proc:inst17\|l1\[255\] -5.533 ns " "Info: Minimum slack time is -5.533 ns for clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"VGA_SYNC:inst2\|pixel_column\[9\]\" and destination register \"processamento:inst24\|proc:inst17\|l1\[255\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.860 ns + Shortest register register " "Info: + Shortest register to register delay is 1.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|pixel_column\[9\] 1 REG LCFF_X32_Y16_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y16_N29; Fanout = 2; REG Node = 'VGA_SYNC:inst2\|pixel_column\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|pixel_column[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns VGA_SYNC:inst2\|blue_out~1 2 COMB LCCOMB_X32_Y16_N28 2 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X32_Y16_N28; Fanout = 2; COMB Node = 'VGA_SYNC:inst2\|blue_out~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VGA_SYNC:inst2|pixel_column[9] VGA_SYNC:inst2|blue_out~1 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.513 ns) 1.764 ns processamento:inst24\|proc:inst17\|l1~1 3 COMB LCCOMB_X33_Y14_N8 1 " "Info: 3: + IC(0.893 ns) + CELL(0.513 ns) = 1.764 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 1; COMB Node = 'processamento:inst24\|proc:inst17\|l1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { VGA_SYNC:inst2|blue_out~1 processamento:inst24|proc:inst17|l1~1 } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.860 ns processamento:inst24\|proc:inst17\|l1\[255\] 4 REG LCFF_X33_Y14_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.860 ns; Loc. = LCFF_X33_Y14_N9; Fanout = 1; REG Node = 'processamento:inst24\|proc:inst17\|l1\[255\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { processamento:inst24|proc:inst17|l1~1 processamento:inst24|proc:inst17|l1[255] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.967 ns ( 51.99 % ) " "Info: Total cell delay = 0.967 ns ( 51.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.893 ns ( 48.01 % ) " "Info: Total interconnect delay = 0.893 ns ( 48.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { VGA_SYNC:inst2|pixel_column[9] VGA_SYNC:inst2|blue_out~1 processamento:inst24|proc:inst17|l1~1 processamento:inst24|proc:inst17|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.860 ns" { VGA_SYNC:inst2|pixel_column[9] {} VGA_SYNC:inst2|blue_out~1 {} processamento:inst24|proc:inst17|l1~1 {} processamento:inst24|proc:inst17|l1[255] {} } { 0.000ns 0.000ns 0.893ns 0.000ns } { 0.000ns 0.358ns 0.513ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.393 ns - Smallest register register " "Info: - Smallest register to register requirement is 7.393 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.384 ns + Smallest " "Info: + Smallest clock skew is 7.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 9.928 ns + Longest register " "Info: + Longest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 9.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.879 ns) 2.797 ns VGA_SYNC:inst2\|pixel_row\[7\] 3 REG LCFF_X31_Y17_N7 1 " "Info: 3: + IC(0.989 ns) + CELL(0.879 ns) = 2.797 ns; Loc. = LCFF_X31_Y17_N7; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|pixel_row\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.455 ns) 3.640 ns VGA_SYNC:inst2\|blue_out~0 4 COMB LCCOMB_X31_Y17_N16 2 " "Info: 4: + IC(0.388 ns) + CELL(0.455 ns) = 3.640 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 2; COMB Node = 'VGA_SYNC:inst2\|blue_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.544 ns) 4.996 ns inst3 5 COMB LCCOMB_X32_Y16_N26 6 " "Info: 5: + IC(0.812 ns) + CELL(0.544 ns) = 4.996 ns; Loc. = LCCOMB_X32_Y16_N26; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA_SYNC:inst2|blue_out~0 inst3 } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.178 ns) 6.316 ns processamento:inst24\|inst7 6 COMB LCCOMB_X33_Y15_N10 1 " "Info: 6: + IC(1.142 ns) + CELL(0.178 ns) = 6.316 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 1; COMB Node = 'processamento:inst24\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { inst3 processamento:inst24|inst7 } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.000 ns) 8.337 ns processamento:inst24\|inst7~clkctrl 7 COMB CLKCTRL_G6 2056 " "Info: 7: + IC(2.021 ns) + CELL(0.000 ns) = 8.337 ns; Loc. = CLKCTRL_G6; Fanout = 2056; COMB Node = 'processamento:inst24\|inst7~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { processamento:inst24|inst7 processamento:inst24|inst7~clkctrl } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 9.928 ns processamento:inst24\|proc:inst17\|l1\[255\] 8 REG LCFF_X33_Y14_N9 1 " "Info: 8: + IC(0.989 ns) + CELL(0.602 ns) = 9.928 ns; Loc. = LCFF_X33_Y14_N9; Fanout = 1; REG Node = 'processamento:inst24\|proc:inst17\|l1\[255\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst17|l1[255] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.658 ns ( 26.77 % ) " "Info: Total cell delay = 2.658 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.270 ns ( 73.23 % ) " "Info: Total interconnect delay = 7.270 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.928 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst17|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.928 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst17|l1[255] {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 1.142ns 2.021ns 0.989ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.544 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.602 ns) 2.544 ns VGA_SYNC:inst2\|pixel_column\[9\] 3 REG LCFF_X32_Y16_N29 2 " "Info: 3: + IC(1.013 ns) + CELL(0.602 ns) = 2.544 ns; Loc. = LCFF_X32_Y16_N29; Fanout = 2; REG Node = 'VGA_SYNC:inst2\|pixel_column\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_column[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.66 % ) " "Info: Total cell delay = 0.602 ns ( 23.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.942 ns ( 76.34 % ) " "Info: Total interconnect delay = 1.942 ns ( 76.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_column[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.544 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_column[9] {} } { 0.000ns 0.929ns 1.013ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.928 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst17|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.928 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst17|l1[255] {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 1.142ns 2.021ns 0.989ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_column[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.544 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_column[9] {} } { 0.000ns 0.929ns 1.013ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.928 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst17|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.928 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst17|l1[255] {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 1.142ns 2.021ns 0.989ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_column[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.544 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_column[9] {} } { 0.000ns 0.929ns 1.013ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { VGA_SYNC:inst2|pixel_column[9] VGA_SYNC:inst2|blue_out~1 processamento:inst24|proc:inst17|l1~1 processamento:inst24|proc:inst17|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.860 ns" { VGA_SYNC:inst2|pixel_column[9] {} VGA_SYNC:inst2|blue_out~1 {} processamento:inst24|proc:inst17|l1~1 {} processamento:inst24|proc:inst17|l1[255] {} } { 0.000ns 0.000ns 0.893ns 0.000ns } { 0.000ns 0.358ns 0.513ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.928 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst17|l1[255] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.928 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst17|l1[255] {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 1.142ns 2.021ns 0.989ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_column[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.544 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_column[9] {} } { 0.000ns 0.929ns 1.013ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 2472 " "Warning: Can't achieve minimum setup and hold requirement VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 along 2472 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "processamento:inst24\|proc:inst20\|l2\[60\] KEY\[0\] CLOCK_50 3.791 ns register " "Info: tsu for register \"processamento:inst24\|proc:inst20\|l2\[60\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 3.791 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.162 ns + Longest pin register " "Info: + Longest pin to register delay is 9.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 2061 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 2061; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 576 -80 88 592 "KEY\[1\]" "" } { 560 -80 88 576 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.681 ns) + CELL(0.521 ns) 9.066 ns processamento:inst24\|proc:inst20\|l2~60 2 COMB LCCOMB_X20_Y18_N22 1 " "Info: 2: + IC(7.681 ns) + CELL(0.521 ns) = 9.066 ns; Loc. = LCCOMB_X20_Y18_N22; Fanout = 1; COMB Node = 'processamento:inst24\|proc:inst20\|l2~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.202 ns" { KEY[0] processamento:inst24|proc:inst20|l2~60 } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.162 ns processamento:inst24\|proc:inst20\|l2\[60\] 3 REG LCFF_X20_Y18_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 9.162 ns; Loc. = LCFF_X20_Y18_N23; Fanout = 1; REG Node = 'processamento:inst24\|proc:inst20\|l2\[60\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { processamento:inst24|proc:inst20|l2~60 processamento:inst24|proc:inst20|l2[60] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 16.16 % ) " "Info: Total cell delay = 1.481 ns ( 16.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.681 ns ( 83.84 % ) " "Info: Total interconnect delay = 7.681 ns ( 83.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { KEY[0] processamento:inst24|proc:inst20|l2~60 processamento:inst24|proc:inst20|l2[60] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { KEY[0] {} KEY[0]~combout {} processamento:inst24|proc:inst20|l2~60 {} processamento:inst24|proc:inst20|l2[60] {} } { 0.000ns 0.000ns 7.681ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { -24 -840 -672 -8 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 7.752 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 7.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.521 ns) 2.834 ns inst3 3 COMB LCCOMB_X32_Y16_N26 6 " "Info: 3: + IC(1.384 ns) + CELL(0.521 ns) = 2.834 ns; Loc. = LCCOMB_X32_Y16_N26; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl inst3 } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.178 ns) 4.154 ns processamento:inst24\|inst7 4 COMB LCCOMB_X33_Y15_N10 1 " "Info: 4: + IC(1.142 ns) + CELL(0.178 ns) = 4.154 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 1; COMB Node = 'processamento:inst24\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { inst3 processamento:inst24|inst7 } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.000 ns) 6.175 ns processamento:inst24\|inst7~clkctrl 5 COMB CLKCTRL_G6 2056 " "Info: 5: + IC(2.021 ns) + CELL(0.000 ns) = 6.175 ns; Loc. = CLKCTRL_G6; Fanout = 2056; COMB Node = 'processamento:inst24\|inst7~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { processamento:inst24|inst7 processamento:inst24|inst7~clkctrl } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 7.752 ns processamento:inst24\|proc:inst20\|l2\[60\] 6 REG LCFF_X20_Y18_N23 1 " "Info: 6: + IC(0.975 ns) + CELL(0.602 ns) = 7.752 ns; Loc. = LCFF_X20_Y18_N23; Fanout = 1; REG Node = 'processamento:inst24\|proc:inst20\|l2\[60\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst20|l2[60] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 16.78 % ) " "Info: Total cell delay = 1.301 ns ( 16.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.451 ns ( 83.22 % ) " "Info: Total interconnect delay = 6.451 ns ( 83.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.752 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl inst3 processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst20|l2[60] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.752 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} inst3 {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst20|l2[60] {} } { 0.000ns 0.929ns 1.384ns 1.142ns 2.021ns 0.975ns } { 0.000ns 0.000ns 0.521ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { KEY[0] processamento:inst24|proc:inst20|l2~60 processamento:inst24|proc:inst20|l2[60] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { KEY[0] {} KEY[0]~combout {} processamento:inst24|proc:inst20|l2~60 {} processamento:inst24|proc:inst20|l2[60] {} } { 0.000ns 0.000ns 7.681ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.752 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl inst3 processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst20|l2[60] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.752 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} inst3 {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst20|l2[60] {} } { 0.000ns 0.929ns 1.384ns 1.142ns 2.021ns 0.975ns } { 0.000ns 0.000ns 0.521ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[7\] processamento:inst24\|state_machine:inst\|y.E 11.867 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[7\]\" through register \"processamento:inst24\|state_machine:inst\|y.E\" is 11.867 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { -24 -840 -672 -8 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 6.483 ns + Longest register " "Info: + Longest clock path from clock \"VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 6.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'VGA_SYNC:inst2\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.879 ns) 2.797 ns VGA_SYNC:inst2\|pixel_row\[7\] 3 REG LCFF_X31_Y17_N7 1 " "Info: 3: + IC(0.989 ns) + CELL(0.879 ns) = 2.797 ns; Loc. = LCFF_X31_Y17_N7; Fanout = 1; REG Node = 'VGA_SYNC:inst2\|pixel_row\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.455 ns) 3.640 ns VGA_SYNC:inst2\|blue_out~0 4 COMB LCCOMB_X31_Y17_N16 2 " "Info: 4: + IC(0.388 ns) + CELL(0.455 ns) = 3.640 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 2; COMB Node = 'VGA_SYNC:inst2\|blue_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.544 ns) 4.996 ns inst3 5 COMB LCCOMB_X32_Y16_N26 6 " "Info: 5: + IC(0.812 ns) + CELL(0.544 ns) = 4.996 ns; Loc. = LCCOMB_X32_Y16_N26; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA_SYNC:inst2|blue_out~0 inst3 } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 344 -824 -760 392 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.602 ns) 6.483 ns processamento:inst24\|state_machine:inst\|y.E 6 REG LCFF_X33_Y15_N3 8 " "Info: 6: + IC(0.885 ns) + CELL(0.602 ns) = 6.483 ns; Loc. = LCFF_X33_Y15_N3; Fanout = 8; REG Node = 'processamento:inst24\|state_machine:inst\|y.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { inst3 processamento:inst24|state_machine:inst|y.E } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.480 ns ( 38.25 % ) " "Info: Total cell delay = 2.480 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 61.75 % ) " "Info: Total interconnect delay = 4.003 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|state_machine:inst|y.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.483 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|state_machine:inst|y.E {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 0.885ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.526 ns + Longest register pin " "Info: + Longest register to pin delay is 7.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processamento:inst24\|state_machine:inst\|y.E 1 REG LCFF_X33_Y15_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N3; Fanout = 8; REG Node = 'processamento:inst24\|state_machine:inst\|y.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processamento:inst24|state_machine:inst|y.E } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.322 ns) 1.470 ns processamento:inst24\|ledizinhos:inst1\|Equal0~2 2 COMB LCCOMB_X33_Y15_N14 2 " "Info: 2: + IC(1.148 ns) + CELL(0.322 ns) = 1.470 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 2; COMB Node = 'processamento:inst24\|ledizinhos:inst1\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { processamento:inst24|state_machine:inst|y.E processamento:inst24|ledizinhos:inst1|Equal0~2 } "NODE_NAME" } } { "ledizinhos.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/ledizinhos.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.061 ns) + CELL(2.995 ns) 7.526 ns LEDR\[7\] 3 PIN PIN_U18 0 " "Info: 3: + IC(3.061 ns) + CELL(2.995 ns) = 7.526 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { processamento:inst24|ledizinhos:inst1|Equal0~2 LEDR[7] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 528 568 744 544 "LEDR\[9\]" "" } { 544 568 744 560 "LEDR\[8\]" "" } { 560 568 744 576 "LEDR\[7\]" "" } { 576 568 744 592 "LEDR\[6\]" "" } { 592 568 744 608 "LEDR\[5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.317 ns ( 44.07 % ) " "Info: Total cell delay = 3.317 ns ( 44.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.209 ns ( 55.93 % ) " "Info: Total interconnect delay = 4.209 ns ( 55.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { processamento:inst24|state_machine:inst|y.E processamento:inst24|ledizinhos:inst1|Equal0~2 LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { processamento:inst24|state_machine:inst|y.E {} processamento:inst24|ledizinhos:inst1|Equal0~2 {} LEDR[7] {} } { 0.000ns 1.148ns 3.061ns } { 0.000ns 0.322ns 2.995ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:inst2|pixel_row[7] VGA_SYNC:inst2|blue_out~0 inst3 processamento:inst24|state_machine:inst|y.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.483 ns" { VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} VGA_SYNC:inst2|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} VGA_SYNC:inst2|pixel_row[7] {} VGA_SYNC:inst2|blue_out~0 {} inst3 {} processamento:inst24|state_machine:inst|y.E {} } { 0.000ns 0.929ns 0.989ns 0.388ns 0.812ns 0.885ns } { 0.000ns 0.000ns 0.879ns 0.455ns 0.544ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { processamento:inst24|state_machine:inst|y.E processamento:inst24|ledizinhos:inst1|Equal0~2 LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { processamento:inst24|state_machine:inst|y.E {} processamento:inst24|ledizinhos:inst1|Equal0~2 {} LEDR[7] {} } { 0.000ns 1.148ns 3.061ns } { 0.000ns 0.322ns 2.995ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "processamento:inst24\|proc:inst18\|l2\[53\] KEY\[0\] KEY\[1\] 0.980 ns register " "Info: th for register \"processamento:inst24\|proc:inst18\|l2\[53\]\" (data pin = \"KEY\[0\]\", clock pin = \"KEY\[1\]\") is 0.980 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 7.699 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 7.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 CLK PIN_R21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 5; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 576 -80 88 592 "KEY\[1\]" "" } { 560 -80 88 576 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.879 ns) 3.733 ns processamento:inst24\|state_machine:inst\|on 2 REG LCFF_X33_Y15_N11 1 " "Info: 2: + IC(1.990 ns) + CELL(0.879 ns) = 3.733 ns; Loc. = LCFF_X33_Y15_N11; Fanout = 1; REG Node = 'processamento:inst24\|state_machine:inst\|on'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { KEY[1] processamento:inst24|state_machine:inst|on } "NODE_NAME" } } { "state_machine.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/state_machine.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 4.091 ns processamento:inst24\|inst7 3 COMB LCCOMB_X33_Y15_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 4.091 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 1; COMB Node = 'processamento:inst24\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { processamento:inst24|state_machine:inst|on processamento:inst24|inst7 } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.000 ns) 6.112 ns processamento:inst24\|inst7~clkctrl 4 COMB CLKCTRL_G6 2056 " "Info: 4: + IC(2.021 ns) + CELL(0.000 ns) = 6.112 ns; Loc. = CLKCTRL_G6; Fanout = 2056; COMB Node = 'processamento:inst24\|inst7~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { processamento:inst24|inst7 processamento:inst24|inst7~clkctrl } "NODE_NAME" } } { "processamento.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/processamento.bdf" { { 240 400 464 288 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 7.699 ns processamento:inst24\|proc:inst18\|l2\[53\] 5 REG LCFF_X33_Y11_N13 1 " "Info: 5: + IC(0.985 ns) + CELL(0.602 ns) = 7.699 ns; Loc. = LCFF_X33_Y11_N13; Fanout = 1; REG Node = 'processamento:inst24\|proc:inst18\|l2\[53\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst18|l2[53] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.703 ns ( 35.11 % ) " "Info: Total cell delay = 2.703 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.996 ns ( 64.89 % ) " "Info: Total interconnect delay = 4.996 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { KEY[1] processamento:inst24|state_machine:inst|on processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst18|l2[53] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { KEY[1] {} KEY[1]~combout {} processamento:inst24|state_machine:inst|on {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst18|l2[53] {} } { 0.000ns 0.000ns 1.990ns 0.000ns 2.021ns 0.985ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.005 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 2061 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 2061; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "proj1.bdf" "" { Schematic "C:/Users/Thiago/Desktop/Temp/projeto1/proj1.bdf" { { 576 -80 88 592 "KEY\[1\]" "" } { 560 -80 88 576 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.867 ns) + CELL(0.178 ns) 6.909 ns processamento:inst24\|proc:inst18\|l2~53 2 COMB LCCOMB_X33_Y11_N12 1 " "Info: 2: + IC(5.867 ns) + CELL(0.178 ns) = 6.909 ns; Loc. = LCCOMB_X33_Y11_N12; Fanout = 1; COMB Node = 'processamento:inst24\|proc:inst18\|l2~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.045 ns" { KEY[0] processamento:inst24|proc:inst18|l2~53 } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.005 ns processamento:inst24\|proc:inst18\|l2\[53\] 3 REG LCFF_X33_Y11_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.005 ns; Loc. = LCFF_X33_Y11_N13; Fanout = 1; REG Node = 'processamento:inst24\|proc:inst18\|l2\[53\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { processamento:inst24|proc:inst18|l2~53 processamento:inst24|proc:inst18|l2[53] } "NODE_NAME" } } { "proc.v" "" { Text "C:/Users/Thiago/Desktop/Temp/projeto1/proc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 16.25 % ) " "Info: Total cell delay = 1.138 ns ( 16.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.867 ns ( 83.75 % ) " "Info: Total interconnect delay = 5.867 ns ( 83.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { KEY[0] processamento:inst24|proc:inst18|l2~53 processamento:inst24|proc:inst18|l2[53] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { KEY[0] {} KEY[0]~combout {} processamento:inst24|proc:inst18|l2~53 {} processamento:inst24|proc:inst18|l2[53] {} } { 0.000ns 0.000ns 5.867ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { KEY[1] processamento:inst24|state_machine:inst|on processamento:inst24|inst7 processamento:inst24|inst7~clkctrl processamento:inst24|proc:inst18|l2[53] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { KEY[1] {} KEY[1]~combout {} processamento:inst24|state_machine:inst|on {} processamento:inst24|inst7 {} processamento:inst24|inst7~clkctrl {} processamento:inst24|proc:inst18|l2[53] {} } { 0.000ns 0.000ns 1.990ns 0.000ns 2.021ns 0.985ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { KEY[0] processamento:inst24|proc:inst18|l2~53 processamento:inst24|proc:inst18|l2[53] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { KEY[0] {} KEY[0]~combout {} processamento:inst24|proc:inst18|l2~53 {} processamento:inst24|proc:inst18|l2[53] {} } { 0.000ns 0.000ns 5.867ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 22:38:01 2019 " "Info: Processing ended: Thu Oct 31 22:38:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
