<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p696" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_696{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_696{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_696{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_696{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_696{left:232px;bottom:879px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_696{left:232px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t7_696{left:578px;bottom:864px;letter-spacing:-0.01px;}
#t8_696{left:679px;bottom:864px;letter-spacing:-0.06px;}
#t9_696{left:232px;bottom:846px;letter-spacing:-0.12px;word-spacing:-0.92px;}
#ta_696{left:232px;bottom:829px;letter-spacing:-0.11px;}
#tb_696{left:145px;bottom:800px;letter-spacing:-0.07px;word-spacing:-0.06px;}
#tc_696{left:232px;bottom:800px;letter-spacing:-0.12px;word-spacing:0.01px;}
#td_696{left:232px;bottom:783px;letter-spacing:-0.1px;word-spacing:0.05px;}
#te_696{left:302px;bottom:783px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tf_696{left:412px;bottom:783px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tg_696{left:145px;bottom:754px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#th_696{left:232px;bottom:754px;letter-spacing:-0.13px;}
#ti_696{left:232px;bottom:737px;letter-spacing:-0.1px;word-spacing:0.05px;}
#tj_696{left:302px;bottom:737px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tk_696{left:412px;bottom:737px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_696{left:145px;bottom:708px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#tm_696{left:232px;bottom:708px;letter-spacing:-0.11px;}
#tn_696{left:376px;bottom:710px;}
#to_696{left:477px;bottom:710px;letter-spacing:-0.04px;}
#tp_696{left:524px;bottom:708px;}
#tq_696{left:145px;bottom:679px;letter-spacing:-0.1px;word-spacing:0.06px;}
#tr_696{left:232px;bottom:679px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ts_696{left:232px;bottom:662px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tt_696{left:232px;bottom:640px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_696{left:232px;bottom:617px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_696{left:232px;bottom:594px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tw_696{left:232px;bottom:577px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tx_696{left:232px;bottom:560px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_696{left:232px;bottom:543px;letter-spacing:-0.09px;}
#tz_696{left:232px;bottom:520px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_696{left:232px;bottom:504px;letter-spacing:-0.09px;}
#t11_696{left:145px;bottom:475px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t12_696{left:232px;bottom:475px;letter-spacing:-0.1px;}
#t13_696{left:232px;bottom:452px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t14_696{left:232px;bottom:429px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t15_696{left:232px;bottom:406px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t16_696{left:232px;bottom:389px;letter-spacing:-0.1px;word-spacing:-0.73px;}
#t17_696{left:232px;bottom:372px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t18_696{left:232px;bottom:349px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t19_696{left:145px;bottom:320px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t1a_696{left:232px;bottom:320px;letter-spacing:-0.11px;}
#t1b_696{left:232px;bottom:297px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1c_696{left:529px;bottom:298px;letter-spacing:-0.24px;}
#t1d_696{left:588px;bottom:297px;}
#t1e_696{left:593px;bottom:298px;letter-spacing:-0.24px;}
#t1f_696{left:652px;bottom:297px;}
#t1g_696{left:232px;bottom:274px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1h_696{left:514px;bottom:275px;letter-spacing:-0.24px;}
#t1i_696{left:574px;bottom:274px;}
#t1j_696{left:578px;bottom:275px;letter-spacing:-0.24px;}
#t1k_696{left:638px;bottom:274px;letter-spacing:-0.07px;}
#t1l_696{left:232px;bottom:251px;letter-spacing:-0.11px;}
#t1m_696{left:232px;bottom:235px;letter-spacing:-0.1px;}
#t1n_696{left:145px;bottom:206px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1o_696{left:232px;bottom:206px;letter-spacing:-0.12px;word-spacing:-0.8px;}
#t1p_696{left:232px;bottom:189px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1q_696{left:232px;bottom:166px;letter-spacing:-0.12px;}
#t1r_696{left:232px;bottom:143px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1s_696{left:145px;bottom:114px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t1t_696{left:232px;bottom:114px;letter-spacing:-0.12px;word-spacing:-0.12px;}
#t1u_696{left:232px;bottom:97px;letter-spacing:-0.14px;word-spacing:0.05px;}

.s1_696{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_696{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_696{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_696{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s5_696{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s6_696{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_696{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_696{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts696" type="text/css" >

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg696Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg696" style="-webkit-user-select: none;"><object width="825" height="990" data="696/696.svg" type="image/svg+xml" id="pdf696" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_696" class="t s1_696">The System Control Coprocessor </span>
<span id="t2_696" class="t s2_696">B3-14 </span><span id="t3_696" class="t s1_696">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_696" class="t s2_696">ARM DDI 0100I </span>
<span id="t5_696" class="t s3_696">Two configuration bits CFGEND[1:0] define the endian model at reset as described in </span>
<span id="t6_696" class="t s3_696">Table A2-7 on page A2-35. (Previous architectures allowed an </span><span id="t7_696" class="t s4_696">IMPLEMENTATION </span><span id="t8_696" class="t s4_696">DEFINED </span>
<span id="t9_696" class="t s3_696">configuration option to pre-set or reset this bit externally, depending on the external memory </span>
<span id="ta_696" class="t s3_696">subsystem). </span>
<span id="tb_696" class="t s5_696">S (bit[8]) </span><span id="tc_696" class="t s3_696">System protection bit, supported for backwards compatibility. The effect of this bit is </span>
<span id="td_696" class="t s3_696">described in </span><span id="te_696" class="t s6_696">Access permissions </span><span id="tf_696" class="t s3_696">on page B4-8. The functionality is deprecated in ARMv6. </span>
<span id="tg_696" class="t s5_696">R (bit[9]) </span><span id="th_696" class="t s3_696">ROM protection bit, supported for backwards compatibility. The effect of this bit is </span>
<span id="ti_696" class="t s3_696">described in </span><span id="tj_696" class="t s6_696">Access permissions </span><span id="tk_696" class="t s3_696">on page B4-8. The functionality is deprecated in ARMv6. </span>
<span id="tl_696" class="t s5_696">F (bit[10]) </span><span id="tm_696" class="t s3_696">The meaning of this bit is </span><span id="tn_696" class="t s4_696">IMPLEMENTATION </span><span id="to_696" class="t s4_696">DEFINED</span><span id="tp_696" class="t s3_696">. </span>
<span id="tq_696" class="t s5_696">Z (bit[11]) </span><span id="tr_696" class="t s3_696">On ARM processors which support branch prediction, this is the enable/disable bit for </span>
<span id="ts_696" class="t s3_696">branch prediction: </span>
<span id="tt_696" class="t s3_696">0 = Program flow prediction disabled </span>
<span id="tu_696" class="t s3_696">1 = Program flow prediction enabled. </span>
<span id="tv_696" class="t s3_696">If program flow prediction cannot be disabled, this bit reads as 1 and ignores writes. </span>
<span id="tw_696" class="t s3_696">Program flow prediction includes all possible forms of speculative change of instruction </span>
<span id="tx_696" class="t s3_696">stream prediction. Examples include static prediction, dynamic prediction, and return </span>
<span id="ty_696" class="t s3_696">stacks. </span>
<span id="tz_696" class="t s3_696">On ARM processors that do not support branch prediction, this bit reads as 0 and ignores </span>
<span id="t10_696" class="t s3_696">writes. </span>
<span id="t11_696" class="t s5_696">I (bit[12]) </span><span id="t12_696" class="t s3_696">If separate L1 caches are used, this is the enable/disable bit for the L1 instruction cache: </span>
<span id="t13_696" class="t s3_696">0 = L1 instruction cache disabled </span>
<span id="t14_696" class="t s3_696">1 = L1 instruction cache enabled. </span>
<span id="t15_696" class="t s3_696">If an L1 unified cache is used or the L1 instruction cache is not implemented, this bit reads </span>
<span id="t16_696" class="t s3_696">as 0 and ignores writes. If the L1 instruction cache cannot be disabled, this bit reads as 1 and </span>
<span id="t17_696" class="t s3_696">ignores writes. </span>
<span id="t18_696" class="t s3_696">The state of this bit does not affect further levels of cache in the system. </span>
<span id="t19_696" class="t s5_696">V (bit[13]) </span><span id="t1a_696" class="t s3_696">This bit is used to select the location of the exception vectors: </span>
<span id="t1b_696" class="t s3_696">0 = Normal exception vectors selected (address range </span><span id="t1c_696" class="t v0_696 s7_696">0x00000000</span><span id="t1d_696" class="t s3_696">-</span><span id="t1e_696" class="t v0_696 s7_696">0x0000001C</span><span id="t1f_696" class="t s3_696">) </span>
<span id="t1g_696" class="t s3_696">1 = High exception vectors selected (address range </span><span id="t1h_696" class="t v0_696 s7_696">0xFFFF0000</span><span id="t1i_696" class="t s3_696">-</span><span id="t1j_696" class="t v0_696 s7_696">0xFFFF001C</span><span id="t1k_696" class="t s3_696">). </span>
<span id="t1l_696" class="t s3_696">An implementation can provide an input signal that determines the state of this bit after </span>
<span id="t1m_696" class="t s3_696">reset. </span>
<span id="t1n_696" class="t s5_696">RR (bit[14]) </span><span id="t1o_696" class="t s3_696">If the cache allows an alternative replacement strategy to be used that has a more predictable </span>
<span id="t1p_696" class="t s3_696">performance, this bit selects it: </span>
<span id="t1q_696" class="t s3_696">0 = Normal replacement strategy (for example, random replacement) </span>
<span id="t1r_696" class="t s3_696">1 = Predictable strategy (for example, round-robin replacement). </span>
<span id="t1s_696" class="t s5_696">L4 (bit[15]) </span><span id="t1t_696" class="t s3_696">This bit inhibits ARMv5T Thumb interworking behavior when set. It stops bit[0] updating </span>
<span id="t1u_696" class="t s3_696">the CPSR T-bit. The disable feature is deprecated in ARMv6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
