Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug 23 09:55:29 2023
| Host         : CD-135239 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FEB_control_sets_placed.rpt
| Design       : FEB
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   696 |
|    Minimum number of control sets                        |   643 |
|    Addition due to synthesis replication                 |    53 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1837 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   696 |
| >= 0 to < 4        |    38 |
| >= 4 to < 6        |   203 |
| >= 6 to < 8        |    51 |
| >= 8 to < 10       |    50 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    50 |
| >= 14 to < 16      |     8 |
| >= 16              |   275 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11664 |         2987 |
| No           | No                    | Yes                    |             418 |          146 |
| No           | Yes                   | No                     |            1719 |          676 |
| Yes          | No                    | No                     |            3771 |         1054 |
| Yes          | No                    | Yes                    |             992 |          331 |
| Yes          | Yes                   | No                     |            1551 |          439 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                            |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                       | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                      |                1 |              1 |         1.00 |
|  PLL/inst/SysClk                                                    | CpldRst_IBUF                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                       | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                      |                1 |              1 |         1.00 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                        | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                      |                1 |              1 |         1.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                      | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                   | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                    | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                  |                1 |              1 |         1.00 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                   | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                  |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                           | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                           | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  PLL/inst/Clk_100MHz                                                | DACControl/AFECS[1]_i_1_n_0                                                                                                                                                                                                                                  | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                         | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                           |                2 |              3 |         1.50 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                           |                2 |              3 |         1.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                   | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                    |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                    | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                               |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                               | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                |                1 |              4 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                 | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                       | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                           | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                     | DDR/ila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                               |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                  | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                           |                3 |              4 |         1.33 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ctl_lane_cnt_0                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                            |                3 |              4 |         1.33 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_200MHz                                                | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                            | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                    |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                          |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                             |                1 |              4 |         4.00 |
|  PLL/inst/SysClk                                                    | AFE_DataPath_inst/ADCSmplCntReg0                                                                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  PLL/inst/SysClk                                                    | Trigger_logic/FMRx1/sel                                                                                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                          |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                      | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                         | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                         | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                    |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                      | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                           |                3 |              4 |         1.33 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                       |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                          |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/buttons/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                  | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                            |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                 | DDR/testila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | OneWire/TempCtrl0                                                                                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | uC_to_LVDSTX/FMTx/FM_Encode.TxBtCnt[3]_i_1_n_0                                                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                              |                2 |              5 |         2.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                        |                2 |              5 |         2.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              5 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Pad_Avg_Count[1][4]_i_1_n_0                                                                                                                                                                                                | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                        | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                           |                4 |              5 |         1.25 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                 |                2 |              5 |         2.50 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Pad_Avg_Count[0][4]_i_1_n_0                                                                                                                                                                                                | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                            | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                      |                2 |              5 |         2.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                               |                3 |              5 |         1.67 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                         |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  PLL/inst/SysClk                                                    | Trigger_logic/FMRx1/FM_Decode.RxBtCnt[4]_i_1_n_0                                                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  PLL/inst/SysClk                                                    | DDR/buttons/inst/DECODER_INST/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  PLL/inst/SysClk                                                    | DDR/buttons/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                | DDR/buttons/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                      | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                |                2 |              5 |         2.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                        | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                          |                1 |              5 |         5.00 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/buttons/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  PLL/inst/Clk_100MHz                                                | DACControl/BitCount[4]_i_1_n_0                                                                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  PLL/inst/Clk_100MHz                                                | DACControl/FSM_onehot_OD_Write[4]_i_1_n_0                                                                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                  | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                 | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                           |                2 |              5 |         2.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                  | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/buttons/inst/PROBE_OUT_ALL_INST/Read_int_i_3_0                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                  | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                  | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                  | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                  | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                  | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  PLL/inst/Clk_200MHz                                                |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                          | DDR/testila/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                           |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                       | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                 | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                  |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                4 |              6 |         1.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                                     |                2 |              6 |         3.00 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                      |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                    |                1 |              6 |         6.00 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                         | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                      |                1 |              6 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                 | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                           |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                   |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                           |                1 |              6 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                          | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                           |                4 |              6 |         1.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                    | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                       | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                               | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                           |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                           | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                           |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                              |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                      | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                           |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_53_out                                                                                                    | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                           |                1 |              6 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                      | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                           |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                           | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                           |                1 |              6 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                            | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                       |                2 |              6 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                      | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                           |                1 |              6 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                      | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                           |                1 |              6 |         6.00 |
|  PLL/inst/Clk_100MHz                                                | CpldRst_IBUF                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                   | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                           |                3 |              6 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                         | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                           |                1 |              6 |         6.00 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                   | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                            |                4 |              6 |         1.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__0__5_n_0 | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                        |                1 |              6 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__0__0_n_0 | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                        |                1 |              6 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                           | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                              |                2 |              6 |         3.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                           | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                            | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                           |                3 |              6 |         2.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                        | DDR/testila/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                             |                2 |              7 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                            | DDR/ila/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                  |                2 |              7 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                            | DDR/ila/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                 |                3 |              7 |         2.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                        | DDR/testila/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                        | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  PLL/inst/SysClk                                                    | AFE_DataPath_inst/PipelineSet0                                                                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                       | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                       | DDR/ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                               |                2 |              8 |         4.00 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                   | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                |                2 |              8 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | OneWire/OneWBitCount[7]_i_1_n_0                                                                                                                                                                                                                              | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  PLL/inst/Clk_100MHz                                                | OneWire/OneWWrtByte[7]_i_1_n_0                                                                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  PLL/inst/Clk_100MHz                                                | OneWire/OneWWrtByte1                                                                                                                                                                                                                                         | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                   | DDR/testila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                        |                3 |              8 |         2.67 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                        |                3 |              8 |         2.67 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                     |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                           |                3 |              8 |         2.67 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0         | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0            | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0         | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0         | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                          | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0         | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                        |                3 |              8 |         2.67 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0         | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                        |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | DDR/testila/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                         |                2 |              9 |         4.50 |
|  PLL/inst/Clk_100MHz                                                | DACControl/uSecCounter[8]_i_1_n_0                                                                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  PLL/inst/Clk_100MHz                                                | OneWire/OneWTimer0__0                                                                                                                                                                                                                                        | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                 | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                          |                2 |              9 |         4.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                      | DDR/ila/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                             |                2 |              9 |         4.50 |
|  PLL/inst/SysClk                                                    | Trigger_logic/LEDTime0                                                                                                                                                                                                                                       | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  PLL/inst/SysClk                                                    | Trigger_logic/TurnOffTime0                                                                                                                                                                                                                                   | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  PLL/inst/SysClk                                                    | Trigger_logic/TurnOnTime0                                                                                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                 |                3 |              9 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                          |                3 |              9 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                           |                4 |              9 |         2.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  PLL/inst/SysClk                                                    | AFE_DataPath_inst/ControllerNo0                                                                                                                                                                                                                              | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                6 |             10 |         1.67 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                       | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                |                2 |             10 |         5.00 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                       | DDR/testila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                           | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                    |                2 |             10 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                                 |                5 |             10 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                           | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                           |                4 |             10 |         2.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/buttons/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                    |                3 |             10 |         3.33 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                        |                5 |             10 |         2.00 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                           | DDR/ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                    |                9 |             10 |         1.11 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                        |                2 |             10 |         5.00 |
|  PLL/inst/Clk_200MHz                                                | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                         |                3 |             11 |         3.67 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                               | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                          |                5 |             11 |         2.20 |
|  PLL/inst/Clk_100MHz                                                | ADC_Mux/MuxEn[3]_i_1_n_0                                                                                                                                                                                                                                     | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].IntTrgThresh_reg[1][2]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].Ped_Reg[1][2][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].Ped_Reg[1][3][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].Ped_Reg[1][4][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].IntTrgThresh_reg[1][4]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].IntTrgThresh_reg[1][5]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].Ped_Reg[1][5][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].Ped_Reg[1][6][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg[1][7][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_7                             |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg[0][2][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].IntTrgThresh_reg[0][2]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                7 |             12 |         1.71 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].IntTrgThresh_reg[0][3]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].Ped_Reg[0][4][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh_reg[0][4]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].Ped_Reg[0][5][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].IntTrgThresh_reg[0][5]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].Ped_Reg[0][6][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].IntTrgThresh_reg[0][6]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].IntTrgThresh_reg[0][7]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].IntTrgThresh_reg[1][0]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                      | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                          |                5 |             12 |         2.40 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].IntTrgThresh_reg[1][1]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].Ped_Reg[1][1][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh_reg[0][0]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].Ped_Reg[0][0][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].IntTrgThresh_reg[0][1]0                                                                                                                                                                                 | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].Ped_Reg[0][1][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                           |                4 |             12 |         3.00 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  PLL/inst/Clk_200MHz                                                | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                    | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                    |                4 |             12 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                    | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                           |                3 |             12 |         4.00 |
|  PLL/inst/SysClk                                                    | Trigger_logic/FMRx1/E[1]                                                                                                                                                                                                                                     | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  PLL/inst/SysClk                                                    | AFE_DataPath_inst/BeamOnLength0                                                                                                                                                                                                                              | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  PLL/inst/SysClk                                                    | AFE_DataPath_inst/BeamOffLength0                                                                                                                                                                                                                             | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].Ped_Reg[0][7][11]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  PLL/inst/Clk_100MHz                                                | DACControl/BiasActual[0]_5                                                                                                                                                                                                                                   | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DACControl/BiasActual[1]_4                                                                                                                                                                                                                                   | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DACControl/BiasTarget[0][11]_i_1_n_0                                                                                                                                                                                                                         | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  PLL/inst/Clk_100MHz                                                | DACControl/BiasTarget_reg[1]0                                                                                                                                                                                                                                | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  PLL/inst/Clk_100MHz                                                | uAddrReg0                                                                                                                                                                                                                                                    | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                  |                3 |             12 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                  |                3 |             12 |         4.00 |
|  PLL/inst/Clk_200MHz                                                |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                    |                3 |             13 |         4.33 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].Ped_Reg[1][0][13]_i_1_n_0                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                        |                5 |             14 |         2.80 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                5 |             14 |         2.80 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                             |                4 |             14 |         3.50 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  PLL/inst/Clk_200MHz                                                |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                           |                3 |             15 |         5.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                           |               12 |             15 |         1.25 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[3]_0[0]                                                                                                                |                5 |             15 |         3.00 |
|  HF_PLL/inst/Clk_80MHz                                              | AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1]0                                                                                                                                                                                                            | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | uControllerRegister/p_0_in[15]                                                                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                         | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                        |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                    |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | uC_to_LVDSTX/FMTx/TxShft[15]_i_1_n_0                                                                                                                                                                                                                         | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/buttons/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                          | DDR/buttons/inst/DECODER_INST/SR[0]                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  PLL/inst/Clk_100MHz                                                | DDR/buttons/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  PLL/inst/Clk_100MHz                                                | DACControl/AFERdReg0                                                                                                                                                                                                                                         | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR3_wrt_data[127]_i_2_n_0                                                                                                                                                                                                                               | DDR/DDR3_wrt_mask[15]_i_1_n_0                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                           | uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                             |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                  | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                3 |             16 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  PLL/inst/Clk_100MHz                                                | uControllerRegister/p_0_in[31]                                                                                                                                                                                                                               | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             16 |         2.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                        |                4 |             16 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PLL/inst/SysClk                                                    | DDR/ila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  PLL/inst/SysClk                                                    | DDR/testila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                              |               13 |             17 |         1.31 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                    | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                         |                5 |             20 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                        | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                        |                4 |             20 |         5.00 |
|  PLL/inst/Clk_100MHz                                                | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                  | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                6 |             20 |         3.33 |
|  PLL/inst/Clk_100MHz                                                | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                      | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                        |                4 |             20 |         5.00 |
|  PLL/inst/Clk_100MHz                                                | uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           | uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                             |                5 |             20 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                             | uControllerRegister/AFE_DEBUG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                             |                4 |             20 |         5.00 |
|  PLL/inst/Clk_100MHz                                                | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                    | uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                    |                5 |             20 |         4.00 |
|  HF_PLL/inst/Clk_80MHz                                              |                                                                                                                                                                                                                                                              | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                7 |             21 |         3.00 |
|  PLL/inst/SysClk                                                    | Trigger_logic/FMRx1/E[0]                                                                                                                                                                                                                                     | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                9 |             21 |         2.33 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                           |               12 |             22 |         1.83 |
|  PLL/inst/SysClk                                                    | Trigger_logic/FMRx1/p_10_in                                                                                                                                                                                                                                  | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  PLL/inst/Clk_100MHz                                                | DACControl/DACShift                                                                                                                                                                                                                                          | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                           |                8 |             24 |         3.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                               |               12 |             25 |         2.08 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                          |                7 |             26 |         3.71 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                |                8 |             26 |         3.25 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                     | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  PLL/inst/Clk_100MHz                                                | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                      | DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                        |               10 |             28 |         2.80 |
|  PLL/inst/Clk_100MHz                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                           |               11 |             29 |         2.64 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                             | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                |                8 |             30 |         3.75 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |               11 |             31 |         2.82 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                         |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  PLL/inst/Clk_100MHz                                                | CpldCS_IBUF                                                                                                                                                                                                                                                  | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | uControllerRegister/sel                                                                                                                                                                                                                                      | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                          |               10 |             32 |         3.20 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                           |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR3_cmd[2]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             35 |         2.19 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                           |               17 |             43 |         2.53 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                           |               24 |             45 |         1.88 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                          |               15 |             45 |         3.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_9                             |                                                                                                                                                                                                                                         |                6 |             48 |         8.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                           |               20 |             48 |         2.40 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             49 |         2.88 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              | DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                          |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               18 |             49 |         2.72 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             53 |         3.53 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             53 |         3.79 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                      |               16 |             58 |         3.62 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                      |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_8                             |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                             |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | DDR/testila/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                      |               18 |             66 |         3.67 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                          |               16 |             66 |         4.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             67 |         3.05 |
|  PLL/inst/Clk_100MHz                                                | OneWire/TempDat[71]_i_1_n_0                                                                                                                                                                                                                                  | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |               30 |             72 |         2.40 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              | DDR/ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |               30 |             78 |         2.60 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_3                 |                                                                                                                                                                                                                                         |               12 |             92 |         7.67 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                             |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                   |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                             |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               30 |            103 |         3.43 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR3_wrt_data[127]_i_2_n_0                                                                                                                                                                                                                               | DDR/DDR3_wrt_data[127]_i_1_n_0                                                                                                                                                                                                          |               36 |            128 |         3.56 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/FSM_onehot_DDR_FSM_state_reg_n_0_[5]                                                                                                                                                                                                                     | DDR/FSM_onehot_DDR_FSM_state_reg_n_0_[0]                                                                                                                                                                                                |               32 |            128 |         4.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                          |                                                                                                                                                                                                                                         |               40 |            144 |         3.60 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               36 |            145 |         4.03 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               36 |            145 |         4.03 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               37 |            145 |         3.92 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               37 |            145 |         3.92 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               37 |            145 |         3.92 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               37 |            145 |         3.92 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               35 |            145 |         4.14 |
|  PLL/inst/Clk_100MHz                                                | DDR/ila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               38 |            145 |         3.82 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               37 |            145 |         3.92 |
|  PLL/inst/Clk_100MHz                                                | DDR/testila/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               36 |            145 |         4.03 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              | AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst                                                                                                                                                                                             |               60 |            155 |         2.58 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                       |                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK | DDR/DDR_Controller/u_DDR3LController_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |              543 |           1823 |         3.36 |
|  PLL/inst/Clk_100MHz                                                |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |             1215 |           4472 |         3.68 |
|  PLL/inst/SysClk                                                    |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |             1204 |           6075 |         5.05 |
+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


