INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Schifman Ben/Documents/UofA/Senior 2016-2017/Fall 2016/574 ECE/Assignments/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Schifman Ben/Documents/UofA/Senior 2016-2017/Fall 2016/574 ECE/Assignments/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/Assignment1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Assignment1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Schifman Ben/Documents/UofA/Senior 2016-2017/Fall 2016/574 ECE/Assignments/Assignment1/Assignment1/Assignment1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
