# 100DaysOfRTL

- Icarus Verilog for simulation
  - 0.9.7 for Verilog
  - 0.10.0 for System Verilog
- Yosys for synthesis

| Day    | Circuit                                                 | Link                             |
|:------:|:-------------------------------------------------------:|:--------------------------------:|
|Day 1   | RTL MUX 2to1                                            |https://edaplayground.com/x/eS2M  |
|Day 1   | RTL MUX 4to1                                            |https://edaplayground.com/x/Kbks  |
|Day 2   | RTL Ripple Carry Adder                                  |https://edaplayground.com/x/eBYn  |
|Day 3   | RTL No reset/Sync reset/Async reset D Flip Flop         |https://edaplayground.com/x/J_3r  |
|Day 4   | RTL Edge detector                                       |https://edaplayground.com/x/iZmx  |
|Day 5   | RTL Shift register: SIPO                                |https://edaplayground.com/x/rzhy  |
|Day 6   | RTL 8-bit Even Counter                                  |https://edaplayground.com/x/KfsC  |
|Day 7   | RTL Sequence Detector                             |https://edaplayground.com/x/Kgd4  |
|Day 8   | RTL Clock Divider by 4                                  |https://edaplayground.com/x/QC9A  |

