--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Dan/FPGA_FPU/ise_project_fpu/iseconfig/filter.filter -intstyle ise -e 3 -a
-s 5 -n 3 -xml Top_Module.twx Top_Module.ncd -o Top_Module.twr Top_Module.pcf
-ucf ise_project_1.ucf

Design file:              Top_Module.ncd
Physical constraint file: Top_Module.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2011-02-03)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 16858492299677260000000 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  71.929ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.693ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 248 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  16.395ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default period analysis for net "XLXI_162/clk100" 

 58 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.060ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default period analysis for net "XLXI_162/clk100_90" 

 94 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.767ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
E_RXD<0>    |    0.447(R)|    0.766(R)|clk_BUFGP         |   0.000|
E_RXD<1>    |   -0.147(R)|    1.242(R)|clk_BUFGP         |   0.000|
E_RXD<2>    |    0.386(R)|    0.812(R)|clk_BUFGP         |   0.000|
E_RXD<3>    |    0.583(R)|    0.654(R)|clk_BUFGP         |   0.000|
E_RX_CLK    |    0.384(R)|    0.816(R)|clk_BUFGP         |   0.000|
E_RX_DV     |    0.693(R)|    0.572(R)|clk_BUFGP         |   0.000|
E_RX_ER     |    0.108(R)|    1.035(R)|clk_BUFGP         |   0.000|
E_TX_CLK    |   -0.147(R)|    1.240(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
E_TXD<0>    |   15.688(R)|clk_BUFGP         |   0.000|
E_TXD<1>    |   16.395(R)|clk_BUFGP         |   0.000|
E_TXD<2>    |   15.677(R)|clk_BUFGP         |   0.000|
E_TXD<3>    |   15.089(R)|clk_BUFGP         |   0.000|
E_TX_EN     |   13.070(R)|clk_BUFGP         |   0.000|
XLXN_270    |   14.645(R)|clk_BUFGP         |   0.000|
XLXN_401    |   14.387(R)|clk_BUFGP         |   0.000|
a_clk       |   12.940(R)|clk_BUFGP         |   0.000|
a_cs<0>     |    9.139(R)|clk_BUFGP         |   0.000|
a_cs<1>     |    9.006(R)|clk_BUFGP         |   0.000|
a_cs<2>     |    9.005(R)|clk_BUFGP         |   0.000|
a_sdi       |    9.595(R)|clk_BUFGP         |   0.000|
led0        |   16.016(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   71.929|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16858492299677260000000 paths, 0 nets, and 15623 connections

Design statistics:
   Minimum period:  71.929ns   (Maximum frequency:  13.903MHz)
   Minimum input required time before clock:   0.693ns
   Maximum output delay after clock:  16.395ns


Analysis completed Thu Mar 26 17:47:41 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



