Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jun 17 12:00:56 2022
| Host         : DESKTOP-D4Q528Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_TOP_timing_summary_routed.rpt -pb HDMI_TOP_timing_summary_routed.pb -rpx HDMI_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_TOP
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4202)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (426)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4202)
---------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sx_reg[9]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_flip_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy1/sprite_x_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_flip_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gfx_inst/enemy2/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_flip_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy3/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_1_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_2_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_3_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_1/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_2/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/enemy_projectile_3/sprite_y_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_x_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gfx_inst/pro_1/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_flip_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gfx_inst/sprite_compositor_1/sprite_x_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (426)
--------------------------------------------------
 There are 426 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.342        0.000                      0                 6943        0.019        0.000                      0                 6943        0.538        0.000                       0                  2844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.467        0.000                      0                 6813        0.019        0.000                      0                 6813        3.750        0.000                       0                  2755  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_1x_pre        1.342        0.000                      0                  130        0.179        0.000                      0                  130        6.234        0.000                       0                    76  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 2.867ns (35.567%)  route 5.194ns (64.433%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.263    11.092    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X29Y76         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.510    12.689    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X29Y76         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X29Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.559    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 2.867ns (35.567%)  route 5.194ns (64.433%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.263    11.092    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X29Y76         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.510    12.689    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X29Y76         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X29Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.559    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.867ns (35.645%)  route 5.176ns (64.355%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.246    11.074    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.508    12.687    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.867ns (35.645%)  route 5.176ns (64.355%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.246    11.074    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.508    12.687    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.867ns (35.645%)  route 5.176ns (64.355%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.246    11.074    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.508    12.687    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.867ns (35.645%)  route 5.176ns (64.355%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.246    11.074    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.508    12.687    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.867ns (35.645%)  route 5.176ns (64.355%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.246    11.074    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.508    12.687    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.867ns (35.645%)  route 5.176ns (64.355%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.246    11.074    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.508    12.687    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[7]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 2.867ns (35.645%)  route 5.176ns (64.355%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.246    11.074    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.508    12.687    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[8]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.557    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.950ns  (logic 2.867ns (36.063%)  route 5.083ns (63.937%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.607     7.088    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.212 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.212    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.725 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.725    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.842 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.842    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.871     8.942    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp0_out
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.310     9.252 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.453     9.704    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.828 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.152    10.981    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X33Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.464    12.643    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    12.513    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  1.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.076%)  route 0.202ns (58.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.545     0.881    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X48Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/Q
                         net (fo=1, routed)           0.202     1.224    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[22]
    SLICE_X52Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.808     1.174    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[22]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.066     1.205    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.974%)  route 0.203ns (59.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.545     0.881    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X48Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]/Q
                         net (fo=1, routed)           0.203     1.225    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[30]
    SLICE_X52Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.807     1.173    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[30]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.066     1.204    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.686%)  route 0.180ns (52.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.546     0.882    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X42Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/Q
                         net (fo=1, routed)           0.180     1.226    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[6]
    SLICE_X50Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.808     1.174    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X50Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.063     1.202    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.948%)  route 0.171ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.544     0.880    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X46Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/Q
                         net (fo=1, routed)           0.171     1.215    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[3]
    SLICE_X50Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.805     1.171    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[3]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.052     1.188    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.143%)  route 0.219ns (60.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.542     0.878    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]/Q
                         net (fo=1, routed)           0.219     1.238    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[31]
    SLICE_X52Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.804     1.170    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.072     1.207    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.078%)  route 0.220ns (60.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.545     0.881    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X48Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/Q
                         net (fo=1, routed)           0.220     1.241    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[26]
    SLICE_X52Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.808     1.174    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.070     1.209    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.542     0.878    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/Q
                         net (fo=1, routed)           0.215     1.234    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[27]
    SLICE_X52Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.804     1.170    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[27]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.066     1.201    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.649%)  route 0.224ns (61.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.545     0.881    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X48Y72         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/Q
                         net (fo=1, routed)           0.224     1.245    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[2]
    SLICE_X52Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.808     1.174    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y71         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[2]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.072     1.211    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.303%)  route 0.218ns (60.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.543     0.879    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[5]/Q
                         net (fo=1, routed)           0.218     1.237    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[5]
    SLICE_X50Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.805     1.171    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.063     1.199    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.555%)  route 0.225ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.544     0.880    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X47Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/Q
                         net (fo=1, routed)           0.225     1.245    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[19]
    SLICE_X51Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.805     1.171    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X51Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[19]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.070     1.206    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y69    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y69    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y69    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y86    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y86    design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        1.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.990ns  (logic 3.526ns (29.407%)  route 8.464ns (70.593%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.574ns = ( 20.042 - 13.468 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.974     7.105    display_timings_inst/CLK
    SLICE_X98Y111        FDRE                                         r  display_timings_inst/o_sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.518     7.623 r  display_timings_inst/o_sx_reg[5]/Q
                         net (fo=114, routed)         1.587     9.210    display_timings_inst/o_sx_reg[15]_0[5]
    SLICE_X106Y100       LUT4 (Prop_lut4_I0_O)        0.124     9.334 r  display_timings_inst/player_attacked_reg_i_405/O
                         net (fo=1, routed)           0.000     9.334    display_timings_inst/player_attacked_reg_i_405_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.884 r  display_timings_inst/player_attacked_reg_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.884    display_timings_inst/player_attacked_reg_i_354_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  display_timings_inst/player_attacked_reg_i_284/CO[3]
                         net (fo=1, routed)           0.000     9.998    display_timings_inst/player_attacked_reg_i_284_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  display_timings_inst/player_attacked_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    10.112    display_timings_inst/player_attacked_reg_i_210_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.383 r  display_timings_inst/player_attacked_reg_i_135/CO[0]
                         net (fo=1, routed)           0.955    11.337    display_timings_inst/player_attacked_reg_i_135_n_3
    SLICE_X105Y106       LUT4 (Prop_lut4_I3_O)        0.373    11.710 f  display_timings_inst/player_attacked_reg_i_86/O
                         net (fo=1, routed)           0.149    11.859    gfx_inst/enemy_projectile_1/player_attacked_reg_i_9_0
    SLICE_X105Y106       LUT4 (Prop_lut4_I2_O)        0.124    11.983 f  gfx_inst/enemy_projectile_1/player_attacked_reg_i_37/O
                         net (fo=2, routed)           0.771    12.755    gfx_inst/enemy_projectile_3/player_attacked_reg_i_2
    SLICE_X100Y106       LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  gfx_inst/enemy_projectile_3/player_attacked_reg_i_9/O
                         net (fo=11, routed)          0.959    13.838    gfx_inst/enemy_projectile_3/o_sx_reg[2]
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124    13.962 r  gfx_inst/enemy_projectile_3/bias[1]_i_8/O
                         net (fo=16, routed)          1.274    15.235    gfx_inst/enemy3/bias[2]_i_5__0
    SLICE_X110Y120       LUT2 (Prop_lut2_I1_O)        0.150    15.385 r  gfx_inst/enemy3/o_tmds[8]_i_6/O
                         net (fo=3, routed)           0.460    15.845    display_timings_inst/o_tmds_reg[5]
    SLICE_X110Y121       LUT6 (Prop_lut6_I5_O)        0.332    16.177 r  display_timings_inst/bias[2]_i_5__0/O
                         net (fo=23, routed)          0.835    17.013    gfx_inst/pro_1/green[2]
    SLICE_X110Y126       LUT2 (Prop_lut2_I1_O)        0.124    17.137 r  gfx_inst/pro_1/bias[1]_i_5__0/O
                         net (fo=3, routed)           0.860    17.996    gfx_inst/pro_1/bias[1]_i_5__0_n_0
    SLICE_X110Y126       LUT4 (Prop_lut4_I3_O)        0.152    18.148 r  gfx_inst/pro_1/bias[1]_i_3__0/O
                         net (fo=1, routed)           0.615    18.763    HDMI_out/encode_ch1/bias_reg[1]_1
    SLICE_X110Y126       LUT6 (Prop_lut6_I3_O)        0.332    19.095 r  HDMI_out/encode_ch1/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.095    HDMI_out/encode_ch1/bias[1]_i_1__0_n_0
    SLICE_X110Y126       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.845    20.042    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X110Y126       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[1]/C
                         clock pessimism              0.534    20.576    
                         clock uncertainty           -0.168    20.407    
    SLICE_X110Y126       FDRE (Setup_fdre_C_D)        0.029    20.436    HDMI_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         20.436    
                         arrival time                         -19.095    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.964ns  (logic 3.290ns (27.499%)  route 8.674ns (72.501%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=3 LUT6=5)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.574ns = ( 20.042 - 13.468 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.974     7.105    display_timings_inst/CLK
    SLICE_X98Y111        FDRE                                         r  display_timings_inst/o_sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.518     7.623 r  display_timings_inst/o_sx_reg[5]/Q
                         net (fo=114, routed)         1.587     9.210    display_timings_inst/o_sx_reg[15]_0[5]
    SLICE_X106Y100       LUT4 (Prop_lut4_I0_O)        0.124     9.334 r  display_timings_inst/player_attacked_reg_i_405/O
                         net (fo=1, routed)           0.000     9.334    display_timings_inst/player_attacked_reg_i_405_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.884 r  display_timings_inst/player_attacked_reg_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.884    display_timings_inst/player_attacked_reg_i_354_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  display_timings_inst/player_attacked_reg_i_284/CO[3]
                         net (fo=1, routed)           0.000     9.998    display_timings_inst/player_attacked_reg_i_284_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  display_timings_inst/player_attacked_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    10.112    display_timings_inst/player_attacked_reg_i_210_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.383 r  display_timings_inst/player_attacked_reg_i_135/CO[0]
                         net (fo=1, routed)           0.955    11.337    display_timings_inst/player_attacked_reg_i_135_n_3
    SLICE_X105Y106       LUT4 (Prop_lut4_I3_O)        0.373    11.710 f  display_timings_inst/player_attacked_reg_i_86/O
                         net (fo=1, routed)           0.149    11.859    gfx_inst/enemy_projectile_1/player_attacked_reg_i_9_0
    SLICE_X105Y106       LUT4 (Prop_lut4_I2_O)        0.124    11.983 f  gfx_inst/enemy_projectile_1/player_attacked_reg_i_37/O
                         net (fo=2, routed)           0.771    12.755    gfx_inst/enemy_projectile_3/player_attacked_reg_i_2
    SLICE_X100Y106       LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  gfx_inst/enemy_projectile_3/player_attacked_reg_i_9/O
                         net (fo=11, routed)          0.959    13.838    gfx_inst/enemy_projectile_3/o_sx_reg[2]
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124    13.962 r  gfx_inst/enemy_projectile_3/bias[1]_i_8/O
                         net (fo=16, routed)          1.274    15.235    gfx_inst/enemy3/bias[2]_i_5__0
    SLICE_X110Y120       LUT2 (Prop_lut2_I1_O)        0.150    15.385 r  gfx_inst/enemy3/o_tmds[8]_i_6/O
                         net (fo=3, routed)           0.606    15.991    display_timings_inst/o_tmds_reg[5]
    SLICE_X110Y121       LUT6 (Prop_lut6_I5_O)        0.332    16.323 r  display_timings_inst/o_tmds[6]_i_3/O
                         net (fo=24, routed)          0.927    17.250    display_timings_inst/green[1]
    SLICE_X110Y128       LUT2 (Prop_lut2_I0_O)        0.124    17.374 r  display_timings_inst/bias[4]_i_10/O
                         net (fo=1, routed)           0.642    18.016    HDMI_out/encode_ch1/bias_reg[4]_3
    SLICE_X110Y128       LUT6 (Prop_lut6_I2_O)        0.124    18.140 r  HDMI_out/encode_ch1/bias[4]_i_3/O
                         net (fo=1, routed)           0.805    18.945    HDMI_out/encode_ch1/bias[4]_i_3_n_0
    SLICE_X109Y128       LUT6 (Prop_lut6_I1_O)        0.124    19.069 r  HDMI_out/encode_ch1/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    19.069    HDMI_out/encode_ch1/bias[4]_i_1_n_0
    SLICE_X109Y128       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.845    20.042    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X109Y128       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.534    20.576    
                         clock uncertainty           -0.168    20.407    
    SLICE_X109Y128       FDRE (Setup_fdre_C_D)        0.029    20.436    HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.436    
                         arrival time                         -19.069    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/o_tmds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.896ns  (logic 3.520ns (29.589%)  route 8.376ns (70.411%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.974     7.105    display_timings_inst/CLK
    SLICE_X98Y111        FDRE                                         r  display_timings_inst/o_sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.518     7.623 r  display_timings_inst/o_sx_reg[5]/Q
                         net (fo=114, routed)         1.587     9.210    display_timings_inst/o_sx_reg[15]_0[5]
    SLICE_X106Y100       LUT4 (Prop_lut4_I0_O)        0.124     9.334 r  display_timings_inst/player_attacked_reg_i_405/O
                         net (fo=1, routed)           0.000     9.334    display_timings_inst/player_attacked_reg_i_405_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.884 r  display_timings_inst/player_attacked_reg_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.884    display_timings_inst/player_attacked_reg_i_354_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  display_timings_inst/player_attacked_reg_i_284/CO[3]
                         net (fo=1, routed)           0.000     9.998    display_timings_inst/player_attacked_reg_i_284_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  display_timings_inst/player_attacked_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    10.112    display_timings_inst/player_attacked_reg_i_210_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.383 r  display_timings_inst/player_attacked_reg_i_135/CO[0]
                         net (fo=1, routed)           0.955    11.337    display_timings_inst/player_attacked_reg_i_135_n_3
    SLICE_X105Y106       LUT4 (Prop_lut4_I3_O)        0.373    11.710 f  display_timings_inst/player_attacked_reg_i_86/O
                         net (fo=1, routed)           0.149    11.859    gfx_inst/enemy_projectile_1/player_attacked_reg_i_9_0
    SLICE_X105Y106       LUT4 (Prop_lut4_I2_O)        0.124    11.983 f  gfx_inst/enemy_projectile_1/player_attacked_reg_i_37/O
                         net (fo=2, routed)           0.771    12.755    gfx_inst/enemy_projectile_3/player_attacked_reg_i_2
    SLICE_X100Y106       LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  gfx_inst/enemy_projectile_3/player_attacked_reg_i_9/O
                         net (fo=11, routed)          0.959    13.838    gfx_inst/enemy_projectile_3/o_sx_reg[2]
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124    13.962 r  gfx_inst/enemy_projectile_3/bias[1]_i_8/O
                         net (fo=16, routed)          1.274    15.235    gfx_inst/enemy3/bias[2]_i_5__0
    SLICE_X110Y120       LUT2 (Prop_lut2_I1_O)        0.150    15.385 r  gfx_inst/enemy3/o_tmds[8]_i_6/O
                         net (fo=3, routed)           0.606    15.991    display_timings_inst/o_tmds_reg[5]
    SLICE_X110Y121       LUT6 (Prop_lut6_I5_O)        0.332    16.323 r  display_timings_inst/o_tmds[6]_i_3/O
                         net (fo=24, routed)          1.155    17.478    display_timings_inst/green[1]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.152    17.630 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=1, routed)           0.578    18.208    HDMI_out/encode_ch1/o_tmds_reg[7]_1
    SLICE_X110Y128       LUT5 (Prop_lut5_I2_O)        0.326    18.534 r  HDMI_out/encode_ch1/o_tmds[7]_i_3__0/O
                         net (fo=1, routed)           0.343    18.877    display_timings_inst/o_tmds_reg[7]_0
    SLICE_X111Y128       LUT5 (Prop_lut5_I3_O)        0.124    19.001 r  display_timings_inst/o_tmds[7]_i_1__0/O
                         net (fo=1, routed)           0.000    19.001    HDMI_out/encode_ch1/o_tmds_reg[7]_0
    SLICE_X111Y128       FDRE                                         r  HDMI_out/encode_ch1/o_tmds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.848    20.045    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X111Y128       FDRE                                         r  HDMI_out/encode_ch1/o_tmds_reg[7]/C
                         clock pessimism              0.534    20.579    
                         clock uncertainty           -0.168    20.410    
    SLICE_X111Y128       FDRE (Setup_fdre_C_D)        0.029    20.439    HDMI_out/encode_ch1/o_tmds_reg[7]
  -------------------------------------------------------------------
                         required time                         20.439    
                         arrival time                         -19.001    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.797ns  (logic 3.180ns (26.956%)  route 8.617ns (73.044%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.572ns = ( 20.040 - 13.468 ) 
    Source Clock Delay      (SCD):    7.186ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          2.055     7.186    display_timings_inst/CLK
    SLICE_X106Y103       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.456     7.642 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=119, routed)         1.371     9.013    display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X98Y118        LUT1 (Prop_lut1_I0_O)        0.124     9.137 r  display_timings_inst/bias[1]_i_465/O
                         net (fo=1, routed)           0.000     9.137    display_timings_inst/bias[1]_i_465_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.650 r  display_timings_inst/bias_reg[1]_i_300/CO[3]
                         net (fo=1, routed)           0.000     9.650    display_timings_inst/bias_reg[1]_i_300_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 r  display_timings_inst/bias_reg[1]_i_297/O[1]
                         net (fo=3, routed)           0.816    10.789    HDMI_out/encode_ch1/sel0_5[3]
    SLICE_X99Y120        LUT4 (Prop_lut4_I0_O)        0.334    11.123 r  HDMI_out/encode_ch1/bias[1]_i_186/O
                         net (fo=1, routed)           0.793    11.916    HDMI_out/encode_ch1/bias[1]_i_186_n_0
    SLICE_X101Y120       LUT6 (Prop_lut6_I2_O)        0.326    12.242 r  HDMI_out/encode_ch1/bias[1]_i_108/O
                         net (fo=2, routed)           0.820    13.062    gfx_inst/o_tmds[8]_i_11_0
    SLICE_X100Y117       LUT6 (Prop_lut6_I0_O)        0.124    13.186 r  gfx_inst/o_tmds[8]_i_19/O
                         net (fo=1, routed)           0.436    13.622    gfx_inst/o_tmds[8]_i_19_n_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I5_O)        0.124    13.746 r  gfx_inst/o_tmds[8]_i_11/O
                         net (fo=4, routed)           1.181    14.926    display_timings_inst/score_red[0]
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124    15.050 f  display_timings_inst/o_tmds[8]_i_4/O
                         net (fo=12, routed)          0.917    15.968    gfx_inst/pro_1/o_tmds_reg[6]
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.124    16.092 r  gfx_inst/pro_1/o_tmds[6]_i_2__0/O
                         net (fo=28, routed)          0.934    17.026    gfx_inst/pro_1/red[5]
    SLICE_X112Y124       LUT2 (Prop_lut2_I0_O)        0.124    17.150 r  gfx_inst/pro_1/bias[1]_i_6__1/O
                         net (fo=3, routed)           0.687    17.836    gfx_inst/pro_1/bias[1]_i_6__1_n_0
    SLICE_X110Y125       LUT4 (Prop_lut4_I1_O)        0.152    17.988 r  gfx_inst/pro_1/bias[1]_i_3__1/O
                         net (fo=1, routed)           0.662    18.651    HDMI_out/encode_ch2/bias_reg[1]_1
    SLICE_X110Y125       LUT6 (Prop_lut6_I3_O)        0.332    18.983 r  HDMI_out/encode_ch2/bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    18.983    HDMI_out/encode_ch2/bias[1]_i_1__1_n_0
    SLICE_X110Y125       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.843    20.040    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y125       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[1]/C
                         clock pessimism              0.534    20.574    
                         clock uncertainty           -0.168    20.405    
    SLICE_X110Y125       FDRE (Setup_fdre_C_D)        0.029    20.434    HDMI_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.648ns  (logic 3.286ns (28.212%)  route 8.362ns (71.788%))
  Logic Levels:           14  (CARRY4=4 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.572ns = ( 20.040 - 13.468 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.974     7.105    display_timings_inst/CLK
    SLICE_X98Y111        FDRE                                         r  display_timings_inst/o_sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.518     7.623 r  display_timings_inst/o_sx_reg[5]/Q
                         net (fo=114, routed)         1.587     9.210    display_timings_inst/o_sx_reg[15]_0[5]
    SLICE_X106Y100       LUT4 (Prop_lut4_I0_O)        0.124     9.334 r  display_timings_inst/player_attacked_reg_i_405/O
                         net (fo=1, routed)           0.000     9.334    display_timings_inst/player_attacked_reg_i_405_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.884 r  display_timings_inst/player_attacked_reg_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.884    display_timings_inst/player_attacked_reg_i_354_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  display_timings_inst/player_attacked_reg_i_284/CO[3]
                         net (fo=1, routed)           0.000     9.998    display_timings_inst/player_attacked_reg_i_284_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  display_timings_inst/player_attacked_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    10.112    display_timings_inst/player_attacked_reg_i_210_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.383 r  display_timings_inst/player_attacked_reg_i_135/CO[0]
                         net (fo=1, routed)           0.955    11.337    display_timings_inst/player_attacked_reg_i_135_n_3
    SLICE_X105Y106       LUT4 (Prop_lut4_I3_O)        0.373    11.710 f  display_timings_inst/player_attacked_reg_i_86/O
                         net (fo=1, routed)           0.149    11.859    gfx_inst/enemy_projectile_1/player_attacked_reg_i_9_0
    SLICE_X105Y106       LUT4 (Prop_lut4_I2_O)        0.124    11.983 f  gfx_inst/enemy_projectile_1/player_attacked_reg_i_37/O
                         net (fo=2, routed)           0.771    12.755    gfx_inst/enemy_projectile_3/player_attacked_reg_i_2
    SLICE_X100Y106       LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  gfx_inst/enemy_projectile_3/player_attacked_reg_i_9/O
                         net (fo=11, routed)          0.959    13.838    gfx_inst/enemy_projectile_3/o_sx_reg[2]
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124    13.962 r  gfx_inst/enemy_projectile_3/bias[1]_i_8/O
                         net (fo=16, routed)          1.229    15.191    display_timings_inst/bias_reg[1]_0
    SLICE_X110Y118       LUT5 (Prop_lut5_I4_O)        0.152    15.343 f  display_timings_inst/o_tmds[8]_i_5/O
                         net (fo=1, routed)           0.436    15.779    gfx_inst/pro_1/o_tmds_reg[5]_2
    SLICE_X110Y118       LUT6 (Prop_lut6_I4_O)        0.326    16.105 r  gfx_inst/pro_1/o_tmds[8]_i_2__1/O
                         net (fo=30, routed)          1.242    17.347    gfx_inst/pro_1/o_tmds[8]_i_6__0
    SLICE_X110Y124       LUT4 (Prop_lut4_I0_O)        0.124    17.471 r  gfx_inst/pro_1/bias[4]_i_6__1/O
                         net (fo=1, routed)           0.600    18.071    gfx_inst/pro_1/bias[4]_i_6__1_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.195 r  gfx_inst/pro_1/bias[4]_i_2__0/O
                         net (fo=1, routed)           0.433    18.628    gfx_inst/pro_1/bias[4]_i_2__0_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I0_O)        0.124    18.752 r  gfx_inst/pro_1/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    18.752    HDMI_out/encode_ch2/bias_reg[4]_1[2]
    SLICE_X111Y125       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.843    20.040    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X111Y125       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.534    20.574    
                         clock uncertainty           -0.168    20.405    
    SLICE_X111Y125       FDRE (Setup_fdre_C_D)        0.029    20.434    HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -18.752    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.625ns  (logic 3.516ns (30.244%)  route 8.109ns (69.756%))
  Logic Levels:           14  (CARRY4=4 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 20.043 - 13.468 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.974     7.105    display_timings_inst/CLK
    SLICE_X98Y111        FDRE                                         r  display_timings_inst/o_sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.518     7.623 r  display_timings_inst/o_sx_reg[5]/Q
                         net (fo=114, routed)         1.587     9.210    display_timings_inst/o_sx_reg[15]_0[5]
    SLICE_X106Y100       LUT4 (Prop_lut4_I0_O)        0.124     9.334 r  display_timings_inst/player_attacked_reg_i_405/O
                         net (fo=1, routed)           0.000     9.334    display_timings_inst/player_attacked_reg_i_405_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.884 r  display_timings_inst/player_attacked_reg_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.884    display_timings_inst/player_attacked_reg_i_354_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  display_timings_inst/player_attacked_reg_i_284/CO[3]
                         net (fo=1, routed)           0.000     9.998    display_timings_inst/player_attacked_reg_i_284_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  display_timings_inst/player_attacked_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    10.112    display_timings_inst/player_attacked_reg_i_210_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.383 r  display_timings_inst/player_attacked_reg_i_135/CO[0]
                         net (fo=1, routed)           0.955    11.337    display_timings_inst/player_attacked_reg_i_135_n_3
    SLICE_X105Y106       LUT4 (Prop_lut4_I3_O)        0.373    11.710 f  display_timings_inst/player_attacked_reg_i_86/O
                         net (fo=1, routed)           0.149    11.859    gfx_inst/enemy_projectile_1/player_attacked_reg_i_9_0
    SLICE_X105Y106       LUT4 (Prop_lut4_I2_O)        0.124    11.983 f  gfx_inst/enemy_projectile_1/player_attacked_reg_i_37/O
                         net (fo=2, routed)           0.771    12.755    gfx_inst/enemy_projectile_3/player_attacked_reg_i_2
    SLICE_X100Y106       LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  gfx_inst/enemy_projectile_3/player_attacked_reg_i_9/O
                         net (fo=11, routed)          0.959    13.838    gfx_inst/enemy_projectile_3/o_sx_reg[2]
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124    13.962 r  gfx_inst/enemy_projectile_3/bias[1]_i_8/O
                         net (fo=16, routed)          1.229    15.191    display_timings_inst/bias_reg[1]_0
    SLICE_X110Y118       LUT5 (Prop_lut5_I4_O)        0.152    15.343 f  display_timings_inst/o_tmds[8]_i_5/O
                         net (fo=1, routed)           0.436    15.779    gfx_inst/pro_1/o_tmds_reg[5]_2
    SLICE_X110Y118       LUT6 (Prop_lut6_I4_O)        0.326    16.105 r  gfx_inst/pro_1/o_tmds[8]_i_2__1/O
                         net (fo=30, routed)          1.097    17.202    gfx_inst/pro_1/o_tmds[8]_i_6__0
    SLICE_X110Y122       LUT4 (Prop_lut4_I1_O)        0.152    17.354 r  gfx_inst/pro_1/o_tmds[6]_i_8__0/O
                         net (fo=1, routed)           0.436    17.790    gfx_inst/pro_1/o_tmds[6]_i_8__0_n_0
    SLICE_X110Y122       LUT6 (Prop_lut6_I5_O)        0.326    18.116 r  gfx_inst/pro_1/o_tmds[6]_i_4__1/O
                         net (fo=1, routed)           0.490    18.606    gfx_inst/pro_1/o_tmds[6]_i_4__1_n_0
    SLICE_X110Y122       LUT6 (Prop_lut6_I4_O)        0.124    18.730 r  gfx_inst/pro_1/o_tmds[6]_i_1__1/O
                         net (fo=1, routed)           0.000    18.730    HDMI_out/encode_ch2/o_tmds_reg[6]_0
    SLICE_X110Y122       FDSE                                         r  HDMI_out/encode_ch2/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.846    20.043    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y122       FDSE                                         r  HDMI_out/encode_ch2/o_tmds_reg[6]/C
                         clock pessimism              0.534    20.577    
                         clock uncertainty           -0.168    20.408    
    SLICE_X110Y122       FDSE (Setup_fdse_C_D)        0.031    20.439    HDMI_out/encode_ch2/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                         20.439    
                         arrival time                         -18.730    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 2.944ns (25.757%)  route 8.486ns (74.243%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 20.043 - 13.468 ) 
    Source Clock Delay      (SCD):    7.186ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          2.055     7.186    display_timings_inst/CLK
    SLICE_X106Y103       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.456     7.642 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=119, routed)         1.371     9.013    display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X98Y118        LUT1 (Prop_lut1_I0_O)        0.124     9.137 r  display_timings_inst/bias[1]_i_465/O
                         net (fo=1, routed)           0.000     9.137    display_timings_inst/bias[1]_i_465_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.650 r  display_timings_inst/bias_reg[1]_i_300/CO[3]
                         net (fo=1, routed)           0.000     9.650    display_timings_inst/bias_reg[1]_i_300_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 r  display_timings_inst/bias_reg[1]_i_297/O[1]
                         net (fo=3, routed)           0.816    10.789    HDMI_out/encode_ch1/sel0_5[3]
    SLICE_X99Y120        LUT4 (Prop_lut4_I0_O)        0.334    11.123 r  HDMI_out/encode_ch1/bias[1]_i_186/O
                         net (fo=1, routed)           0.793    11.916    HDMI_out/encode_ch1/bias[1]_i_186_n_0
    SLICE_X101Y120       LUT6 (Prop_lut6_I2_O)        0.326    12.242 r  HDMI_out/encode_ch1/bias[1]_i_108/O
                         net (fo=2, routed)           0.820    13.062    gfx_inst/o_tmds[8]_i_11_0
    SLICE_X100Y117       LUT6 (Prop_lut6_I0_O)        0.124    13.186 r  gfx_inst/o_tmds[8]_i_19/O
                         net (fo=1, routed)           0.436    13.622    gfx_inst/o_tmds[8]_i_19_n_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I5_O)        0.124    13.746 r  gfx_inst/o_tmds[8]_i_11/O
                         net (fo=4, routed)           1.181    14.926    display_timings_inst/score_red[0]
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124    15.050 f  display_timings_inst/o_tmds[8]_i_4/O
                         net (fo=12, routed)          1.032    16.082    display_timings_inst/bias[1]_i_17_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I3_O)        0.124    16.206 r  display_timings_inst/o_tmds[8]_i_2__0/O
                         net (fo=30, routed)          1.264    17.471    gfx_inst/pro_1/green[0]
    SLICE_X110Y127       LUT4 (Prop_lut4_I1_O)        0.124    17.595 r  gfx_inst/pro_1/o_tmds[6]_i_7__0/O
                         net (fo=1, routed)           0.340    17.935    HDMI_out/encode_ch1/o_tmds_reg[6]_1
    SLICE_X111Y127       LUT6 (Prop_lut6_I5_O)        0.124    18.059 r  HDMI_out/encode_ch1/o_tmds[6]_i_4__0/O
                         net (fo=1, routed)           0.433    18.492    display_timings_inst/o_tmds_reg[6]_1
    SLICE_X111Y127       LUT6 (Prop_lut6_I4_O)        0.124    18.616 r  display_timings_inst/o_tmds[6]_i_1__0/O
                         net (fo=1, routed)           0.000    18.616    HDMI_out/encode_ch1/o_tmds_reg[6]_0
    SLICE_X111Y127       FDSE                                         r  HDMI_out/encode_ch1/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.846    20.043    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X111Y127       FDSE                                         r  HDMI_out/encode_ch1/o_tmds_reg[6]/C
                         clock pessimism              0.534    20.577    
                         clock uncertainty           -0.168    20.408    
    SLICE_X111Y127       FDSE (Setup_fdse_C_D)        0.029    20.437    HDMI_out/encode_ch1/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                         20.437    
                         arrival time                         -18.616    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.513ns  (logic 3.290ns (28.577%)  route 8.223ns (71.423%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.572ns = ( 20.040 - 13.468 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.974     7.105    display_timings_inst/CLK
    SLICE_X98Y111        FDRE                                         r  display_timings_inst/o_sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_fdre_C_Q)         0.518     7.623 r  display_timings_inst/o_sx_reg[5]/Q
                         net (fo=114, routed)         1.587     9.210    display_timings_inst/o_sx_reg[15]_0[5]
    SLICE_X106Y100       LUT4 (Prop_lut4_I0_O)        0.124     9.334 r  display_timings_inst/player_attacked_reg_i_405/O
                         net (fo=1, routed)           0.000     9.334    display_timings_inst/player_attacked_reg_i_405_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.884 r  display_timings_inst/player_attacked_reg_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.884    display_timings_inst/player_attacked_reg_i_354_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  display_timings_inst/player_attacked_reg_i_284/CO[3]
                         net (fo=1, routed)           0.000     9.998    display_timings_inst/player_attacked_reg_i_284_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  display_timings_inst/player_attacked_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    10.112    display_timings_inst/player_attacked_reg_i_210_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.383 r  display_timings_inst/player_attacked_reg_i_135/CO[0]
                         net (fo=1, routed)           0.955    11.337    display_timings_inst/player_attacked_reg_i_135_n_3
    SLICE_X105Y106       LUT4 (Prop_lut4_I3_O)        0.373    11.710 f  display_timings_inst/player_attacked_reg_i_86/O
                         net (fo=1, routed)           0.149    11.859    gfx_inst/enemy_projectile_1/player_attacked_reg_i_9_0
    SLICE_X105Y106       LUT4 (Prop_lut4_I2_O)        0.124    11.983 f  gfx_inst/enemy_projectile_1/player_attacked_reg_i_37/O
                         net (fo=2, routed)           0.771    12.755    gfx_inst/enemy_projectile_3/player_attacked_reg_i_2
    SLICE_X100Y106       LUT6 (Prop_lut6_I4_O)        0.124    12.879 r  gfx_inst/enemy_projectile_3/player_attacked_reg_i_9/O
                         net (fo=11, routed)          0.959    13.838    gfx_inst/enemy_projectile_3/o_sx_reg[2]
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124    13.962 r  gfx_inst/enemy_projectile_3/bias[1]_i_8/O
                         net (fo=16, routed)          1.274    15.235    gfx_inst/enemy3/bias[2]_i_5__0
    SLICE_X110Y120       LUT2 (Prop_lut2_I1_O)        0.150    15.385 r  gfx_inst/enemy3/o_tmds[8]_i_6/O
                         net (fo=3, routed)           0.606    15.991    display_timings_inst/o_tmds_reg[5]
    SLICE_X110Y121       LUT6 (Prop_lut6_I5_O)        0.332    16.323 r  display_timings_inst/o_tmds[6]_i_3/O
                         net (fo=24, routed)          0.960    17.283    display_timings_inst/green[1]
    SLICE_X108Y127       LUT6 (Prop_lut6_I4_O)        0.124    17.407 r  display_timings_inst/bias[2]_i_7/O
                         net (fo=1, routed)           0.466    17.873    display_timings_inst/bias[2]_i_7_n_0
    SLICE_X108Y127       LUT5 (Prop_lut5_I2_O)        0.124    17.997 r  display_timings_inst/bias[2]_i_4__0/O
                         net (fo=1, routed)           0.496    18.493    display_timings_inst/bias[2]_i_4__0_n_0
    SLICE_X108Y127       LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  display_timings_inst/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    18.617    HDMI_out/encode_ch1/bias_reg[3]_4[0]
    SLICE_X108Y127       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.843    20.040    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y127       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.534    20.574    
                         clock uncertainty           -0.168    20.405    
    SLICE_X108Y127       FDRE (Setup_fdre_C_D)        0.077    20.482    HDMI_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.482    
                         arrival time                         -18.617    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/o_tmds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 3.174ns (27.907%)  route 8.199ns (72.093%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.572ns = ( 20.040 - 13.468 ) 
    Source Clock Delay      (SCD):    7.186ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          2.055     7.186    display_timings_inst/CLK
    SLICE_X106Y103       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.456     7.642 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=119, routed)         1.371     9.013    display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X98Y118        LUT1 (Prop_lut1_I0_O)        0.124     9.137 r  display_timings_inst/bias[1]_i_465/O
                         net (fo=1, routed)           0.000     9.137    display_timings_inst/bias[1]_i_465_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.650 r  display_timings_inst/bias_reg[1]_i_300/CO[3]
                         net (fo=1, routed)           0.000     9.650    display_timings_inst/bias_reg[1]_i_300_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 r  display_timings_inst/bias_reg[1]_i_297/O[1]
                         net (fo=3, routed)           0.816    10.789    HDMI_out/encode_ch1/sel0_5[3]
    SLICE_X99Y120        LUT4 (Prop_lut4_I0_O)        0.334    11.123 r  HDMI_out/encode_ch1/bias[1]_i_186/O
                         net (fo=1, routed)           0.793    11.916    HDMI_out/encode_ch1/bias[1]_i_186_n_0
    SLICE_X101Y120       LUT6 (Prop_lut6_I2_O)        0.326    12.242 r  HDMI_out/encode_ch1/bias[1]_i_108/O
                         net (fo=2, routed)           0.820    13.062    gfx_inst/o_tmds[8]_i_11_0
    SLICE_X100Y117       LUT6 (Prop_lut6_I0_O)        0.124    13.186 r  gfx_inst/o_tmds[8]_i_19/O
                         net (fo=1, routed)           0.436    13.622    gfx_inst/o_tmds[8]_i_19_n_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I5_O)        0.124    13.746 r  gfx_inst/o_tmds[8]_i_11/O
                         net (fo=4, routed)           1.181    14.926    display_timings_inst/score_red[0]
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124    15.050 f  display_timings_inst/o_tmds[8]_i_4/O
                         net (fo=12, routed)          0.917    15.968    gfx_inst/pro_1/o_tmds_reg[6]
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.124    16.092 r  gfx_inst/pro_1/o_tmds[6]_i_2__0/O
                         net (fo=28, routed)          1.073    17.165    gfx_inst/pro_1/red[5]
    SLICE_X110Y123       LUT4 (Prop_lut4_I1_O)        0.152    17.317 r  gfx_inst/pro_1/o_tmds[7]_i_5__0/O
                         net (fo=1, routed)           0.494    17.811    HDMI_out/encode_ch2/o_tmds_reg[7]_2
    SLICE_X110Y124       LUT5 (Prop_lut5_I4_O)        0.326    18.137 r  HDMI_out/encode_ch2/o_tmds[7]_i_3__1/O
                         net (fo=1, routed)           0.298    18.435    display_timings_inst/o_tmds_reg[7]_3
    SLICE_X112Y124       LUT5 (Prop_lut5_I3_O)        0.124    18.559 r  display_timings_inst/o_tmds[7]_i_1__1/O
                         net (fo=1, routed)           0.000    18.559    HDMI_out/encode_ch2/o_tmds_reg[7]_0
    SLICE_X112Y124       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.843    20.040    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y124       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[7]/C
                         clock pessimism              0.534    20.574    
                         clock uncertainty           -0.168    20.405    
    SLICE_X112Y124       FDRE (Setup_fdre_C_D)        0.077    20.482    HDMI_out/encode_ch2/o_tmds_reg[7]
  -------------------------------------------------------------------
                         required time                         20.482    
                         arrival time                         -18.559    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.319ns  (logic 2.944ns (26.009%)  route 8.375ns (73.991%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.572ns = ( 20.040 - 13.468 ) 
    Source Clock Delay      (SCD):    7.186ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          2.055     7.186    display_timings_inst/CLK
    SLICE_X106Y103       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.456     7.642 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=119, routed)         1.371     9.013    display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X98Y118        LUT1 (Prop_lut1_I0_O)        0.124     9.137 r  display_timings_inst/bias[1]_i_465/O
                         net (fo=1, routed)           0.000     9.137    display_timings_inst/bias[1]_i_465_n_0
    SLICE_X98Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.650 r  display_timings_inst/bias_reg[1]_i_300/CO[3]
                         net (fo=1, routed)           0.000     9.650    display_timings_inst/bias_reg[1]_i_300_n_0
    SLICE_X98Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 r  display_timings_inst/bias_reg[1]_i_297/O[1]
                         net (fo=3, routed)           0.816    10.789    HDMI_out/encode_ch1/sel0_5[3]
    SLICE_X99Y120        LUT4 (Prop_lut4_I0_O)        0.334    11.123 r  HDMI_out/encode_ch1/bias[1]_i_186/O
                         net (fo=1, routed)           0.793    11.916    HDMI_out/encode_ch1/bias[1]_i_186_n_0
    SLICE_X101Y120       LUT6 (Prop_lut6_I2_O)        0.326    12.242 r  HDMI_out/encode_ch1/bias[1]_i_108/O
                         net (fo=2, routed)           0.820    13.062    gfx_inst/o_tmds[8]_i_11_0
    SLICE_X100Y117       LUT6 (Prop_lut6_I0_O)        0.124    13.186 r  gfx_inst/o_tmds[8]_i_19/O
                         net (fo=1, routed)           0.436    13.622    gfx_inst/o_tmds[8]_i_19_n_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I5_O)        0.124    13.746 r  gfx_inst/o_tmds[8]_i_11/O
                         net (fo=4, routed)           1.181    14.926    display_timings_inst/score_red[0]
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.124    15.050 f  display_timings_inst/o_tmds[8]_i_4/O
                         net (fo=12, routed)          0.917    15.968    gfx_inst/pro_1/o_tmds_reg[6]
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.124    16.092 r  gfx_inst/pro_1/o_tmds[6]_i_2__0/O
                         net (fo=28, routed)          1.088    17.179    gfx_inst/pro_1/red[5]
    SLICE_X112Y124       LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  gfx_inst/pro_1/bias[2]_i_6__0/O
                         net (fo=1, routed)           0.550    17.854    gfx_inst/pro_1/bias[2]_i_6__0_n_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.124    17.978 r  gfx_inst/pro_1/bias[2]_i_4__1/O
                         net (fo=1, routed)           0.403    18.381    gfx_inst/pro_1/bias[2]_i_4__1_n_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I4_O)        0.124    18.505 r  gfx_inst/pro_1/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    18.505    HDMI_out/encode_ch2/bias_reg[4]_1[0]
    SLICE_X111Y124       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.843    20.040    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X111Y124       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.534    20.574    
                         clock uncertainty           -0.168    20.405    
    SLICE_X111Y124       FDRE (Setup_fdre_C_D)        0.029    20.434    HDMI_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -18.505    
  -------------------------------------------------------------------
                         slack                                  1.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch0/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.245ns (78.267%)  route 0.068ns (21.733%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.704     2.136    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X108Y124       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164     2.300 r  HDMI_out/encode_ch0/bias_reg[4]/Q
                         net (fo=8, routed)           0.068     2.368    display_timings_inst/o_tmds_reg[6][3]
    SLICE_X108Y124       MUXF8 (Prop_muxf8_S_O)       0.081     2.449 r  display_timings_inst/bias_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     2.449    HDMI_out/encode_ch0/D[2]
    SLICE_X108Y124       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.975     2.695    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X108Y124       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[4]/C
                         clock pessimism             -0.560     2.136    
    SLICE_X108Y124       FDRE (Hold_fdre_C_D)         0.134     2.270    HDMI_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch1/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.231ns (62.364%)  route 0.139ns (37.636%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.707     2.139    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X109Y128       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y128       FDRE (Prop_fdre_C_Q)         0.141     2.280 r  HDMI_out/encode_ch1/bias_reg[4]/Q
                         net (fo=9, routed)           0.139     2.419    display_timings_inst/o_tmds_reg[5]_0[3]
    SLICE_X108Y128       MUXF7 (Prop_muxf7_S_O)       0.090     2.509 r  display_timings_inst/bias_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.509    HDMI_out/encode_ch1/bias_reg[3]_4[1]
    SLICE_X108Y128       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y128       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[3]/C
                         clock pessimism             -0.548     2.152    
    SLICE_X108Y128       FDRE (Hold_fdre_C_D)         0.134     2.286    HDMI_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_chc/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.228%)  route 0.677ns (82.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.140    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y128       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.141     2.281 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.677     2.958    HDMI_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y128        OSERDESE2                                    r  HDMI_out/serialize_chc/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_chc/o_clk_1x
    OLOGIC_X1Y128        OSERDESE2                                    r  HDMI_out/serialize_chc/master10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y128        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_out/serialize_chc/master10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch1/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.707     2.139    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X109Y128       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y128       FDRE (Prop_fdre_C_Q)         0.141     2.280 r  HDMI_out/encode_ch1/bias_reg[4]/Q
                         net (fo=9, routed)           0.179     2.459    HDMI_out/encode_ch1/Q[3]
    SLICE_X109Y128       LUT6 (Prop_lut6_I2_O)        0.045     2.504 r  HDMI_out/encode_ch1/bias[4]_i_1/O
                         net (fo=1, routed)           0.000     2.504    HDMI_out/encode_ch1/bias[4]_i_1_n_0
    SLICE_X109Y128       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X109Y128       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism             -0.561     2.139    
    SLICE_X109Y128       FDRE (Hold_fdre_C_D)         0.091     2.230    HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_chc/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.154%)  route 0.732ns (83.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.140    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y128       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.141     2.281 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.732     3.012    HDMI_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y127        OSERDESE2                                    r  HDMI_out/serialize_chc/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_chc/o_clk_1x
    OLOGIC_X1Y127        OSERDESE2                                    r  HDMI_out/serialize_chc/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_out/serialize_chc/slave10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch1/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.707     2.139    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y127       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y127       FDRE (Prop_fdre_C_Q)         0.164     2.303 r  HDMI_out/encode_ch1/bias_reg[2]/Q
                         net (fo=14, routed)          0.200     2.502    display_timings_inst/o_tmds_reg[5]_0[1]
    SLICE_X108Y127       LUT5 (Prop_lut5_I1_O)        0.045     2.547 r  display_timings_inst/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.547    HDMI_out/encode_ch1/bias_reg[3]_4[0]
    SLICE_X108Y127       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.978     2.698    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y127       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[2]/C
                         clock pessimism             -0.560     2.139    
    SLICE_X108Y127       FDRE (Hold_fdre_C_D)         0.120     2.259    HDMI_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch2/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.231ns (49.586%)  route 0.235ns (50.414%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.705     2.137    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X111Y125       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141     2.278 r  HDMI_out/encode_ch2/bias_reg[4]/Q
                         net (fo=9, routed)           0.235     2.512    gfx_inst/pro_1/o_tmds_reg[6]_6[3]
    SLICE_X112Y123       MUXF7 (Prop_muxf7_S_O)       0.090     2.602 r  gfx_inst/pro_1/bias_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.602    HDMI_out/encode_ch2/bias_reg[4]_1[1]
    SLICE_X112Y123       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y123       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism             -0.527     2.173    
    SLICE_X112Y123       FDRE (Hold_fdre_C_D)         0.134     2.307    HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.084%)  route 0.246ns (56.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.687     2.119    display_timings_inst/CLK
    SLICE_X99Y112        FDSE                                         r  display_timings_inst/o_sx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y112        FDSE (Prop_fdse_C_Q)         0.141     2.260 f  display_timings_inst/o_sx_reg[13]/Q
                         net (fo=109, routed)         0.246     2.505    display_timings_inst/o_sx_reg[15]_0[13]
    SLICE_X98Y112        LUT3 (Prop_lut3_I1_O)        0.045     2.550 r  display_timings_inst/o_sx[10]_i_1/O
                         net (fo=1, routed)           0.000     2.550    display_timings_inst/o_sx[10]_i_1_n_0
    SLICE_X98Y112        FDSE                                         r  display_timings_inst/o_sx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.960     2.680    display_timings_inst/CLK
    SLICE_X98Y112        FDSE                                         r  display_timings_inst/o_sx_reg[10]/C
                         clock pessimism             -0.549     2.132    
    SLICE_X98Y112        FDSE (Hold_fdse_C_D)         0.120     2.252    display_timings_inst/o_sx_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch0/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.840%)  route 0.749ns (84.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.140    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y128       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.141     2.281 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.749     3.030    HDMI_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y126        OSERDESE2                                    r  HDMI_out/serialize_ch0/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.978     2.698    HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y126        OSERDESE2                                    r  HDMI_out/serialize_ch0/master10/CLKDIV
                         clock pessimism             -0.527     2.172    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.731    HDMI_out/serialize_ch0/master10
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch1/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.784%)  route 0.752ns (84.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.140    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y128       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.141     2.281 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.752     3.033    HDMI_out/serialize_ch1/i_rst_oserdes
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.980     2.700    HDMI_out/serialize_ch1/o_clk_1x
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/CLKDIV
                         clock pessimism             -0.527     2.174    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.733    HDMI_out/serialize_ch1/slave10
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y17   display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    HDMI_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    HDMI_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    HDMI_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    HDMI_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    HDMI_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    HDMI_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    HDMI_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    HDMI_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y126   HDMI_out/encode_ch1/bias_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y128   HDMI_out/encode_ch1/bias_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y128   HDMI_out/encode_ch1/bias_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   HDMI_out/encode_ch1/o_tmds_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   HDMI_out/encode_ch1/o_tmds_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   HDMI_out/encode_ch1/o_tmds_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X113Y123   HDMI_out/encode_ch1/o_tmds_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X113Y126   HDMI_out/encode_ch1/o_tmds_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y125   HDMI_out/encode_ch2/bias_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y124   HDMI_out/encode_ch2/bias_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y88    HDMI_out/async_reset_instance/o_rst_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   HDMI_out/encode_ch1/o_tmds_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   HDMI_out/encode_ch1/o_tmds_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y129   HDMI_out/encode_ch1/o_tmds_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y128   HDMI_out/async_reset_instance/o_rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y126   HDMI_out/encode_ch0/bias_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y124   HDMI_out/encode_ch0/bias_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y125   HDMI_out/encode_ch0/bias_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y124   HDMI_out/encode_ch0/bias_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y126   HDMI_out/encode_ch0/o_tmds_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y18   display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    HDMI_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    HDMI_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    HDMI_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    HDMI_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    HDMI_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    HDMI_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    HDMI_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    HDMI_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



