<module name="Display Subsystem" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSS_REVISIONNUMBER" acronym="DSS_REVISIONNUMBER" offset="0x0" width="32" description="This register contains the display subsystem revision number.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="TI internal data" description="Revision number[7:4] Major revision[3:0] Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="DSS_SYSCONFIG" acronym="DSS_SYSCONFIG" offset="0x10" width="32" description="This register controls the various parameters of the interconnect interface.">
    <bitfield id="Reserved" width="27" begin="31" end="5" resetval="0x00000000" description="Write 0s for future compatibility. Reads return zero." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="4" end="3" resetval="0x0" description="Reserved. Keep at reset value." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="2" end="2" resetval="0" description="Write 0s for future compatibility . Reads return zero." range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset. Set this bit to 1 to trigger a module reset. The bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RW">
      <bitenum value="0" token="SOFTRESET_0" description="Normal mode"/>
      <bitenum value="1" token="SOFTRESET_1" description="The module is reset"/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="Enable power management capability" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="OCP clock is free-running"/>
      <bitenum value="1" token="AUTOIDLE_1" description="Automatic OCP clock gating strategy is applied based on the OCP interface activity"/>
    </bitfield>
  </register>
  <register id="DSS_SYSSTATUS" acronym="DSS_SYSSTATUS" offset="0x14" width="32" description="This register provides status information about the module.">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="1" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONE_0_r" description="Internal module reset is ongoing."/>
      <bitenum value="1" token="RESETDONE_1_r" description="Reset completed"/>
    </bitfield>
  </register>
  <register id="DSS_IRQSTATUS" acronym="DSS_IRQSTATUS" offset="0x18" width="32" description="The register indicates the source of the interrupt and the status of the interrupt line.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="DSI_IRQ" width="1" begin="1" end="1" resetval="0x0" description="DSI interrupt status (related toDSI_IRQSTATUS)" range="" rwaccess="R">
      <bitenum value="0" token="DSI_IRQ_0" description="DSI interrupt inactive"/>
      <bitenum value="1" token="DSI_IRQ_1" description="DSI interrupt active"/>
    </bitfield>
    <bitfield id="DISPC_IRQ" width="1" begin="0" end="0" resetval="0x0" description="DISPC interrupt status (related toDISPC_IRQSTATUS)" range="" rwaccess="R">
      <bitenum value="0" token="DISPC_IRQ_0" description="DISPC interrupt inactive"/>
      <bitenum value="1" token="DISPC_IRQ_1" description="DISPC interrupt active"/>
    </bitfield>
  </register>
  <register id="DSS_CONTROL" acronym="DSS_CONTROL" offset="0x40" width="32" description="This register contains the display subsystem control bits.">
    <bitfield id="Reserved" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved for future DAC use" range="" rwaccess="RW"/>
    <bitfield id="VENC_OUT_SEL" width="1" begin="6" end="6" resetval="0" description="Video DAC1 input selection:0x0: CVBS VENC output selected for composite video mode0x1: Luminance VENC output selected for s-video mode" range="" rwaccess="RW"/>
    <bitfield id="DAC_POWERDN_BGZ" width="1" begin="5" end="5" resetval="0" description="DAC Power-Down Control0x0: DAC Power-Down Band Gap powered down0x1: DAC Power-Down Band Gap powered up" range="" rwaccess="RW"/>
    <bitfield id="DAC_DEMEN" width="1" begin="4" end="4" resetval="0" description="DAC dynamic element matching enable0x0: DAC Dynamic Element Matching Disabled 0x1: DAC Dynamic Element Matching Enabled" range="" rwaccess="RW"/>
    <bitfield id="VENC_CLOCK_4X_ENABLE" width="1" begin="3" end="3" resetval="0" description="VENC clock 4x enable0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="VENC_CLOCK_MODE" width="1" begin="2" end="2" resetval="0" description="VENC clock mode. See, . 0x0: Mode 0. All three balanced clocks, derived from the DSS_TV_CLK clock, are provided to the VENC, if the VENC_CLOCK_4X_ENABLE bit [3] is set to 1 by software. 0x1: Mode 1. The VENC_CLOCK_4X_ENABLE bit [3] is used to control clock gating." range="" rwaccess="RW"/>
    <bitfield id="DSI_CLK_SWITCH" width="1" begin="1" end="1" resetval="0" description="Selects the clock source for the DSI functional clock0x0: DSS1_ALWON_FCLK clock is selected (from PRCM)0x1: DSI2_PLL_FCLK clock is selected (from DSI PLL)" range="" rwaccess="RW"/>
    <bitfield id="DISPC_CLK_SWITCH" width="1" begin="0" end="0" resetval="0" description="Selects the clock source for the DISPC functional clock0x0: DSS1_ALWON_FCLK clock is selected (from PRCM)0x1: DSI1_PLL_FCLK clock is selected (from DSI PLL)" range="" rwaccess="RW"/>
  </register>
  <register id="DSS_CLK_STATUS" acronym="DSS_CLK_STATUS" offset="0x5C" width="32" description="This register contains the display subsystem register.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0000000" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="DSI_PLL_CLK2_STATUS" width="1" begin="8" end="8" resetval="0" description="DSI2_PLL_FCLK clock selection status (DSI mux) Indicates if the DSI protocol engine is running from the DSI2_PLL_FCLK clockRead 0: DSI2_PLL_FCLK is not selected (unused by DSI).Read 1: DSI2_PLL_FCLK is selected (used by DSI)." range="" rwaccess="R"/>
    <bitfield id="DSS_DSI_CLK1_STATUS" width="1" begin="7" end="7" resetval="0" description="DSS1_ALWON_FCLK clock selection status (DSI mux) Indicates if the DSI protocol engine is running from the DSS1_ALWON_FCLK clockRead 0: DSS1_ALWON_FCLK is not selected (unused by DSI).Read 1: DSS1_ALWON_FCLK is selected (used by DSI)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="DSI_PLL_CLK1_STATUS" width="1" begin="1" end="1" resetval="0" description="DSI1_PLL_FCLK clock selection status (DISPC mux) Indicates if the display controller is running from the DSI1_PLL_FCLK clockRead 0: DSI1_PLL_FCLK is not selected (unused by DISPC).Read 1: DSI1_PLL_FCLK is selected (used by DISPC)." range="" rwaccess="R"/>
    <bitfield id="DSS_DISPC_CLK1_STATUS" width="1" begin="0" end="0" resetval="1" description="DSS1_ALWON_FCLK clock selection status (DISPC mux) Indicates if the display controller is running from the DSS1_ALWON_FCLK clockRead 0: DSS1_ALWON_FCLK is not selected (unused by DISPC).Read 1: DSS1_ALWON_FCLK is selected (used by DISPC)." range="" rwaccess="R"/>
  </register>
</module>
