[General]
AHB%20Low%20Latency%20support=false
Andes%20PowerBrake%20Extension=false
Andes%20StackSafe%20Extension=true
Andes%20Vectored%20PLIC%20Extension=true
Branch%20Prediction=0
CODENSE%20support=true
CS2CLK%20Defalut=0
CSHT%20Defalut=2
DLM%20Size=6
ILM%20Size=6
ISA%20base=0
Memory%20Read%20CMD%20Defalut=0
Misaligned%20Access=true
Multiplier%20Implementation=0
Number%20of%20BTB%20Entries=0
Number%20of%20dTLB%20Entries=0
Number%20of%20iTLB%20Entries=0
Performance%20monitors=true
Physical%20Memory%20Protection%20Entries=0
Privilege%20Modes=0
RISC-V%20Atomic%20Instruction%20Extension=true
RVC%20support=true
RXFIFO%20Depth=1
SCLKDIV%20Defalut=1
SMU%20CSR%20Base%20Address=0100000
SPI%20Interface%20Mode=0
SPI1%20CSR%20Base%20Address=0b00000
SPI1%20Memory%20Map%20Space%20Base%20Address=80000000
SPI1%20Memory%20Map%20Space%20Size=3
SPI1%20Support=true
SPI2%20CSR%20Base%20Address=0f00000
SPI2%20Support=false
Scratch%20Register%20Bit%20Width=32
Scratch%20Register%20Default%20Value=0000000000
Scratch%20Support=true
Slave%20Mode%20Support=false
Slave%20Port%20Base%20Address=a0000000
Slave%20Port%20Space%20Size=2
Slave%20Port%20Support=false
System%20Reset%20Vector%20Default=80200000
TXFIFO%20Depth=1
Trace%20Interface=0
UART%20FIFO%20Depth=0
UART1%20CSR%20Base%20Address=0200000
UART1%20Support=false
UART2%20CSR%20Base%20Address=0300000
UART2%20Support=true
User0%20Scratch%20Register%20Default%20Value=0000000000
User1%20Scratch%20Register%20Bit%20Width=32
User1%20Scratch%20Register%20Default%20Value=0000000000
User1%20Scratch%20Register%20Support=true
user0%20Scratch%20Register%20Bit%20Width=32
user0%20Scratch%20Register%20Support=true
