

================================================================
== Vivado HLS Report for 'relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_s'
================================================================
* Date:           Wed Jun 15 23:31:05 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.206 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     55|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|      98|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      98|     82|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1494_fu_53_p2              |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |out_data_V_fu_58_p3               |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  55|          36|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |data_V_V_blk_n  |   9|          2|    1|          2|
    |res_V_V_blk_n   |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  27|          6|    3|          6|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |out_data_V_reg_79        |  31|   0|   31|          0|
    |tmp_V_reg_69             |  32|   0|   32|          0|
    |trunc_ln1494_reg_74      |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  98|   0|   98|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<32,16,5,3,0>,relu_config56> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<32,16,5,3,0>,relu_config56> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<32,16,5,3,0>,relu_config56> | return value |
|ap_done           | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<32,16,5,3,0>,relu_config56> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<32,16,5,3,0>,relu_config56> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<32,16,5,3,0>,relu_config56> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | relu_me<ap_fixed,ap_fixed<32,16,5,3,0>,relu_config56> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+

