// Seed: 929803554
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2
);
  wire id_4;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire [-1 'b0 : 1] id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply1 id_5
);
  logic [7:0] id_7;
  ;
  assign id_7[-1] = id_5;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  assign id_7[(1)] = id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = ~id_3;
endmodule
