
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000815    0.562187 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011724    0.172099    0.736642    1.298830 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.172099    0.000102    1.298932 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007007    0.292131    0.228953    1.527885 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.292131    0.000164    1.528049 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004551    0.168233    0.151159    1.679208 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.168233    0.000057    1.679265 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.679265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000815    0.562187 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.812187   clock uncertainty
                                  0.000000    0.812187   clock reconvergence pessimism
                                  0.122754    0.934941   library hold time
                                              0.934941   data required time
---------------------------------------------------------------------------------------------
                                              0.934941   data required time
                                             -1.679265   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744323   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000703    0.559268 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.014881    0.198201    0.757177    1.316445 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.198201    0.000299    1.316744 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004830    0.265213    0.198960    1.515704 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.265213    0.000053    1.515757 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003705    0.179296    0.179182    1.694939 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.179296    0.000038    1.694977 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.694977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000703    0.559268 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809268   clock uncertainty
                                  0.000000    0.809268   clock reconvergence pessimism
                                  0.119894    0.929163   library hold time
                                              0.929163   data required time
---------------------------------------------------------------------------------------------
                                              0.929163   data required time
                                             -1.694977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765814   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000713    0.559278 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015920    0.206814    0.764154    1.323432 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.206815    0.000334    1.323766 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005547    0.265710    0.217139    1.540905 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.265710    0.000114    1.541019 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004491    0.189307    0.188124    1.729143 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.189307    0.000055    1.729197 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.729197   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000713    0.559278 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809278   clock uncertainty
                                  0.000000    0.809278   clock reconvergence pessimism
                                  0.117837    0.927115   library hold time
                                              0.927115   data required time
---------------------------------------------------------------------------------------------
                                              0.927115   data required time
                                             -1.729197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802082   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102708    0.000353    0.561725 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.023275    0.270426    0.811918    1.373643 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.270426    0.000279    1.373922 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005271    0.283696    0.279293    1.653216 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.283696    0.000062    1.653277 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004605    0.168961    0.150432    1.803710 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.168961    0.000091    1.803800 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.803800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102708    0.000353    0.561725 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.811725   clock uncertainty
                                  0.000000    0.811725   clock reconvergence pessimism
                                  0.122605    0.934330   library hold time
                                              0.934330   data required time
---------------------------------------------------------------------------------------------
                                              0.934330   data required time
                                             -1.803800   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869470   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000847    0.562219 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025594    0.480969    1.082757    1.644976 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.480969    0.000412    1.645388 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006006    0.208673    0.152512    1.797900 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.208673    0.000142    1.798041 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.798041   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000847    0.562219 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.812219   clock uncertainty
                                  0.000000    0.812219   clock reconvergence pessimism
                                  0.114471    0.926690   library hold time
                                              0.926690   data required time
---------------------------------------------------------------------------------------------
                                              0.926690   data required time
                                             -1.798041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.871351   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000838    0.562211 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.021696    0.256557    0.802182    1.364392 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.256558    0.000300    1.364692 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005968    0.296183    0.287897    1.652589 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.296183    0.000126    1.652715 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006290    0.187765    0.168904    1.821620 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.187765    0.000138    1.821757 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.821757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000838    0.562211 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.812211   clock uncertainty
                                  0.000000    0.812211   clock reconvergence pessimism
                                  0.118754    0.930964   library hold time
                                              0.930964   data required time
---------------------------------------------------------------------------------------------
                                              0.930964   data required time
                                             -1.821757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.890793   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000710    0.559276 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005991    0.189097    0.889370    1.448646 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.189097    0.000077    1.448724 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012621    0.219865    0.185081    1.633805 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.219865    0.000343    1.634148 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017427    0.359894    0.282771    1.916919 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.359894    0.000188    1.917107 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004282    0.160618    0.120811    2.037918 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.160618    0.000050    2.037968 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.037968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099485    0.000680    0.559246 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809246   clock uncertainty
                                  0.000000    0.809246   clock reconvergence pessimism
                                  0.123733    0.932980   library hold time
                                              0.932980   data required time
---------------------------------------------------------------------------------------------
                                              0.932980   data required time
                                             -2.037968   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104989   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001110    4.678975 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052747    0.458795    0.435040    5.114016 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.458797    0.000531    5.114547 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.114547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000713    0.559278 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809278   clock uncertainty
                                  0.000000    0.809278   clock reconvergence pessimism
                                  0.372787    1.182065   library removal time
                                              1.182065   data required time
---------------------------------------------------------------------------------------------
                                              1.182065   data required time
                                             -5.114547   data arrival time
---------------------------------------------------------------------------------------------
                                              3.932482   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001110    4.678975 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052747    0.458795    0.435040    5.114016 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.458805    0.001189    5.115205 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.115205   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000710    0.559276 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809276   clock uncertainty
                                  0.000000    0.809276   clock reconvergence pessimism
                                  0.372787    1.182064   library removal time
                                              1.182064   data required time
---------------------------------------------------------------------------------------------
                                              1.182064   data required time
                                             -5.115205   data arrival time
---------------------------------------------------------------------------------------------
                                              3.933141   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001110    4.678975 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052747    0.458795    0.435040    5.114016 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.458805    0.001212    5.115228 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.115228   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000729    0.559295 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809295   clock uncertainty
                                  0.000000    0.809295   clock reconvergence pessimism
                                  0.372787    1.182082   library removal time
                                              1.182082   data required time
---------------------------------------------------------------------------------------------
                                              1.182082   data required time
                                             -5.115228   data arrival time
---------------------------------------------------------------------------------------------
                                              3.933146   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390086    0.002171    5.180886 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000815    0.562187 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.812187   clock uncertainty
                                  0.000000    0.812187   clock reconvergence pessimism
                                  0.367662    1.179850   library removal time
                                              1.179850   data required time
---------------------------------------------------------------------------------------------
                                              1.179850   data required time
                                             -5.180886   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001037   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390087    0.002212    5.180927 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180927   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000838    0.562211 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.812211   clock uncertainty
                                  0.000000    0.812211   clock reconvergence pessimism
                                  0.367662    1.179873   library removal time
                                              1.179873   data required time
---------------------------------------------------------------------------------------------
                                              1.179873   data required time
                                             -5.180927   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001054   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390088    0.002235    5.180950 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000847    0.562219 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.812219   clock uncertainty
                                  0.000000    0.812219   clock reconvergence pessimism
                                  0.367662    1.179882   library removal time
                                              1.179882   data required time
---------------------------------------------------------------------------------------------
                                              1.179882   data required time
                                             -5.180950   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001069   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390086    0.002168    5.180883 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180883   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000739    0.562112 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.812112   clock uncertainty
                                  0.000000    0.812112   clock reconvergence pessimism
                                  0.367662    1.179774   library removal time
                                              1.179774   data required time
---------------------------------------------------------------------------------------------
                                              1.179774   data required time
                                             -5.180883   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001109   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390076    0.001810    5.180525 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102708    0.000353    0.561725 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.811725   clock uncertainty
                                  0.000000    0.811725   clock reconvergence pessimism
                                  0.367661    1.179387   library removal time
                                              1.179387   data required time
---------------------------------------------------------------------------------------------
                                              1.179387   data required time
                                             -5.180525   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001139   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390088    0.002219    5.180934 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000670    0.562042 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.812042   clock uncertainty
                                  0.000000    0.812042   clock reconvergence pessimism
                                  0.367662    1.179705   library removal time
                                              1.179705   data required time
---------------------------------------------------------------------------------------------
                                              1.179705   data required time
                                             -5.180934   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001230   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390088    0.002233    5.180949 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000994    0.323769 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604    0.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000683    0.562056 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.812056   clock uncertainty
                                  0.000000    0.812056   clock reconvergence pessimism
                                  0.367662    1.179718   library removal time
                                              1.179718   data required time
---------------------------------------------------------------------------------------------
                                              1.179718   data required time
                                             -5.180949   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001231   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390063    0.001225    5.179941 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099485    0.000680    0.559246 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809246   clock uncertainty
                                  0.000000    0.809246   clock reconvergence pessimism
                                  0.367166    1.176412   library removal time
                                              1.176412   data required time
---------------------------------------------------------------------------------------------
                                              1.176412   data required time
                                             -5.179941   data arrival time
---------------------------------------------------------------------------------------------
                                              4.003528   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390068    0.001459    5.180174 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000703    0.559268 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809268   clock uncertainty
                                  0.000000    0.809268   clock reconvergence pessimism
                                  0.367167    1.176435   library removal time
                                              1.176435   data required time
---------------------------------------------------------------------------------------------
                                              1.176435   data required time
                                             -5.180174   data arrival time
---------------------------------------------------------------------------------------------
                                              4.003739   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390073    0.001683    5.180398 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027955    0.147347    0.069914    0.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000    0.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252860    0.322774 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000658    0.323432 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235134    0.558566 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000731    0.559297 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.809297   clock uncertainty
                                  0.000000    0.809297   clock reconvergence pessimism
                                  0.367167    1.176464   library removal time
                                              1.176464   data required time
---------------------------------------------------------------------------------------------
                                              1.176464   data required time
                                             -5.180398   data arrival time
---------------------------------------------------------------------------------------------
                                              4.003935   slack (MET)



