0.7
2020.1
May 27 2020
20:09:33
D:/xilinx/minorproject_final/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_spmv_kernel_0_0/sim/design_1_spmv_kernel_0_0.vhd,1692005809,vhdl,,,,design_1_spmv_kernel_0_0,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1692005808,verilog,,D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1692005808,verilog,,,,design_1_wrapper,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_faddfsub_3_full_dsp_32.vhd,1692005808,vhdl,,,,spmv_kernel_ap_faddfsub_3_full_dsp_32,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_fmul_2_max_dsp_32.vhd,1692005808,vhdl,,,,spmv_kernel_ap_fmul_2_max_dsp_32,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_sitofp_4_no_dsp_32.vhd,1692005808,vhdl,,,,spmv_kernel_ap_sitofp_4_no_dsp_32,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v,1692005809,verilog,,D:/xilinx/minorproject_final/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,spmv_kernel,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1.v,1692005808,verilog,,D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v,,spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v,1692005808,verilog,,D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v,,spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v,1692005808,verilog,,D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v,,spmv_kernel_gmem_0_m_axi;spmv_kernel_gmem_0_m_axi_buffer;spmv_kernel_gmem_0_m_axi_decoder;spmv_kernel_gmem_0_m_axi_fifo;spmv_kernel_gmem_0_m_axi_read;spmv_kernel_gmem_0_m_axi_reg_slice;spmv_kernel_gmem_0_m_axi_throttl;spmv_kernel_gmem_0_m_axi_write,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v,1692005808,verilog,,D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_sitofp_32ns_32_6_no_dsp_1.v,,spmv_kernel_gmem_1_m_axi;spmv_kernel_gmem_1_m_axi_buffer;spmv_kernel_gmem_1_m_axi_decoder;spmv_kernel_gmem_1_m_axi_fifo;spmv_kernel_gmem_1_m_axi_read;spmv_kernel_gmem_1_m_axi_reg_slice;spmv_kernel_gmem_1_m_axi_throttl;spmv_kernel_gmem_1_m_axi_write,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_sitofp_32ns_32_6_no_dsp_1.v,1692005808,verilog,,D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_x_local.v,,spmv_kernel_sitofp_32ns_32_6_no_dsp_1,,,,,,,,
D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_x_local.v,1692005808,verilog,,D:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v,,spmv_kernel_x_local;spmv_kernel_x_local_ram,,,,,,,,
