set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 0 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 1 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 2 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 3 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 0 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 1 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 2 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 3 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 4 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 5 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 6 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 7 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 4 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 5 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 6 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 7 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 8 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 9 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 10 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 11 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 8 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 9 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 10 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 11 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 12 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 13 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 14 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 15 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 12 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 13 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 14 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 15 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 16 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 17 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 18 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 19 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 16 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 17 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 18 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 19 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 20 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 21 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 22 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 23 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 20 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 21 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 22 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 23 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 24 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 25 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 26 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 27 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 24 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 25 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 26 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 27 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 28 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 29 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 30 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 31 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 28 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 29 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 30 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 31 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 32 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 33 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 34 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 35 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 32 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 33 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 34 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 35 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 36 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 37 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 38 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 39 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 36 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 37 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 38 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 39 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 40 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 41 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 42 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 43 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 40 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 41 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 42 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 43 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 44 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 45 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 46 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 47 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 44 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 45 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 46 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 47 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 48 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 49 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 50 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 51 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 48 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 49 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 50 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 51 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 52 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 53 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 54 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 55 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 52 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 53 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 54 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 55 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 56 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 57 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 58 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 59 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 56 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 57 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 58 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 59 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 60 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 61 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 62 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 63 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 60 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 61 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 62 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 63 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 64 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 65 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 66 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 67 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 64 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 65 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 66 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 67 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 68 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 69 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 70 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 71 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 68 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 69 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 70 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 71 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 72 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 73 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 74 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 75 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 72 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 73 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 74 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 75 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 76 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 77 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 78 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 79 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 76 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 77 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 78 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 79 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 80 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 81 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 82 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 83 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 80 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 81 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 82 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 83 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 84 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 85 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 86 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 87 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 84 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 85 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 86 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 87 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 88 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 89 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 90 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 91 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 88 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 89 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 90 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 91 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 92 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 93 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 94 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 95 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 92 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 93 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 94 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 95 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 96 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 97 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 98 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 99 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 96 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 97 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 98 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 99 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 100 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 101 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 102 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 103 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 100 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 101 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 102 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 103 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 104 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 105 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 106 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 107 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 104 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 105 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 106 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 107 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 108 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 109 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 110 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 111 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 108 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 109 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 110 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 111 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 112 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 113 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 114 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 115 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 112 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 113 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 114 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 115 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 116 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 117 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 118 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 119 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 116 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 117 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 118 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 119 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 120 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 121 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 122 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 123 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 120 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 121 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 122 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 123 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 124 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 125 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 126 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 127 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 124 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 125 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 126 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 127 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 128 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 129 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 130 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 131 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 128 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 129 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 130 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 131 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 132 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 133 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 134 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 135 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 132 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 133 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 134 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 135 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 136 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 137 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 138 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 139 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 136 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 137 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 138 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 139 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 140 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 141 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 142 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 143 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 140 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 141 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 142 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 143 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 144 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 145 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 146 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 147 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 144 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 145 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 146 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 147 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 148 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 149 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 150 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 151 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 148 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 149 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 150 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 151 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 152 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 153 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 154 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 155 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 152 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 153 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 154 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 155 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 156 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 157 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 158 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 159 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 156 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 157 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 158 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 159 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 160 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 161 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 162 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 163 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 160 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 161 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 162 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 163 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 164 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 165 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 166 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 167 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 164 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 165 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 166 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 167 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 168 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 169 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 170 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 171 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 168 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 169 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 170 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 171 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 172 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 173 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 174 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 175 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 172 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 173 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 174 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 175 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 176 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 177 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 178 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 179 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 176 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 177 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 178 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 179 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 180 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 181 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 182 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 183 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 180 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 181 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 182 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 183 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 184 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 185 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 186 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 187 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 184 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 185 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 186 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 187 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 188 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 189 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 190 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 191 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 188 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 189 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 190 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 191 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 192 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 193 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 194 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 195 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 192 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 193 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 194 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 195 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 196 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 197 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 198 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 199 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 196 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 197 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 198 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 199 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 200 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 201 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 202 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 203 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 200 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 201 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 202 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 203 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 204 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 205 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 206 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 207 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 204 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 205 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 206 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 207 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 208 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 209 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 210 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 211 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 208 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 209 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 210 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 211 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_G_O INT_NODE_SDQ_27_INT_OUT1 EE4_E_BEG5 INT_NODE_SDQ_31_INT_OUT1 EE2_E_BEG6 INT_NODE_IMUX_23_INT_OUT1 IMUX_E36}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 212 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_GMUX INT_NODE_SDQ_14_INT_OUT1 EE4_E_BEG3 INT_NODE_SDQ_18_INT_OUT1 EE2_E_BEG4 INT_NODE_IMUX_14_INT_OUT1 IMUX_E7} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 213 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_C_O INT_NODE_SDQ_1_INT_OUT1 EE4_E_BEG1 INT_NODE_SDQ_5_INT_OUT1 EE2_E_BEG2 INT_NODE_IMUX_5_INT_OUT0 BYPASS_E7 INT_NODE_IMUX_20_INT_OUT0 IMUX_E14} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 214 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_DMUX INT_NODE_SDQ_2_INT_OUT0 EE1_E_BEG0 INT_NODE_SDQ_49_INT_OUT1 EE4_W_BEG1 INT_NODE_SDQ_53_INT_OUT1 INT_INT_SDQ_4_INT_OUT0 INT_NODE_IMUX_2_INT_OUT0 IMUX_E6} [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_east[ 215 ]]

set_property fixed_route { CLE_CLE_L_SITE_0_E_O INT_NODE_SDQ_8_INT_OUT1 WW4_E_BEG2 INT_NODE_SDQ_12_INT_OUT1 WW2_E_BEG3 INT_NODE_IMUX_10_INT_OUT0 BYPASS_E9 INT_NODE_IMUX_25_INT_OUT1 IMUX_E40}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 212 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_EMUX INT_NODE_SDQ_38_INT_OUT0 WW4_E_BEG6 INT_NODE_SDQ_38_INT_OUT1 WW2_E_BEG7 INT_NODE_IMUX_27_INT_OUT1 BYPASS_E14 INT_NODE_IMUX_17_INT_OUT1 BYPASS_E8 INT_NODE_IMUX_5_INT_OUT1 IMUX_E4}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 213 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_CMUX INT_NODE_SDQ_43_INT_OUT0 WW2_E_BEG7 INT_NODE_SDQ_42_INT_OUT1 WW4_E_BEG7 INT_NODE_GLOBAL_12_INT_OUT1 INT_NODE_IMUX_30_INT_OUT1 IMUX_E16}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 214 ]]
set_property fixed_route { CLE_CLE_L_SITE_0_D_O INT_NODE_SDQ_21_INT_OUT1 WW4_E_BEG4 INT_NODE_SDQ_25_INT_OUT1 WW2_E_BEG5 INT_NODE_IMUX_18_INT_OUT1 BYPASS_E10 INT_NODE_IMUX_8_INT_OUT1 BYPASS_E6 INT_NODE_IMUX_1_INT_OUT1 IMUX_E17}  [get_nets */PR_SLOT_0_0/*/inst_PartialSubsystem_0/NET_X1Y0_west[ 215 ]]

