// Seed: 4114374636
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  assign id_1 = id_0;
  tri0 id_3, id_4, id_5;
  assign id_4 = id_4 | -1;
  assign id_3 = id_0;
  wire id_6, id_7;
  assign id_1 = id_5;
  reg id_8, id_9;
  assign id_4 = id_0;
  wire id_10;
  wire id_11, id_12;
  wire id_13 = (id_13), id_14;
  always @(1) id_9 <= id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output wire id_2
);
  parameter id_4 = 1'b0;
  always_ff $display(id_0, id_4, -1);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_2
  );
endmodule
