{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462826229242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462826229242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 16:37:08 2016 " "Processing started: Mon May 09 16:37:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462826229242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462826229242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleOne -c SingleCycleOne " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleOne -c SingleCycleOne" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462826229242 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462826229933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc 342_343/lab6/4to7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /csc 342_343/lab6/4to7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b4to7Seg-arch " "Found design unit 1: b4to7Seg-arch" {  } { { "../Lab6/4to7Seg.vhd" "" { Text "X:/CSC 342_343/Lab6/4to7Seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230924 ""} { "Info" "ISGN_ENTITY_NAME" "1 b4to7Seg " "Found entity 1: b4to7Seg" {  } { { "../Lab6/4to7Seg.vhd" "" { Text "X:/CSC 342_343/Lab6/4to7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc 342_343/lab4_seven_segs/bcd4_2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /csc 342_343/lab4_seven_segs/bcd4_2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd4_2_7seg-arch " "Found design unit 1: bcd4_2_7seg-arch" {  } { { "../Lab4_seven_segs/bcd4_2_7seg.vhd" "" { Text "X:/CSC 342_343/Lab4_seven_segs/bcd4_2_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230924 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd4_2_7seg " "Found entity 1: bcd4_2_7seg" {  } { { "../Lab4_seven_segs/bcd4_2_7seg.vhd" "" { Text "X:/CSC 342_343/Lab4_seven_segs/bcd4_2_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/r_typein.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designs/r_typein.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r_typeIn " "Found entity 1: r_typeIn" {  } { { "designs/r_typeIn.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/r_typeIn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/type1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designs/type1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 type1 " "Found entity 1: type1" {  } { { "designs/type1.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/type1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/splitter32to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/splitter32to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 splitter32to8of4-arch " "Found design unit 1: splitter32to8of4-arch" {  } { { "designs/splitter32to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/splitter32to4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""} { "Info" "ISGN_ENTITY_NAME" "1 splitter32to8of4 " "Found entity 1: splitter32to8of4" {  } { { "designs/splitter32to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/splitter32to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-arch " "Found design unit 1: register8-arch" {  } { { "designs/register8.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/register8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "designs/register8.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/register8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/register5vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/register5vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register5-arch " "Found design unit 1: register5-arch" {  } { { "designs/register5vhd.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/register5vhd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""} { "Info" "ISGN_ENTITY_NAME" "1 register5 " "Found entity 1: register5" {  } { { "designs/register5vhd.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/register5vhd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/ram3port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/ram3port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram3port-SYN " "Found design unit 1: ram3port-SYN" {  } { { "designs/ram3port.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/ram3port.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram3port " "Found entity 1: ram3port" {  } { { "designs/ram3port.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/ram3port.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux designs/muxer1to4.vhd " "Entity \"mux\" obtained from \"designs/muxer1to4.vhd\" instead of from Quartus II megafunction library" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1462826230944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/muxer1to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/muxer1to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/mux1to3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/mux1to3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxAdd-arch " "Found design unit 1: muxAdd-arch" {  } { { "designs/mux1to3.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux1to3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxAdd " "Found entity 1: muxAdd" {  } { { "designs/mux1to3.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux1to3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/inputbuffer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designs/inputbuffer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inputBuffer " "Found entity 1: inputBuffer" {  } { { "designs/inputBuffer.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/inputBuffer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/forcer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/forcer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forcer-arch " "Found design unit 1: forcer-arch" {  } { { "designs/forcer.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/forcer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""} { "Info" "ISGN_ENTITY_NAME" "1 forcer " "Found entity 1: forcer" {  } { { "designs/forcer.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/forcer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/combineratorvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/combineratorvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combinerator-rtl " "Found design unit 1: combinerator-rtl" {  } { { "designs/combineratorvhd.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/combineratorvhd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""} { "Info" "ISGN_ENTITY_NAME" "1 combinerator " "Found entity 1: combinerator" {  } { { "designs/combineratorvhd.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/combineratorvhd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/addressbuffer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designs/addressbuffer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addressBuffer " "Found entity 1: addressBuffer" {  } { { "designs/addressBuffer.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/addressBuffer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/7segout.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designs/7segout.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7segout " "Found entity 1: 7segout" {  } { { "designs/7segout.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/7segout.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-arch " "Found design unit 1: mux2to1-arch" {  } { { "designs/2to1mux.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/2to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "designs/2to1mux.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/2to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Found design unit 1: ALU-arch" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designs/main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "designs/main.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/instructionman.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/instructionman.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMan-arch " "Found design unit 1: InstructionMan-arch" {  } { { "designs/InstructionMan.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/InstructionMan.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMan " "Found entity 1: InstructionMan" {  } { { "designs/InstructionMan.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/InstructionMan.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/instruction_man.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designs/instruction_man.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_man " "Found entity 1: Instruction_man" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/signextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/signextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sExtender-arch " "Found design unit 1: sExtender-arch" {  } { { "designs/signExtender.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/signExtender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230974 ""} { "Info" "ISGN_ENTITY_NAME" "1 sExtender " "Found entity 1: sExtender" {  } { { "designs/signExtender.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/signExtender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/mux5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/mux5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5bit-arch " "Found design unit 1: mux5bit-arch" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230974 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5bit " "Found entity 1: mux5bit" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designs/mux32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designs/mux32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32bit-arch " "Found design unit 1: mux32bit-arch" {  } { { "designs/mux32bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32bit " "Found entity 1: mux32bit" {  } { { "designs/mux32bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duplicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duplicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 duplicator-arch " "Found design unit 1: duplicator-arch" {  } { { "duplicator.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/duplicator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""} { "Info" "ISGN_ENTITY_NAME" "1 duplicator " "Found entity 1: duplicator" {  } { { "duplicator.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/duplicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commandsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file commandsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commandSplitter-arch " "Found design unit 1: commandSplitter-arch" {  } { { "commandSplitter.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/commandSplitter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""} { "Info" "ISGN_ENTITY_NAME" "1 commandSplitter " "Found entity 1: commandSplitter" {  } { { "commandSplitter.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/commandSplitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-arch " "Found design unit 1: register32-arch" {  } { { "register32.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/register32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/register32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registeredalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registeredalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registeredALU " "Found entity 1: registeredALU" {  } { { "registeredALU.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/registeredALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enable-arch " "Found design unit 1: enable-arch" {  } { { "enable.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/enable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""} { "Info" "ISGN_ENTITY_NAME" "1 enable " "Found entity 1: enable" {  } { { "enable.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/enable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristateenablebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristateenablebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristateEN-arch " "Found design unit 1: tristateEN-arch" {  } { { "tristateEnableBuffer.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/tristateEnableBuffer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristateEN " "Found entity 1: tristateEN" {  } { { "tristateEnableBuffer.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/tristateEnableBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffercontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file buffercontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BufferControl " "Found entity 1: BufferControl" {  } { { "BufferControl.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/BufferControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equals-arch " "Found design unit 1: equals-arch" {  } { { "equals.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/equals.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""} { "Info" "ISGN_ENTITY_NAME" "1 equals " "Found entity 1: equals" {  } { { "equals.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/equals.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826230994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionFile-arch " "Found design unit 1: instructionFile-arch" {  } { { "InstructionFile.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/InstructionFile.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826231004 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionFile " "Found entity 1: instructionFile" {  } { { "InstructionFile.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/InstructionFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826231004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826231004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IP-arch " "Found design unit 1: IP-arch" {  } { { "IP.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/IP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826231004 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP " "Found entity 1: IP" {  } { { "IP.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/IP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826231004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826231004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch " "Found design unit 1: adder-arch" {  } { { "addressAdder.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/addressAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826231004 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "addressAdder.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/addressAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826231004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826231004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instruction_man " "Elaborating entity \"Instruction_man\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462826231415 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ENABLE " "Pin \"ENABLE\" not connected" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 40 696 872 56 "ENABLE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1462826231425 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 32 904 952 64 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1462826231425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMan InstructionMan:inst3 " "Elaborating entity \"InstructionMan\" for hierarchy \"InstructionMan:inst3\"" {  } { { "designs/Instruction_man.bdf" "inst3" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 112 -24 144 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r_typeIn r_typeIn:inst4 " "Elaborating entity \"r_typeIn\" for hierarchy \"r_typeIn:inst4\"" {  } { { "designs/Instruction_man.bdf" "inst4" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 248 -96 144 440 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "commandSplitter r_typeIn:inst4\|commandSplitter:inst1 " "Elaborating entity \"commandSplitter\" for hierarchy \"r_typeIn:inst4\|commandSplitter:inst1\"" {  } { { "designs/r_typeIn.bdf" "inst1" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/r_typeIn.bdf" { { 168 776 944 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duplicator r_typeIn:inst4\|duplicator:inst " "Elaborating entity \"duplicator\" for hierarchy \"r_typeIn:inst4\|duplicator:inst\"" {  } { { "designs/r_typeIn.bdf" "inst" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/r_typeIn.bdf" { { 352 536 696 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionFile r_typeIn:inst4\|instructionFile:inst3 " "Elaborating entity \"instructionFile\" for hierarchy \"r_typeIn:inst4\|instructionFile:inst3\"" {  } { { "designs/r_typeIn.bdf" "inst3" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/r_typeIn.bdf" { { 416 216 448 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP r_typeIn:inst4\|IP:inst2 " "Elaborating entity \"IP\" for hierarchy \"r_typeIn:inst4\|IP:inst2\"" {  } { { "designs/r_typeIn.bdf" "inst2" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/r_typeIn.bdf" { { 536 144 328 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder r_typeIn:inst4\|adder:inst4 " "Elaborating entity \"adder\" for hierarchy \"r_typeIn:inst4\|adder:inst4\"" {  } { { "designs/r_typeIn.bdf" "inst4" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/r_typeIn.bdf" { { 624 576 816 768 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputBuffer r_typeIn:inst4\|inputBuffer:inst200 " "Elaborating entity \"inputBuffer\" for hierarchy \"r_typeIn:inst4\|inputBuffer:inst200\"" {  } { { "designs/r_typeIn.bdf" "inst200" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/r_typeIn.bdf" { { 176 472 656 304 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinerator r_typeIn:inst4\|inputBuffer:inst200\|combinerator:inst " "Elaborating entity \"combinerator\" for hierarchy \"r_typeIn:inst4\|inputBuffer:inst200\|combinerator:inst\"" {  } { { "designs/inputBuffer.bdf" "inst" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/inputBuffer.bdf" { { 160 712 888 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 r_typeIn:inst4\|inputBuffer:inst200\|register8:inst2 " "Elaborating entity \"register8\" for hierarchy \"r_typeIn:inst4\|inputBuffer:inst200\|register8:inst2\"" {  } { { "designs/inputBuffer.bdf" "inst2" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/inputBuffer.bdf" { { 72 384 568 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux r_typeIn:inst4\|inputBuffer:inst200\|mux:inst6 " "Elaborating entity \"mux\" for hierarchy \"r_typeIn:inst4\|inputBuffer:inst200\|mux:inst6\"" {  } { { "designs/inputBuffer.bdf" "inst6" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/inputBuffer.bdf" { { 192 48 240 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231495 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT muxer1to4.vhd(15) " "VHDL Process Statement warning at muxer1to4.vhd(15): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT muxer1to4.vhd(17) " "VHDL Process Statement warning at muxer1to4.vhd(17): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT muxer1to4.vhd(19) " "VHDL Process Statement warning at muxer1to4.vhd(19): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT muxer1to4.vhd(21) " "VHDL Process Statement warning at muxer1to4.vhd(21): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux1 muxer1to4.vhd(12) " "VHDL Process Statement warning at muxer1to4.vhd(12): inferring latch(es) for signal or variable \"mux1\", which holds its previous value in one or more paths through the process" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2 muxer1to4.vhd(12) " "VHDL Process Statement warning at muxer1to4.vhd(12): inferring latch(es) for signal or variable \"mux2\", which holds its previous value in one or more paths through the process" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux3 muxer1to4.vhd(12) " "VHDL Process Statement warning at muxer1to4.vhd(12): inferring latch(es) for signal or variable \"mux3\", which holds its previous value in one or more paths through the process" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux4 muxer1to4.vhd(12) " "VHDL Process Statement warning at muxer1to4.vhd(12): inferring latch(es) for signal or variable \"mux4\", which holds its previous value in one or more paths through the process" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux4\[0\] muxer1to4.vhd(12) " "Inferred latch for \"mux4\[0\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux4\[1\] muxer1to4.vhd(12) " "Inferred latch for \"mux4\[1\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux4\[2\] muxer1to4.vhd(12) " "Inferred latch for \"mux4\[2\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux4\[3\] muxer1to4.vhd(12) " "Inferred latch for \"mux4\[3\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux4\[4\] muxer1to4.vhd(12) " "Inferred latch for \"mux4\[4\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux4\[5\] muxer1to4.vhd(12) " "Inferred latch for \"mux4\[5\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux4\[6\] muxer1to4.vhd(12) " "Inferred latch for \"mux4\[6\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux4\[7\] muxer1to4.vhd(12) " "Inferred latch for \"mux4\[7\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3\[0\] muxer1to4.vhd(12) " "Inferred latch for \"mux3\[0\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3\[1\] muxer1to4.vhd(12) " "Inferred latch for \"mux3\[1\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3\[2\] muxer1to4.vhd(12) " "Inferred latch for \"mux3\[2\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3\[3\] muxer1to4.vhd(12) " "Inferred latch for \"mux3\[3\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3\[4\] muxer1to4.vhd(12) " "Inferred latch for \"mux3\[4\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3\[5\] muxer1to4.vhd(12) " "Inferred latch for \"mux3\[5\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3\[6\] muxer1to4.vhd(12) " "Inferred latch for \"mux3\[6\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3\[7\] muxer1to4.vhd(12) " "Inferred latch for \"mux3\[7\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2\[0\] muxer1to4.vhd(12) " "Inferred latch for \"mux2\[0\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2\[1\] muxer1to4.vhd(12) " "Inferred latch for \"mux2\[1\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2\[2\] muxer1to4.vhd(12) " "Inferred latch for \"mux2\[2\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2\[3\] muxer1to4.vhd(12) " "Inferred latch for \"mux2\[3\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2\[4\] muxer1to4.vhd(12) " "Inferred latch for \"mux2\[4\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2\[5\] muxer1to4.vhd(12) " "Inferred latch for \"mux2\[5\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2\[6\] muxer1to4.vhd(12) " "Inferred latch for \"mux2\[6\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2\[7\] muxer1to4.vhd(12) " "Inferred latch for \"mux2\[7\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1\[0\] muxer1to4.vhd(12) " "Inferred latch for \"mux1\[0\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1\[1\] muxer1to4.vhd(12) " "Inferred latch for \"mux1\[1\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1\[2\] muxer1to4.vhd(12) " "Inferred latch for \"mux1\[2\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1\[3\] muxer1to4.vhd(12) " "Inferred latch for \"mux1\[3\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1\[4\] muxer1to4.vhd(12) " "Inferred latch for \"mux1\[4\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1\[5\] muxer1to4.vhd(12) " "Inferred latch for \"mux1\[5\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1\[6\] muxer1to4.vhd(12) " "Inferred latch for \"mux1\[6\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1\[7\] muxer1to4.vhd(12) " "Inferred latch for \"mux1\[7\]\" at muxer1to4.vhd(12)" {  } { { "designs/muxer1to4.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462826231495 "|Instruction_man|r_typeIn:inst4|inputBuffer:inst200|mux:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forcer r_typeIn:inst4\|forcer:inst5 " "Elaborating entity \"forcer\" for hierarchy \"r_typeIn:inst4\|forcer:inst5\"" {  } { { "designs/r_typeIn.bdf" "inst5" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/r_typeIn.bdf" { { 296 144 296 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "designs/Instruction_man.bdf" "inst2" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 112 776 952 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231515 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(29) " "VHDL Process Statement warning at ALU.vhd(29): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(29) " "VHDL Process Statement warning at ALU.vhd(29): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(31) " "VHDL Process Statement warning at ALU.vhd(31): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(31) " "VHDL Process Statement warning at ALU.vhd(31): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(35) " "VHDL Process Statement warning at ALU.vhd(35): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(35) " "VHDL Process Statement warning at ALU.vhd(35): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(41) " "VHDL Process Statement warning at ALU.vhd(41): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(41) " "VHDL Process Statement warning at ALU.vhd(41): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(47) " "VHDL Process Statement warning at ALU.vhd(47): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(47) " "VHDL Process Statement warning at ALU.vhd(47): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(53) " "VHDL Process Statement warning at ALU.vhd(53): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(53) " "VHDL Process Statement warning at ALU.vhd(53): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(72) " "VHDL Process Statement warning at ALU.vhd(72): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(72) " "VHDL Process Statement warning at ALU.vhd(72): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/ALU.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231515 "|Instruction_man|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram3port ram3port:inst " "Elaborating entity \"ram3port\" for hierarchy \"ram3port:inst\"" {  } { { "designs/Instruction_man.bdf" "inst" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 224 400 608 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt3pram ram3port:inst\|alt3pram:alt3pram_component " "Elaborating entity \"alt3pram\" for hierarchy \"ram3port:inst\|alt3pram:alt3pram_component\"" {  } { { "designs/ram3port.vhd" "alt3pram_component" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/ram3port.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram3port:inst\|alt3pram:alt3pram_component " "Elaborated megafunction instantiation \"ram3port:inst\|alt3pram:alt3pram_component\"" {  } { { "designs/ram3port.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/ram3port.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram3port:inst\|alt3pram:alt3pram_component " "Instantiated megafunction \"ram3port:inst\|alt3pram:alt3pram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt3pram " "Parameter \"lpm_type\" = \"alt3pram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a OFF " "Parameter \"outdata_aclr_a\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b OFF " "Parameter \"outdata_aclr_b\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a OUTCLOCK " "Parameter \"outdata_reg_a\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b OUTCLOCK " "Parameter \"outdata_reg_b\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_a OFF " "Parameter \"rdaddress_aclr_a\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_b OFF " "Parameter \"rdaddress_aclr_b\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_a INCLOCK " "Parameter \"rdaddress_reg_a\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_b INCLOCK " "Parameter \"rdaddress_reg_b\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_a OFF " "Parameter \"rdcontrol_aclr_a\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b OFF " "Parameter \"rdcontrol_aclr_b\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_a UNREGISTERED " "Parameter \"rdcontrol_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b UNREGISTERED " "Parameter \"rdcontrol_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr OFF " "Parameter \"write_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_reg INCLOCK " "Parameter \"write_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231575 ""}  } { { "designs/ram3port.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/ram3port.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462826231575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 " "Elaborating entity \"altdpram\" for hierarchy \"ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\"" {  } { { "alt3pram.tdf" "altdpram_component1" { Text "z:/altera/13.0.1sp1/quartus/libraries/megafunctions/alt3pram.tdf" 114 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 ram3port:inst\|alt3pram:alt3pram_component " "Elaborated megafunction instantiation \"ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\", which is child of megafunction instantiation \"ram3port:inst\|alt3pram:alt3pram_component\"" {  } { { "alt3pram.tdf" "" { Text "z:/altera/13.0.1sp1/quartus/libraries/megafunctions/alt3pram.tdf" 114 1 0 } } { "designs/ram3port.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/ram3port.vhd" 59 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "z:/altera/13.0.1sp1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block ram3port:inst\|alt3pram:alt3pram_component " "Elaborated megafunction instantiation \"ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\", which is child of megafunction instantiation \"ram3port:inst\|alt3pram:alt3pram_component\"" {  } { { "altdpram.tdf" "" { Text "z:/altera/13.0.1sp1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "designs/ram3port.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/ram3port.vhd" 59 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pno1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pno1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pno1 " "Found entity 1: altsyncram_pno1" {  } { { "db/altsyncram_pno1.tdf" "" { Text "X:/CSC 342_343/SingleCycleCPULab/db/altsyncram_pno1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462826231906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462826231906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pno1 ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_pno1:auto_generated " "Elaborating entity \"altsyncram_pno1\" for hierarchy \"ram3port:inst\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_pno1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "z:/altera/13.0.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristateEN tristateEN:inst11 " "Elaborating entity \"tristateEN\" for hierarchy \"tristateEN:inst11\"" {  } { { "designs/Instruction_man.bdf" "inst11" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 56 1008 1200 136 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bit mux5bit:inst7 " "Elaborating entity \"mux5bit\" for hierarchy \"mux5bit:inst7\"" {  } { { "designs/Instruction_man.bdf" "inst7" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 80 192 368 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231956 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IP mux5bit.vhd(12) " "VHDL Signal Declaration warning at mux5bit.vhd(12): used explicit default value for signal \"IP\" because signal was never assigned a value" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1462826231956 "|Instruction_man|mux5bit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice2 mux5bit.vhd(17) " "VHDL Process Statement warning at mux5bit.vhd(17): signal \"choice2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231956 "|Instruction_man|mux5bit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 mux5bit.vhd(18) " "VHDL Process Statement warning at mux5bit.vhd(18): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231956 "|Instruction_man|mux5bit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice2 mux5bit.vhd(19) " "VHDL Process Statement warning at mux5bit.vhd(19): signal \"choice2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231956 "|Instruction_man|mux5bit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 mux5bit.vhd(20) " "VHDL Process Statement warning at mux5bit.vhd(20): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231956 "|Instruction_man|mux5bit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice2 mux5bit.vhd(21) " "VHDL Process Statement warning at mux5bit.vhd(21): signal \"choice2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231956 "|Instruction_man|mux5bit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IP mux5bit.vhd(22) " "VHDL Process Statement warning at mux5bit.vhd(22): signal \"IP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231956 "|Instruction_man|mux5bit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IP mux5bit.vhd(24) " "VHDL Process Statement warning at mux5bit.vhd(24): signal \"IP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/mux5bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231956 "|Instruction_man|mux5bit:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit mux32bit:inst6 " "Elaborating entity \"mux32bit\" for hierarchy \"mux32bit:inst6\"" {  } { { "designs/Instruction_man.bdf" "inst6" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 272 664 848 384 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231956 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 mux32bit.vhd(16) " "VHDL Process Statement warning at mux32bit.vhd(16): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/mux32bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux32bit.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231966 "|Instruction_man|mux32bit:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 mux32bit.vhd(18) " "VHDL Process Statement warning at mux32bit.vhd(18): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "designs/mux32bit.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/mux32bit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462826231966 "|Instruction_man|mux32bit:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sExtender sExtender:inst5 " "Elaborating entity \"sExtender\" for hierarchy \"sExtender:inst5\"" {  } { { "designs/Instruction_man.bdf" "inst5" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 424 376 600 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231966 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp0 signExtender.vhd(13) " "VHDL Signal Declaration warning at signExtender.vhd(13): used explicit default value for signal \"temp0\" because signal was never assigned a value" {  } { { "designs/signExtender.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/signExtender.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1462826231966 "|Instruction_man|sExtender:inst5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp1 signExtender.vhd(14) " "VHDL Signal Declaration warning at signExtender.vhd(14): used explicit default value for signal \"temp1\" because signal was never assigned a value" {  } { { "designs/signExtender.vhd" "" { Text "X:/CSC 342_343/SingleCycleCPULab/designs/signExtender.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1462826231966 "|Instruction_man|sExtender:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segout 7segout:inst1 " "Elaborating entity \"7segout\" for hierarchy \"7segout:inst1\"" {  } { { "designs/Instruction_man.bdf" "inst1" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 248 968 1128 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b4to7Seg 7segout:inst1\|b4to7Seg:inst " "Elaborating entity \"b4to7Seg\" for hierarchy \"7segout:inst1\|b4to7Seg:inst\"" {  } { { "designs/7segout.bdf" "inst" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/7segout.bdf" { { 32 656 824 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter32to8of4 7segout:inst1\|splitter32to8of4:inst8 " "Elaborating entity \"splitter32to8of4\" for hierarchy \"7segout:inst1\|splitter32to8of4:inst8\"" {  } { { "designs/7segout.bdf" "inst8" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/7segout.bdf" { { 136 312 512 312 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462826231976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Icomplete\[29\] GND " "Pin \"Icomplete\[29\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|Icomplete[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Icomplete\[25\] GND " "Pin \"Icomplete\[25\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|Icomplete[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Icomplete\[24\] GND " "Pin \"Icomplete\[24\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|Icomplete[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Icomplete\[23\] GND " "Pin \"Icomplete\[23\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|Icomplete[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Icomplete\[20\] GND " "Pin \"Icomplete\[20\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|Icomplete[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Icomplete\[19\] GND " "Pin \"Icomplete\[19\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|Icomplete[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP\[3\] GND " "Pin \"OP\[3\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 232 200 376 248 "OP\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|OP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS\[4\] GND " "Pin \"RS\[4\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 216 392 280 "RS\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|RS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS\[3\] GND " "Pin \"RS\[3\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 216 392 280 "RS\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|RS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS\[2\] GND " "Pin \"RS\[2\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 216 392 280 "RS\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|RS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT\[4\] GND " "Pin \"RT\[4\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 296 216 392 312 "RT\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|RT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT\[3\] GND " "Pin \"RT\[3\]\" is stuck at GND" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 296 216 392 312 "RT\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462826233869 "|Instruction_man|RT[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462826233869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462826234590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[7\] " "No output dependent on input pin \"INPUT\[7\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 -480 -304 280 "INPUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INPUT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[6\] " "No output dependent on input pin \"INPUT\[6\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 -480 -304 280 "INPUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INPUT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[5\] " "No output dependent on input pin \"INPUT\[5\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 -480 -304 280 "INPUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INPUT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[4\] " "No output dependent on input pin \"INPUT\[4\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 -480 -304 280 "INPUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INPUT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[3\] " "No output dependent on input pin \"INPUT\[3\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 -480 -304 280 "INPUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INPUT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[2\] " "No output dependent on input pin \"INPUT\[2\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 -480 -304 280 "INPUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INPUT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[1\] " "No output dependent on input pin \"INPUT\[1\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 -480 -304 280 "INPUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INPUT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[0\] " "No output dependent on input pin \"INPUT\[0\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 264 -480 -304 280 "INPUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INPUT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INrange\[1\] " "No output dependent on input pin \"INrange\[1\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 288 -472 -296 304 "INrange" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INrange[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INrange\[0\] " "No output dependent on input pin \"INrange\[0\]\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 288 -472 -296 304 "INrange" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|INrange[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENABLE " "No output dependent on input pin \"ENABLE\"" {  } { { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 40 696 872 56 "ENABLE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462826234750 "|Instruction_man|ENABLE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462826234750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "514 " "Implemented 514 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462826234750 ""} { "Info" "ICUT_CUT_TM_OPINS" "154 " "Implemented 154 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462826234750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "282 " "Implemented 282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462826234750 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1462826234750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462826234750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462826234790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 16:37:14 2016 " "Processing ended: Mon May 09 16:37:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462826234790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462826234790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462826234790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462826234790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462826236512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462826236512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 16:37:15 2016 " "Processing started: Mon May 09 16:37:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462826236512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1462826236512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleOne -c SingleCycleOne " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleOne -c SingleCycleOne" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1462826236512 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1462826236582 ""}
{ "Info" "0" "" "Project  = SingleCycleOne" {  } {  } 0 0 "Project  = SingleCycleOne" 0 0 "Fitter" 0 0 1462826236582 ""}
{ "Info" "0" "" "Revision = SingleCycleOne" {  } {  } 0 0 "Revision = SingleCycleOne" 0 0 "Fitter" 0 0 1462826236582 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1462826236813 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleOne EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"SingleCycleOne\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462826236843 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462826237143 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462826237163 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462826238165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462826238165 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1462826238165 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 1809 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462826238175 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 1810 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462826238175 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 1811 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462826238175 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1462826238175 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1462826238175 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 168 " "No exact pin location assignment(s) for 77 pins of 168 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlSIG " "Pin ControlSIG not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { ControlSIG } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 32 320 496 48 "ControlSIG" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlSIG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TRUE " "Pin TRUE not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { TRUE } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 528 904 1080 544 "TRUE" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRUE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[31\] " "Pin answer\[31\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[31] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[30\] " "Pin answer\[30\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[30] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[29\] " "Pin answer\[29\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[29] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[28\] " "Pin answer\[28\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[28] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[27\] " "Pin answer\[27\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[27] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[26\] " "Pin answer\[26\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[26] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[25\] " "Pin answer\[25\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[25] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[24\] " "Pin answer\[24\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[24] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[23\] " "Pin answer\[23\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[23] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[22\] " "Pin answer\[22\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[22] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[21\] " "Pin answer\[21\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[21] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[20\] " "Pin answer\[20\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[20] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[19\] " "Pin answer\[19\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[19] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[18\] " "Pin answer\[18\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[18] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[17\] " "Pin answer\[17\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[17] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[16\] " "Pin answer\[16\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[16] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[15\] " "Pin answer\[15\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[15] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[14\] " "Pin answer\[14\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[14] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[13\] " "Pin answer\[13\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[13] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[12\] " "Pin answer\[12\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[12] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[11\] " "Pin answer\[11\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[11] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[10\] " "Pin answer\[10\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[10] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[9\] " "Pin answer\[9\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[9] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[8\] " "Pin answer\[8\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[8] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[7\] " "Pin answer\[7\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[7] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[6\] " "Pin answer\[6\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[6] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[5\] " "Pin answer\[5\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[5] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[4\] " "Pin answer\[4\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[4] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[3\] " "Pin answer\[3\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[3] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[2\] " "Pin answer\[2\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[2] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[1\] " "Pin answer\[1\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[1] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "answer\[0\] " "Pin answer\[0\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { answer[0] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 136 1240 1416 152 "answer" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { answer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FUNC\[5\] " "Pin FUNC\[5\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { FUNC[5] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 352 152 328 368 "FUNC" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FUNC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FUNC\[4\] " "Pin FUNC\[4\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { FUNC[4] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 352 152 328 368 "FUNC" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FUNC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FUNC\[3\] " "Pin FUNC\[3\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { FUNC[3] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 352 152 328 368 "FUNC" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FUNC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FUNC\[2\] " "Pin FUNC\[2\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { FUNC[2] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 352 152 328 368 "FUNC" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FUNC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FUNC\[1\] " "Pin FUNC\[1\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { FUNC[1] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 352 152 328 368 "FUNC" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FUNC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FUNC\[0\] " "Pin FUNC\[0\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { FUNC[0] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 352 152 328 368 "FUNC" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FUNC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[31\] " "Pin Icomplete\[31\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[31] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[30\] " "Pin Icomplete\[30\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[30] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[29\] " "Pin Icomplete\[29\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[29] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[28\] " "Pin Icomplete\[28\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[28] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[27\] " "Pin Icomplete\[27\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[27] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[26\] " "Pin Icomplete\[26\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[26] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[25\] " "Pin Icomplete\[25\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[25] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[24\] " "Pin Icomplete\[24\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[24] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[23\] " "Pin Icomplete\[23\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[23] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[22\] " "Pin Icomplete\[22\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[22] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[21\] " "Pin Icomplete\[21\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[21] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[20\] " "Pin Icomplete\[20\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[20] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[19\] " "Pin Icomplete\[19\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[19] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[18\] " "Pin Icomplete\[18\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[18] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[17\] " "Pin Icomplete\[17\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[17] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[16\] " "Pin Icomplete\[16\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[16] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[15\] " "Pin Icomplete\[15\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[15] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[14\] " "Pin Icomplete\[14\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[14] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[13\] " "Pin Icomplete\[13\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[13] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[12\] " "Pin Icomplete\[12\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[12] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[11\] " "Pin Icomplete\[11\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[11] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[10\] " "Pin Icomplete\[10\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[10] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[9\] " "Pin Icomplete\[9\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[9] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[8\] " "Pin Icomplete\[8\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[8] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[7\] " "Pin Icomplete\[7\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[7] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[6\] " "Pin Icomplete\[6\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[6] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[5\] " "Pin Icomplete\[5\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[5] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[4\] " "Pin Icomplete\[4\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[4] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[3\] " "Pin Icomplete\[3\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[3] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[2\] " "Pin Icomplete\[2\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[2] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[1\] " "Pin Icomplete\[1\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[1] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Icomplete\[0\] " "Pin Icomplete\[0\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { Icomplete[0] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 408 176 352 424 "Icomplete" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Icomplete[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHAMT\[4\] " "Pin SHAMT\[4\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { SHAMT[4] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 336 160 336 352 "SHAMT" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHAMT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHAMT\[3\] " "Pin SHAMT\[3\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { SHAMT[3] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 336 160 336 352 "SHAMT" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHAMT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHAMT\[2\] " "Pin SHAMT\[2\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { SHAMT[2] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 336 160 336 352 "SHAMT" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHAMT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHAMT\[1\] " "Pin SHAMT\[1\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { SHAMT[1] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 336 160 336 352 "SHAMT" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHAMT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHAMT\[0\] " "Pin SHAMT\[0\] not assigned to an exact location on the device" {  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { SHAMT[0] } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 336 160 336 352 "SHAMT" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHAMT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1462826238295 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1462826238295 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleOne.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleOne.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1462826238655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1462826238655 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1462826238676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node CLK (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462826238746 ""}  } { { "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/altera/13.0.1sp1/quartus/bin/pin_planner.ppl" { CLK } } } { "z:/altera/13.0.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/altera/13.0.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "designs/Instruction_man.bdf" "" { Schematic "X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf" { { 312 -440 -264 328 "CLK" "" } } } } { "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/13.0.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462826238746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462826238996 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462826238996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462826238996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462826238996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462826238996 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462826239006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462826239006 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462826239006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462826239006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1462826239006 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462826239006 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "77 unused 3.3V 0 77 0 " "Number of I/O pins in group: 77 (unused VREF, 3.3V VCCIO, 0 input, 77 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1462826239016 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1462826239016 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1462826239016 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 18 46 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462826239016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 13 46 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462826239016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462826239016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462826239016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462826239016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 35 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462826239016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 19 39 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462826239016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 43 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462826239016 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1462826239016 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1462826239016 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462826239126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462826243863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462826244264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462826244294 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462826249471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462826249471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462826249721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "X:/CSC 342_343/SingleCycleCPULab/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1462826252385 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462826252385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462826254608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1462826254618 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462826254618 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.36 " "Total time spent on timing analysis during the Fitter is 1.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1462826254668 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462826254679 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "154 " "Found 154 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlSIG 0 " "Pin \"ControlSIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TRUE 0 " "Pin \"TRUE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[6\] 0 " "Pin \"a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[5\] 0 " "Pin \"a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[4\] 0 " "Pin \"a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[3\] 0 " "Pin \"a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[2\] 0 " "Pin \"a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[1\] 0 " "Pin \"a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[0\] 0 " "Pin \"a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[31\] 0 " "Pin \"answer\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[30\] 0 " "Pin \"answer\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[29\] 0 " "Pin \"answer\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[28\] 0 " "Pin \"answer\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[27\] 0 " "Pin \"answer\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[26\] 0 " "Pin \"answer\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[25\] 0 " "Pin \"answer\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[24\] 0 " "Pin \"answer\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[23\] 0 " "Pin \"answer\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[22\] 0 " "Pin \"answer\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[21\] 0 " "Pin \"answer\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[20\] 0 " "Pin \"answer\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[19\] 0 " "Pin \"answer\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[18\] 0 " "Pin \"answer\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[17\] 0 " "Pin \"answer\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[16\] 0 " "Pin \"answer\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[15\] 0 " "Pin \"answer\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[14\] 0 " "Pin \"answer\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[13\] 0 " "Pin \"answer\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[12\] 0 " "Pin \"answer\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[11\] 0 " "Pin \"answer\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[10\] 0 " "Pin \"answer\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[9\] 0 " "Pin \"answer\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[8\] 0 " "Pin \"answer\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[7\] 0 " "Pin \"answer\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[6\] 0 " "Pin \"answer\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[5\] 0 " "Pin \"answer\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[4\] 0 " "Pin \"answer\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[3\] 0 " "Pin \"answer\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[2\] 0 " "Pin \"answer\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[1\] 0 " "Pin \"answer\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "answer\[0\] 0 " "Pin \"answer\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[6\] 0 " "Pin \"b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[5\] 0 " "Pin \"b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[4\] 0 " "Pin \"b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[3\] 0 " "Pin \"b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[6\] 0 " "Pin \"c\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[5\] 0 " "Pin \"c\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[4\] 0 " "Pin \"c\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[3\] 0 " "Pin \"c\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[2\] 0 " "Pin \"c\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[1\] 0 " "Pin \"c\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[0\] 0 " "Pin \"c\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e\[6\] 0 " "Pin \"e\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e\[5\] 0 " "Pin \"e\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e\[4\] 0 " "Pin \"e\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e\[3\] 0 " "Pin \"e\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e\[2\] 0 " "Pin \"e\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e\[1\] 0 " "Pin \"e\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e\[0\] 0 " "Pin \"e\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f\[6\] 0 " "Pin \"f\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f\[5\] 0 " "Pin \"f\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f\[4\] 0 " "Pin \"f\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f\[3\] 0 " "Pin \"f\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f\[2\] 0 " "Pin \"f\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f\[1\] 0 " "Pin \"f\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f\[0\] 0 " "Pin \"f\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUNC\[5\] 0 " "Pin \"FUNC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUNC\[4\] 0 " "Pin \"FUNC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUNC\[3\] 0 " "Pin \"FUNC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUNC\[2\] 0 " "Pin \"FUNC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUNC\[1\] 0 " "Pin \"FUNC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FUNC\[0\] 0 " "Pin \"FUNC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[6\] 0 " "Pin \"g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[5\] 0 " "Pin \"g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[4\] 0 " "Pin \"g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[3\] 0 " "Pin \"g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[6\] 0 " "Pin \"h\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[5\] 0 " "Pin \"h\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[4\] 0 " "Pin \"h\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[3\] 0 " "Pin \"h\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[2\] 0 " "Pin \"h\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[1\] 0 " "Pin \"h\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[0\] 0 " "Pin \"h\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[31\] 0 " "Pin \"Icomplete\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[30\] 0 " "Pin \"Icomplete\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[29\] 0 " "Pin \"Icomplete\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[28\] 0 " "Pin \"Icomplete\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[27\] 0 " "Pin \"Icomplete\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[26\] 0 " "Pin \"Icomplete\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[25\] 0 " "Pin \"Icomplete\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[24\] 0 " "Pin \"Icomplete\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[23\] 0 " "Pin \"Icomplete\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[22\] 0 " "Pin \"Icomplete\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[21\] 0 " "Pin \"Icomplete\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[20\] 0 " "Pin \"Icomplete\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[19\] 0 " "Pin \"Icomplete\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[18\] 0 " "Pin \"Icomplete\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[17\] 0 " "Pin \"Icomplete\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[16\] 0 " "Pin \"Icomplete\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[15\] 0 " "Pin \"Icomplete\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[14\] 0 " "Pin \"Icomplete\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[13\] 0 " "Pin \"Icomplete\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[12\] 0 " "Pin \"Icomplete\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[11\] 0 " "Pin \"Icomplete\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[10\] 0 " "Pin \"Icomplete\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[9\] 0 " "Pin \"Icomplete\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[8\] 0 " "Pin \"Icomplete\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[7\] 0 " "Pin \"Icomplete\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[6\] 0 " "Pin \"Icomplete\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[5\] 0 " "Pin \"Icomplete\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[4\] 0 " "Pin \"Icomplete\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[3\] 0 " "Pin \"Icomplete\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[2\] 0 " "Pin \"Icomplete\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[1\] 0 " "Pin \"Icomplete\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Icomplete\[0\] 0 " "Pin \"Icomplete\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[5\] 0 " "Pin \"OP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[4\] 0 " "Pin \"OP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[3\] 0 " "Pin \"OP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[2\] 0 " "Pin \"OP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[1\] 0 " "Pin \"OP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[0\] 0 " "Pin \"OP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[4\] 0 " "Pin \"RD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[3\] 0 " "Pin \"RD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[2\] 0 " "Pin \"RD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[1\] 0 " "Pin \"RD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[0\] 0 " "Pin \"RD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[4\] 0 " "Pin \"RS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[3\] 0 " "Pin \"RS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[2\] 0 " "Pin \"RS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[1\] 0 " "Pin \"RS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[0\] 0 " "Pin \"RS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[4\] 0 " "Pin \"RT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[3\] 0 " "Pin \"RT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[2\] 0 " "Pin \"RT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[1\] 0 " "Pin \"RT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[0\] 0 " "Pin \"RT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SHAMT\[4\] 0 " "Pin \"SHAMT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SHAMT\[3\] 0 " "Pin \"SHAMT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SHAMT\[2\] 0 " "Pin \"SHAMT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SHAMT\[1\] 0 " "Pin \"SHAMT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SHAMT\[0\] 0 " "Pin \"SHAMT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1462826254709 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1462826254709 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462826255249 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462826255319 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462826255850 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462826256581 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1462826256601 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1462826256701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/CSC 342_343/SingleCycleCPULab/output_files/SingleCycleOne.fit.smsg " "Generated suppressed messages file X:/CSC 342_343/SingleCycleCPULab/output_files/SingleCycleOne.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462826256952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462826257342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 16:37:37 2016 " "Processing ended: Mon May 09 16:37:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462826257342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462826257342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462826257342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462826257342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1462826258845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462826258845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 16:37:38 2016 " "Processing started: Mon May 09 16:37:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462826258845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1462826258845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleOne -c SingleCycleOne " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleOne -c SingleCycleOne" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1462826258845 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1462826261278 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1462826261408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462826262470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 16:37:42 2016 " "Processing ended: Mon May 09 16:37:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462826262470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462826262470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462826262470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1462826262470 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1462826263171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1462826264102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 16:37:43 2016 " "Processing started: Mon May 09 16:37:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462826264102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462826264102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycleOne -c SingleCycleOne " "Command: quartus_sta SingleCycleOne -c SingleCycleOne" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462826264102 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1462826264192 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462826264413 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleOne.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleOne.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1462826264693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462826264693 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264693 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NEXT NEXT " "create_clock -period 1.000 -name NEXT NEXT" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264693 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264693 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1462826264703 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1462826264713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1462826264733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.284 " "Worst-case setup slack is -5.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.284      -181.465 NEXT  " "   -5.284      -181.465 NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.763      -401.425 CLK  " "   -2.763      -401.425 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462826264733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.606 " "Worst-case hold slack is -0.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606        -0.746 NEXT  " "   -0.606        -0.746 NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.662         0.000 CLK  " "    1.662         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462826264753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462826264763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462826264763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -702.736 CLK  " "   -1.627      -702.736 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -43.222 NEXT  " "   -1.222       -43.222 NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826264773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462826264773 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1462826264943 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1462826264943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1462826264993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.146 " "Worst-case setup slack is -2.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.146       -67.116 NEXT  " "   -2.146       -67.116 NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460      -169.730 CLK  " "   -1.460      -169.730 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.128 " "Worst-case hold slack is -0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128        -0.128 NEXT  " "   -0.128        -0.128 NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613         0.000 CLK  " "    0.613         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462826265003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462826265013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462826265023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -702.736 CLK  " "   -1.627      -702.736 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -43.222 NEXT  " "   -1.222       -43.222 NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462826265023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462826265023 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1462826265214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462826265274 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462826265274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462826265414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 16:37:45 2016 " "Processing ended: Mon May 09 16:37:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462826265414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462826265414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462826265414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462826265414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462826266896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462826266896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 16:37:46 2016 " "Processing started: Mon May 09 16:37:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462826266896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462826266896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SingleCycleOne -c SingleCycleOne " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SingleCycleOne -c SingleCycleOne" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462826266896 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycleOne.vo X:/CSC 342_343/SingleCycleCPULab/simulation/modelsim/ simulation " "Generated file SingleCycleOne.vo in folder \"X:/CSC 342_343/SingleCycleCPULab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462826267677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462826267757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 16:37:47 2016 " "Processing ended: Mon May 09 16:37:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462826267757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462826267757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462826267757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462826267757 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus II Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462826268468 ""}
