*********************************************************************************
Commit: 94b66ce176600d6867d76d5ee8da6b9cf4310907 
*********************************************************************************

[BoardPkg], [CPU], [PCH]

  Delete unnecessary files and update SiPkg.dec for 2047
  
  AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
  ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
  ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h
  ClientOneSiliconPkg/Include/MebxDataHob.h
  ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
  ClientOneSiliconPkg/Include/Pins/GpioPinsVer6Soc.h
  ClientOneSiliconPkg/Include/Ppi/Dwr.h
  ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
  ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
  ClientOneSiliconPkg/Include/TprInfoHob.h
  ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
  ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer3.h
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6M.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6P.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMemVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/AcpiPmPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer6.h
  ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuServerLib.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubServerLib.inf
  ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchIoExpander.h
  ClientOneSiliconPkg/SiPkg.dec
  DashG2GfspPkg/CMakeLists.txt
  DashG2GfspPkg/Gfsp3Init.c
  DashG2GfspPkg/GfspBupInit.c
  DashG2GfspPkg/GfspCommon.c
  DashG2GfspPkg/GfspDebugMenu.c
  DashG2GfspPkg/GfspIpMapping.c
  DashG2GfspPkg/GfspMainInit.c
  DashG2GfspPkg/GfspMrcEyeData.c
  DashG2GfspPkg/GfspMrcEyeDataExtract.c
  DashG2GfspPkg/GfspMrcSaveRestoreRegisters.c
  DashG2GfspPkg/GfspMrcTraining.c
  DashG2GfspPkg/GfspPunit.c
  DashG2GfspPkg/Include/GfspBup.h
  DashG2GfspPkg/Include/GfspCommon.h
  DashG2GfspPkg/Include/GfspDataMapping.h
  DashG2GfspPkg/Include/GfspDebugMenu.h
  DashG2GfspPkg/Include/GfspDisplay.h
  DashG2GfspPkg/Include/GfspEfi.h
  DashG2GfspPkg/Include/GfspGT.h
  DashG2GfspPkg/Include/GfspHalInterface.h
  DashG2GfspPkg/Include/GfspHda.h
  DashG2GfspPkg/Include/GfspIpMapping.h
  DashG2GfspPkg/Include/GfspMain.h
  DashG2GfspPkg/Include/GfspMrcEyeDataExtract.h
  DashG2GfspPkg/Include/GfspMrcInterface.h
  DashG2GfspPkg/Include/GfspMrcTraining.h
  DashG2GfspPkg/Include/GfspMrcTrainingDefaultParams.h
  DashG2GfspPkg/Include/GfspNpk.h
  DashG2GfspPkg/Include/GfspOutputs.h
  DashG2GfspPkg/Include/GfspPcie.h
  DashG2GfspPkg/Include/GfspPsfRegisters.h
  DashG2GfspPkg/Include/GfspPunit.h
  DashG2GfspPkg/Include/GfspRevision.h
  DashG2GfspPkg/Include/GfspSaiPolicy.h
  DashG2GfspPkg/Include/GfspSgUnit.h
  DashG2GfspPkg/Include/GfspVsp.h
  DashG2GfspPkg/Include/fsp_settings.h
  DashG2GfspPkg/Makefile
  DashG2GfspPkg/ReadMe.txt
  DashG2GfspPkg/fsp_settings.c
  Features/IntelAdvancedFeaturePkg/Include/AdvancedFeatures.dsc
  Features/IntelAdvancedFeaturePkg/Include/AdvancedFeaturesPcd.dsc
  Features/IntelAdvancedFeaturePkg/Include/PostMemory.fdf
  Features/IntelAdvancedFeaturePkg/Include/PreMemory.fdf
  Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dec
  Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dsc
  Features/Readme.md
  Features/ServerSmbiosFeaturePkg/Include/PostMemory.fdf
  Features/ServerSmbiosFeaturePkg/Include/PreMemory.fdf
  Features/ServerSmbiosFeaturePkg/Include/ServerSmbiosFeature.dsc
  Features/ServerSmbiosFeaturePkg/Readme.md
  Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dec
  Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dsc
  Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
  Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
  Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
  FischerLakeRpPkg/.gitignore
  FischerLakeRpPkg/BuildConfig.ini
  FischerLakeRpPkg/FDBinPkgRP.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryDefines.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryFd.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryFv.fdf
  FischerLakeRpPkg/Include/Fdf/FvOpRomPath.dsc
  FischerLakeRpPkg/Include/Fdf/FvOpUcode2Path.dsc
  FischerLakeRpPkg/Include/Fdf/FvOpUcodePath.dsc
  FischerLakeRpPkg/Include/Fdf/FvRawDefPath.dsc
  FischerLakeRpPkg/Include/Library/PlatformMFGModeLib.h
  FischerLakeRpPkg/Include/OemSmbios.h
  FischerLakeRpPkg/Include/Protocol/UbaMakerProtocol.h
  FischerLakeRpPkg/NvsGen.py
  FischerLakeRpPkg/PlatformBIOSBuild.py
  FischerLakeRpPkg/PlatformPkg.dec
  FischerLakeRpPkg/PlatformPkg.dsc
  FischerLakeRpPkg/PlatformPkg.fdf
  FischerLakeRpPkg/PlatformPkgConfig.dsc
  FischerLakeRpPkg/PlatformPkgEbg.dsc
  FischerLakeRpPkg/Tool/BoardInfo/IioCxlRbIou.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioGpe.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioPrt.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDino.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoMethod.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoResource.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDmi.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDmiAsPcie.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbIou.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbPorts.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioStacks.asi
  FischerLakeRpPkg/Tool/BoardInfo/PlatformPciTree_EPRP.asi
  FischerLakeRpPkg/Tool/BoardInfo/PlatformUncore.asi
  FischerLakeRpPkg/Tool/GenBiosId/BiosId.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdD.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdH.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdR.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdS.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdD.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdH.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdR.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdS.env
  FischerLakeRpPkg/Uba/UbaDxe.dsc
  FischerLakeRpPkg/Uba/UbaDxe.fdf
  FischerLakeRpPkg/Uba/UbaPei.dsc
  FischerLakeRpPkg/Uba/UbaPei.fdf
  FischerLakeRpPkg/projectMap

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: prt
*********************************************************************************
Commit: f6faaa2349f608ecb6779f77b1e2ce427f626ed6 
*********************************************************************************

[SiliconPkg]

  [ADL] Fix build failure due to missing PCD
  
  Fix build failure due to missing PCD
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: N/A
  Change-Id: I6e16c38fe6f41e76f310c6a18deaff95c4d8bd05
  Original commit hash: b0958f623939010468fedc41a03644e0e8189921
  
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6e81a6ca667f9fd99d986b71f9e799a96c81dc77 
*********************************************************************************

[PlatformPkg]

  Revert "[ADL-N] (1-channel memory) Enable only channel-0 from memory controller 0."
  
  Reverting this commit due to the below issues observed on ADLP.
  - BSOD seen on booting to LP4 board.
  - 1 Channel Memory change impacted ADLP also, which was unexpected.
  Only Channel-0 was enabled for ADLP.
  
  This reverts commit 6bd61223624a658b65321e1b9c8ddb34a365ee5c.
  
  Hsd-es-id: 1508784008
  Change-Id: Iea401cb1f4730f3b4cbd0c49cb8ad2f8452a706c
  Original commit hash: e05f2ab811038e36aa47fa7fd554dc859008c9ee
  
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 884e5566e9a17b465adc2c67f2d7728f530f9b6c 
*********************************************************************************

[BoardPkg]

  [TCSS] Enable IOM D3 Cold setting and iTBT RTD3 setting by default.
  
  As Power On Safe setting IOM D3 cold settings and iTBT RTD3 settings was disable as there were some issue with TBT FW.
  Now with iTBT FW version 4, that issue is fixed. So removing Power On safe settings.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: NA
  Change-Id: I1561cce0367a144782ed791bc36b9a8cafd520d3
  Original commit hash: e7aac4408450c4b51d421302898eec54d053e7c9
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 88f15de5e4be3e908acdc241e9011396a6c02ac2 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/HostBridge: Publish TPR info as part of HOB
  - create a new HOB for TPR to publish the info required by ACPI tables.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: 16012486711
  Change-Id: Ie4d80afae9793933f448e3560c6da9e49a3cfe88
  Original commit hash: 03426f5b17aab1fbf5fe570b1657eed3b6581386
  
  ClientOneSiliconPkg/Include/TprInfoHob.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b9d2ecc083536251e3616ee1b123482733148d91 
*********************************************************************************

[SiliconPkg]

  [Title] Update default memory speed for ADL B0: DDR5-4400
  
  [Issue/Feature Description]
  In the case of 1dpc, update default memory speed for ADL B0: DDR5-4400
  
  [Resolution]
  change default max frequency from 4000 to 4400 for ddr5
  
  [Impacted Platform]
  ADL-S
  
  Registers impacted:
  
  [Internal-only]
  
  Hsd-es-id: 1508774661
  Change-Id: I97a9f5cbf50d7f3153bb9e35f0c3e1b816c3cab9
  Original commit hash: e828a959133209e8634cbca8385cd0513f41a72f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e9f6611af8f35e21d21a70eb6890ccb78e86be1f 
*********************************************************************************

[PlatformPkg], [ASL]

  [ADL-S][DDR5][B0-CPU][A0/B0-PCH][TBT]: Autowake observed from S3/S4 cycles when TBT3 dock connected behind MR card
  
  1.Reverted the G02Sx wait condiction which is altered by Code Optimization Code Review
  Increased the wait time; After BIOS set _ON(), BIOS will try to send the Go2Sx command 50 times, before 5sec timeout
  2.Added postcode (0xDD: ACK, 0xEE: device gone: 0xCC: timeout; 0xBB: still trying)
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: 16012269119
  Change-Id: If7c98694f9557b3224a2f0b82bd281cccf0971df
  Original commit hash: cac4c7bf6c98fbee316187555ebee653a0432966
  
  AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: a3de57d32b69855f5474403cd65d8cca89303458 
*********************************************************************************

[BoardPkg], [ASL]

  [TCSS] Report PCIe tunneling info through _OSC when SW CM support is enabled.
  
  Add error handle.
  
  internal-only:
  
  Hsd-es-id: 22011795814
  Change-Id: I17c6ce13b2bccb874f36d2cc253ee01e485129cd
  Original commit hash: d6a72b13a5462e9dcfb82093cb82dd31570f641d
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f055a93adb2be09095e03a0181dbbb068567a2f7 
*********************************************************************************

[SiliconPkg]

  [Title] Critical KW issues found in BIOS
  
  [Issue/Feature Description]
  Array 'WeakLockEnTcwlTclLimits' of size 4 may use index value(s) 4..5
  
  [Resolution]
  Add Ddr type check before using WeakLockEnTcwlTclLimits.
  Valid indexes are MRC_DDR_TYPE_DDR4, MRC_DDR_TYPE_DDR5, MRC_DDR_TYPE_LPDDR5, MRC_DDR_TYPE_LPDDR4.
  
  [Impacted Platform]
  ADL
  
  Registers impacted:
  
  [Internal-only]
  
  Hsd-es-id: 22012105464
  Change-Id: Ica3450e7bfc30ed616ffed40676d6004e8b0a73c
  Original commit hash: fc0c4e45fe78c15be36b33b7819883f1d1eda35c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 871ec3dee6d68d610469371d4f21b8387826491f 
*********************************************************************************

[BoardPkg]

  [ADL-N] Disable Type-c ports 2 and 3 sa they get fused off in SOC.
  
  Hsd-es-id: 22012118923
  Change-Id: I20dbfa46a27d38d0d61a3115aae472a95ea6614d
  Original commit hash: 73c63bd56977b772e98c906ef616b5fd5555d759
  
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: ea49a1dce7a4211a653ee7baa4cfd7715e8687e1 
*********************************************************************************

[CPU]

  Program IMR for PRMRR.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: 16012393336
  Change-Id: Id5109f3269d31b2a556bc83477a4db566c1c6453
  Original commit hash: d17c6cd0fbc452d31f934babf40d46e772e4c3fa
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d9dcd6b619081913973cda8b12b0774ab1cf82de 
*********************************************************************************

[BoardPkg]

  [ADL-N] Fix Added to resolve External Build Failures in ADL-N Build Targets.
  
  Added MebxRestricted content tag to PcdIntegratedMebxSupport, as it was missed in ADL-N 10MB
  BIos changes review(Gerrit ID: 119006).
  
  Hsd-es-id: N/A
  Change-Id: Ibead4a93954441d7055b1b0028fedea3c28eef75
  Original commit hash: f8d86620cdfcee7f9b6d9d3abf39b952e894a985
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: e0bea597849864714a303c6669d535a0bab4e348 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  ClientOneSiliconPkg/GpioNativePrivateLib: MTL SoC GPIO Updates
  
  Combined GPIO PinMux updates for MTL. This change covers update for GPIO
  for following IPs/functionalities:
  1. Serial Io (missing pin muxing)
  2. ISH (missing pin muxing)
  3. ACE
  4. GFX(MIPI panels)
  5. THC
  6. PCIe CLKREQ
  7. SMBUS
  8. SATA
  9. USB OC PINS
  10. PCH HOT
  11. VR ALERT
  12. CPU C10 GATE
  13. CPU GP
  14. CNVi + BT(missing virtual pins implementation)
  15. Camera clocks
  16. Power button
  17. Type-C SBU pins
  18. Time sync pins
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: N/A
  Change-Id: I50f7992256e589209ab9226391e6fc2d1be08365
  Original commit hash: b548491bf8872262ffb52eb07ef5e6987442d44e
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiGpioTable.h
  AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
  ClientOneSiliconPkg/Include/Pins/GpioPinsVer1H.h
  ClientOneSiliconPkg/Include/Pins/GpioPinsVer1Lp.h
  ClientOneSiliconPkg/Include/Pins/GpioPinsVer6Soc.h
  ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer6.h
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d467212a5598962fc13bc78d92f5fa2aba589780 
*********************************************************************************

[CPU]

  ADL S B0 - Pcode is limiting core to reach P0 although no perf limit reported.
  
  - IsHeteroSupported () from CPUID Leaf reports TRUE even if All Big/Small Cores are disabled.
  - Changed the logic to check for respective core counts
  - Updated Scaling frequency calculation.
  
  internal-only:
  
  Hsd-es-id: 1308369234
  Change-Id: Icc7910efae67002b34c4bfc4cf5484a67b361081
  Original commit hash: 9bb3064632a8c864a727e1e323b5f11fe97359e7
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2aee13b50e484807606ac307ad3916a5d4f62dbb 
*********************************************************************************

[PlatformPkg]

  [ADLP]:Enabling Pep constraint by default for all I2C controllers
  
  1.Since I2C5 has B:D:F(0:19:1) higher function than I2C4 B:D:F(0:19:0).I2C4 has to be enabled by default in BIOS SETUP.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: 22012124041
  Change-Id: I6cc0d5e5a3692d928022a7f89edc6682fb4c2433
  Original commit hash: d351b4ad372306cbe4c12752712d9a4b04fb237d
  
  AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e0581dc16a81496d0c891866b495bf1e00c8c18b 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [ADL]BIOS Change Request for Changing the OV01A1S HWID for ADL platform
  
  Hsd-es-id: 1508687424
  Change-Id: If486cde32fa539ceb92faab369936592ad64208d
  Original commit hash: 0087fe262e11f7ae17e9a007b5f5e6ea24d4cb3c
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 2595868d065b11659ad9d7090460f7c3156bdb28 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-S][Z690] OC BIOS to Default with Platform Debug Consent Enabled for All"
  
  This reverts commit 3c3fff8afd2b56b7b425b2047ee6434e9966ab33.
  
  Hsd-es-id: 16012509234
  Change-Id: I713ee1d73ef545b880b683a39b9e4fbca18a06e9
  Original commit hash: 62af77c23ebb54ab6ba84ebf954024b6f7db0f4b
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a57c36f05f91c7dcb1b3726b3c4d97eb1fbdf3ca 
*********************************************************************************

[BoardPkg]

  Chasm Falls: Fix the resiliency bios build issue
  
  Resiliency bios build was broken by fsp size change, currently only
  left one microcode for resiliency bios, to save 4 blocks space to
  fsp s and m.
  
  internal-only: n/a
  
  Hsd-es-id: 22012125380
  Change-Id: Iede43db4d7fd836fa3b3c999182cfe6bce66a8b6
  Original commit hash: 691821be5b2c709b7098cff7cef852d70708e507
  
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8f1931f77ad76efc6a384d2f3927ff9504ddf74e 
*********************************************************************************

[PlatformPkg], [PCH]

  Ensure all ADP-S B0 BIOS flows are also applicable to new PCH.
  internal-only:Ensure all ADP-S B0 BIOS flows are also applicable to RPL-S A0 flow as RPL-S A0 = ADP-S B0
  
  Change : Updated IP Block Code flows for new PCH.
  internal-only: Replaced (IsAdlPch () && IsPchS ()) with ((IsAdlPch () && IsPchS ()) || (IsRplPch () && IsPchS ())
  internal-only: Replaced IsAdlPch ()  with (IsAdlPch () || IsRplPch ())
  
  Hsd-es-id: 16012256921
  Change-Id: I9406e68d68df44389efa8bedef9d5f15cffe78af
  Original commit hash: e7da001ba579d2f8127e754d42f86ea1408b877a
  
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlS.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b64193381ed85937fb0b4a768678342549acd6b0 
*********************************************************************************


  EagleStreamFspPkg: Increase the FSP-M size for EagleStreamFspPkg
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: NA
  Change-Id: Id398a419d20964cf6c23bb99ddd0cba1c97d62ec
  Original commit hash: 865b13fdbadc07311d5adcecc5875e85ee10b92d
  
  FischerLakeRpPkg/PlatformPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 191e07e5082d99beb3e414144d4b92b7c29344f5 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/SMILock: Skip Sx stretching config
  
  This change is a workaround for PMC registers definition are not correct.
  Since it programs the wrong value to R_PMC_PWRM_GEN_PMCON_A register causing
  the SMI LOCK, which made GBL_SMI_EN bit non-writable.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: 1508764925
  Change-Id: Ie8bb75d4939f321e25fc36f14b2bb0cfdd3a4a05
  Original commit hash: 5ba71d07f6581641538a99ec19096523c3b909db
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d99294e077de81925b2e0b2d0b506050b447dccf 
*********************************************************************************

[SiliconPkg]

  EBG/SerialIoUart: clear PMCRE, I3E and PGE bits.
  
  PMCRE, I3E and PGE bits are set by default and should be cleared.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: 18011939907
  Change-Id: I298358a8e52433d98368451a62097ea0663efc9d
  Original commit hash: 0defffb2097cdcbefd12a06e9c7b393660d53d12
  
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: aa322398f90e1b7c567f3284f908c77b12f1b2fe 
*********************************************************************************

[BoardPkg], [ASL]

  [ADLM][ADLP] :1.Changing the name from Rtd3Pcie.asl -> PcieRpGenericPcieDeviceRtd3.asl and Pciessdstorage.asl ->PcieRpSsdStorageRtd3Hook.aslin AdlMRvpRtd3.asl file
  2.Changing the name from Rtd3Pcie.asl -> PcieRpGenericPcieDeviceRtd3.asl and Pciessdstorage.asl ->PcieRpSsdStorageRtd3Hook.aslin AdlPHsioRvpRtd3.asl file
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: N/A
  Change-Id: I3c1cacadd7fd8e4577e7a98ab42aa31b5fed1e94
  Original commit hash: 29e068f8fa9e046a180ec099d4a8bd9d9ecdef0a
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: bf4370a84657f0261e60ffc38764722417944725 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/PchInfoLib: Updated ADL M Support
  
  Added the SKU ID check for Pcie, Pcie Root port max count, Hsio lanes, Pcie Clock and GBE.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: N/A
  Change-Id: Iac105b0ca82a9121cba9393b253e10bb3a5cced7
  Original commit hash: ef5d8cb85b3b64357f7dd743a6149cec4ada3373
  
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: a2dedd144fef74e44b09c0ce626a93b48b4f879e 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][bug][14013307247][ADL-S][DDR5][2DPC] Early Command Training failure after training with 2DPC
  
  [Issue]
  Intermittent Early Command Training failure is observed when attempting to initialize 2DPC Memory Configurations
  [Root cause]
  DDR5 CSTM was supposed to align all ranks of a channel to the same cycle, but the threshold was set too high,
  which caused it to not detect a cycle difference
  [Resolution]
  CSTM: Align final CS PI values on all channels / ranks to the first rank value, change the cycle threshold from 96 to 64.
  
  Additional changes:
  - Increase initial DDR5 CMD Ron from 30 to 20 Ohm
  - Change RttPark / RttParkDqs for 2DPC 1R-1R from 240 to 48 Ohm
  - Change GroupA RttCa for 2DPC 1R-1R from 480 to 240 Ohm
  - Change GroupB RttCa for 2DPC 1R-1R from 80 to 60 Ohm
  - Fix host struct VrefCs update in MrcDdr5SetVrefCs, it should use DDR5_VREFCS macro which adds bit [7].
  - CSTM: align final CS PI values on all channels / ranks to the first rank value, change the cycle threshold from 96 to 64.
  - EarlyLinearCentering2D: pass the correct RankMask into ChangeMargin for DDR5 WrV case.
  - EarlyWriteTimingCentering2D: perform centering at the best WrV after both DIMMs are centered.
  - MrcIssueMrr: no need to deswizzle DQ values in DDR5 MRR
  - JEDEC init: MrcPdaEnumeration has to be done after RttPark / RttParkDqs is programmed, hence move it after the single-cycle MPC portion.
  - DDR5: added support to disable PDA in training:
  - MR10: MrcGetBERMarginByte, DQTimeCentering1D, WriteVoltageCentering2D_DDR4DDR5
  - MR3:  MrcJedecWriteLevelingDdr5
  - Program CCC SCOMP per DE recommendations:
  - CTL/CLK: bypass
  - CA: bypass for LP4/5 and DDR4/5 1DPC, for DDR4/5 2DPC configure to 120ps delay cell target.
  - Added MrcEarlyCmdVoltageCentering for DDR5 2DPC, with LC = 8 before LCT.
  
  [
  Hsd-es-id: 14013307247
  Change-Id: I6e601ae1eaeb10dc58b9533da61ebd752edaa5f8
  Original commit hash: 5bed68aee84a6751741924fb82527aef7a47fd05
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: d0ecae21468973882ce16c9dded46a72b0fb2eca 
*********************************************************************************

[SiliconPkg]

  ADL M Dekel PCIe Recipe for PO
  
  internal-only:
  
  Hsd-es-id: 1508742006
  Change-Id: I0094e8d280773315e12f25c8931ab34e3c5941a7
  Original commit hash: 761b377570e6f3c21c9a1a158750bb7d04b7922c
  
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4a937800daf7bbf71dae5facb9c691f302636ba1 
*********************************************************************************

[BoardPkg]

  [ADL] Correct the description of FspT and FspM offset.
  
  internal-only:
  
  Hsd-es-id: 14013184149
  Change-Id: I35dc96ea2e8f1c755bdfd2fe4ae7c7f371693420
  Original commit hash: 71edb5c2768bf3fbee85f8cc325bbfbc964b26ba
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 5bf9ac9a035044c84b451e83c5c9fa4247953780 
*********************************************************************************

[SiliconPkg]

  C1S/PMC/IBL: Modify INTEGBOOT_DEV_HIDE_CTL reg WA
  
  New mechanizm hasbeen introduced for devices hide in IBL.
  INTEGBOOT_DEV_HIDE_CTL for this purpose has been introduced.
  Handler for this has been introduced in BIOS but not enabled
  because Simics didn't support this.
  Now the support has been implemented in S3M FW so we can
  modify BIOS workaround to support both solutions:
  Simics and S3M FW.
  When Simics will implement the functionality the workaround
  shall be removed completly from BIOS.
  
  internal-only:
  
  Hsd-es-id: 18014524178
  Change-Id: Idd341c87200c3813027f15ee9ce7c1957a440cee
  Original commit hash: f9ba7af34d1fa7eb365cbfba987ccfd75c383ff1
  
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: abb13d0d99be05e768f5d0d231704f8dfc84905f 
*********************************************************************************

[CPU]

  New ADL Platform VR POR file WW03_2021
  - ADL P 282 PL Tau updated to 42sec
  - ADL M 242 5W SKU updated to 182 9W.
  - TDC Updates for ADL S SKU's
  
  internal-only:
  
  Hsd-es-id: 1508741878
  Change-Id: Ib8f5cacd18c895c06d449d53e561e90711952db1
  Original commit hash: 5d4cb5097bbddfe721560808690fccf6ed13caf8
  
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7fd1ec682314b0e05cea9909b9692cc841b5a7eb 
*********************************************************************************


  Adjust FSPT release/debug and FSPS debug mode size to the maximal size
  
  internal-only:
  
  Hsd-es-id: 14013184149
  Change-Id: Ic3bf68bedb382f44100fe8a779b3c3a2699b62c9
  Original commit hash: 601d21ad62407042dd4a8c2e0204d7bf66779bae
  
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9decfaea816dc15efb191e5563c794711f3d7444 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [TCSS] Report PCIe tunneling info through _OSC when SW CM support is enabled.
  
  1. remove setup item "ITbtPcieTunnelingForUsb4"
  2. rename setup item "DisablePcieTunnelingOverUsb4" to "EnablePcieTunnelingOverUsb4"
  3. If setup item "EnablePcieTunnelingOverUsb4" is disable, then clear bit 2 of CTRL.
  
  internal-only:
  
  Hsd-es-id: 22011795814
  Change-Id: Idf1669be5e89fada35b2e7056839d4256436581b
  Original commit hash: ec0166153fb6e861fb5489887c5c2448721c7ba0
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
  AlderLakePlatSamplePkg/Setup/TbtSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9e01b95b67a70269b2dfecfb90919678d3b09ce2 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/UFS: Updating the UFS code as per latest BWG
  
  As per the latest bwg HAE should be disabled for ADP and Xsoc should be set. updating the values as per BWG
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: N/A
  Change-Id: I0a46379ef01949f5522e82917995972320f769e5
  Original commit hash: 8f32c62b63e9f2cddf15423943bb0ef92fd6c5c0
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 382f5a7192ea1a45f4967ebe2731978d2647df45 
*********************************************************************************

[BoardPkg]

  Revert "Revert "[ADL-S][Z690] OC BIOS to Default with Platform Debug Consent Enabled for All""
  
  This reverts commit e251693326eaa072392d7d5ea81a562890ed9418.
  
  Mon Jan 25 11:02:44 2021 +0530
  Original commit hash: ee67b4e19563a584cb1b234942313f13ff9779e8
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5b6caa708b755c3b808075c97b2c76ab6cfcd9ea 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-S][Z690] OC BIOS to Default with Platform Debug Consent Enabled for All"
  
  This reverts commit 3c3fff8afd2b56b7b425b2047ee6434e9966ab33.
  
  Hsd-es-id: 16012509234
  Change-Id: I713ee1d73ef545b880b683a39b9e4fbca18a06e9
  Original commit hash: e251693326eaa072392d7d5ea81a562890ed9418
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 0063e740b2417859188f5ae4eb603ab067b92796 
*********************************************************************************

[CPU], [PCH]

  Revert "Microcode patch 0x00000010 update for ADLS B0 and ADL P J0/J1"
  
  Patch 0x10 booting fine on ADL-P however for ADL-S it is giving continuous cat error
  
  This reverts commit 7acdebcc7f1a368d48b32a8a755cfad969fd5706.
  This reverts commit 5a9ac347a257ef06e262109d9ab3e3f0bc8f0a34.
  
  Hsd-es-id: 16012476856
  Change-Id: Iab5f4a88fc0a1b9c5ddc6f0d244aab75b422c9d8
  Original commit hash: eb5eb21d877a62cd2ec9f966518cb1e68581a0b3
  
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
  ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
  ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h
  ClientOneSiliconPkg/Include/MebxDataHob.h
  ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
  ClientOneSiliconPkg/Include/Ppi/Dwr.h
  ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
  ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
  ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer3.h
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6MP.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/AcpiPmPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
  ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
  ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuServerLib.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubServerLib.inf
  ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchIoExpander.h
  ClientOneSiliconPkg/SiPkg.dec
  DashG2GfspPkg/CMakeLists.txt
  DashG2GfspPkg/Gfsp3Init.c
  DashG2GfspPkg/GfspBupInit.c
  DashG2GfspPkg/GfspCommon.c
  DashG2GfspPkg/GfspDebugMenu.c
  DashG2GfspPkg/GfspIpMapping.c
  DashG2GfspPkg/GfspMainInit.c
  DashG2GfspPkg/GfspMrcEyeData.c
  DashG2GfspPkg/GfspMrcEyeDataExtract.c
  DashG2GfspPkg/GfspMrcSaveRestoreRegisters.c
  DashG2GfspPkg/GfspMrcTraining.c
  DashG2GfspPkg/GfspPunit.c
  DashG2GfspPkg/Include/GfspBup.h
  DashG2GfspPkg/Include/GfspCommon.h
  DashG2GfspPkg/Include/GfspDataMapping.h
  DashG2GfspPkg/Include/GfspDebugMenu.h
  DashG2GfspPkg/Include/GfspDisplay.h
  DashG2GfspPkg/Include/GfspEfi.h
  DashG2GfspPkg/Include/GfspGT.h
  DashG2GfspPkg/Include/GfspHalInterface.h
  DashG2GfspPkg/Include/GfspHda.h
  DashG2GfspPkg/Include/GfspIpMapping.h
  DashG2GfspPkg/Include/GfspMain.h
  DashG2GfspPkg/Include/GfspMrcEyeDataExtract.h
  DashG2GfspPkg/Include/GfspMrcInterface.h
  DashG2GfspPkg/Include/GfspMrcTraining.h
  DashG2GfspPkg/Include/GfspMrcTrainingDefaultParams.h
  DashG2GfspPkg/Include/GfspNpk.h
  DashG2GfspPkg/Include/GfspOutputs.h
  DashG2GfspPkg/Include/GfspPcie.h
  DashG2GfspPkg/Include/GfspPsfRegisters.h
  DashG2GfspPkg/Include/GfspPunit.h
  DashG2GfspPkg/Include/GfspRevision.h
  DashG2GfspPkg/Include/GfspSaiPolicy.h
  DashG2GfspPkg/Include/GfspSgUnit.h
  DashG2GfspPkg/Include/GfspVsp.h
  DashG2GfspPkg/Include/fsp_settings.h
  DashG2GfspPkg/Makefile
  DashG2GfspPkg/ReadMe.txt
  DashG2GfspPkg/fsp_settings.c
  Features/IntelAdvancedFeaturePkg/Include/AdvancedFeatures.dsc
  Features/IntelAdvancedFeaturePkg/Include/AdvancedFeaturesPcd.dsc
  Features/IntelAdvancedFeaturePkg/Include/PostMemory.fdf
  Features/IntelAdvancedFeaturePkg/Include/PreMemory.fdf
  Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dec
  Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dsc
  Features/Readme.md
  Features/ServerSmbiosFeaturePkg/Include/PostMemory.fdf
  Features/ServerSmbiosFeaturePkg/Include/PreMemory.fdf
  Features/ServerSmbiosFeaturePkg/Include/ServerSmbiosFeature.dsc
  Features/ServerSmbiosFeaturePkg/Readme.md
  Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dec
  Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dsc
  Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
  Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
  Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
  FischerLakeRpPkg/.gitignore
  FischerLakeRpPkg/BuildConfig.ini
  FischerLakeRpPkg/FDBinPkgRP.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryDefines.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryFd.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryFv.fdf
  FischerLakeRpPkg/Include/Fdf/FvOpRomPath.dsc
  FischerLakeRpPkg/Include/Fdf/FvOpUcode2Path.dsc
  FischerLakeRpPkg/Include/Fdf/FvOpUcodePath.dsc
  FischerLakeRpPkg/Include/Fdf/FvRawDefPath.dsc
  FischerLakeRpPkg/Include/Library/PlatformMFGModeLib.h
  FischerLakeRpPkg/Include/OemSmbios.h
  FischerLakeRpPkg/Include/Protocol/UbaMakerProtocol.h
  FischerLakeRpPkg/NvsGen.py
  FischerLakeRpPkg/PlatformBIOSBuild.py
  FischerLakeRpPkg/PlatformPkg.dec
  FischerLakeRpPkg/PlatformPkg.dsc
  FischerLakeRpPkg/PlatformPkg.fdf
  FischerLakeRpPkg/PlatformPkgConfig.dsc
  FischerLakeRpPkg/PlatformPkgEbg.dsc
  FischerLakeRpPkg/Tool/BoardInfo/IioCxlRbIou.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioGpe.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioPrt.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDino.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoMethod.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoResource.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDmi.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDmiAsPcie.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbIou.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbPorts.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioStacks.asi
  FischerLakeRpPkg/Tool/BoardInfo/PlatformPciTree_EPRP.asi
  FischerLakeRpPkg/Tool/BoardInfo/PlatformUncore.asi
  FischerLakeRpPkg/Tool/GenBiosId/BiosId.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdD.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdH.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdR.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdS.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdD.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdH.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdR.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdS.env
  FischerLakeRpPkg/Uba/UbaDxe.dsc
  FischerLakeRpPkg/Uba/UbaDxe.fdf
  FischerLakeRpPkg/Uba/UbaPei.dsc
  FischerLakeRpPkg/Uba/UbaPei.fdf
  FischerLakeRpPkg/projectMap

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: prt
################################################################################

Report Summary: Backstop found 35 suspect commits for review 

Warnings Found:
  Commit: 94b66ce    --Commit Message Contains Key Word: prt
  Commit: f6faaa2    --Commit Message Contains Key Word: restricted
  Commit: f6faaa2    --Commit Message Contains Key Word: internal
  Commit: 6e81a6c    --Commit Message Contains Key Word: revert
  Commit: 884e556    --Commit Message Contains Key Word: restricted
  Commit: 884e556    --Commit Message Contains Key Word: internal
  Commit: 88f15de    --Commit Message Contains Key Word: restricted
  Commit: 88f15de    --Commit Message Contains Key Word: internal
  Commit: b9d2ecc    --Commit Message Contains Key Word: internal
  Commit: e9f6611    --Commit Message Contains Key Word: revert
  Commit: e9f6611    --Commit Message Contains Key Word: restricted
  Commit: e9f6611    --Commit Message Contains Key Word: internal
  Commit: a3de57d    --Commit Message Contains Key Word: internal
  Commit: f055a93    --Commit Message Contains Key Word: internal
  Commit: 871ec3d    --Commit Message Contains Key Word: fuse
  Commit: ea49a1d    --Commit Message Contains Key Word: restricted
  Commit: ea49a1d    --Commit Message Contains Key Word: internal
  Commit: d9dcd6b    --Commit Message Contains Key Word: restricted
  Commit: e0bea59    --Commit Message Contains Key Word: restricted
  Commit: e0bea59    --Commit Message Contains Key Word: internal
  Commit: d467212    --Commit Message Contains Key Word: internal
  Commit: 2aee13b    --Commit Message Contains Key Word: restricted
  Commit: 2aee13b    --Commit Message Contains Key Word: internal
  Commit: e0581dc    --Commit Message Contains Key Word: HW
  Commit: 2595868    --Commit Message Contains Key Word: revert
  Commit: a57c36f    --Commit Message Contains Key Word: internal
  Commit: 8f1931f    --Commit Message Contains Key Word: internal
  Commit: b641933    --Commit Message Contains Key Word: restricted
  Commit: b641933    --Commit Message Contains Key Word: internal
  Commit: 191e07e    --Commit Message Contains Key Word: Workaround
  Commit: 191e07e    --Commit Message Contains Key Word: restricted
  Commit: 191e07e    --Commit Message Contains Key Word: internal
  Commit: d99294e    --Commit Message Contains Key Word: restricted
  Commit: d99294e    --Commit Message Contains Key Word: internal
  Commit: aa32239    --Commit Message Contains Key Word: restricted
  Commit: aa32239    --Commit Message Contains Key Word: internal
  Commit: bf4370a    --Commit Message Contains Key Word: sku
  Commit: bf4370a    --Commit Message Contains Key Word: restricted
  Commit: bf4370a    --Commit Message Contains Key Word: internal
  Commit: a2dedd1    --Commit Message Contains Key Word: bypass
  Commit: d0ecae2    --Commit Message Contains Key Word: internal
  Commit: 4a93780    --Commit Message Contains Key Word: internal
  Commit: 5bf9ac9    --Commit Message Contains Key Word: Workaround
  Commit: 5bf9ac9    --Commit Message Contains Key Word: internal
  Commit: abb13d0    --Commit Message Contains Key Word: sku
  Commit: abb13d0    --Commit Message Contains Key Word: internal
  Commit: 7fd1ec6    --Commit Message Contains Key Word: internal
  Commit: 9decfae    --Commit Message Contains Key Word: internal
  Commit: 9e01b95    --Commit Message Contains Key Word: restricted
  Commit: 9e01b95    --Commit Message Contains Key Word: internal
  Commit: 382f5a7    --Commit Message Contains Key Word: revert
  Commit: 5b6caa7    --Commit Message Contains Key Word: revert
  Commit: 0063e74    --Commit Message Contains Key Word: revert
  Commit: 0063e74    --Commit Message Contains Key Word: prt
