{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679321908836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679321908836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 19:18:28 2023 " "Processing started: Mon Mar 20 19:18:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679321908836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321908836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321908836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679321909105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679321909105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter/vga_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter/vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "All_Modules/vga_adapter/vga_demo.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "All_Modules/vga_adapter/vga_pll.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "All_Modules/vga_adapter/vga_controller.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "All_Modules/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/xy_coordinates.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/xy_coordinates.v" { { "Info" "ISGN_ENTITY_NAME" "1 xy_coordinates " "Found entity 1: xy_coordinates" {  } { { "All_Modules/xy_coordinates.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/xy_coordinates.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_Divider " "Found entity 1: clock_Divider" {  } { { "All_Modules/Clock_Divider.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/Clock_Divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/7_segment_0_19.v 5 5 " "Found 5 design units, including 5 entities, in source file all_modules/7_segment_0_19.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segment " "Found entity 1: Display_7_Segment" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator " "Found entity 2: comparator" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""} { "Info" "ISGN_ENTITY_NAME" "3 Circuit_A " "Found entity 3: Circuit_A" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""} { "Info" "ISGN_ENTITY_NAME" "4 segment_7 " "Found entity 4: segment_7" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment_7_01 " "Found entity 5: segment_7_01" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0_19.v(41) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(41): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0_19.v(42) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(42): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0_19.v(43) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(43): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0_19.v(44) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(44): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e 7_Segment_0_19.v(45) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(45): created implicit net for \"e\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0_19.v(61) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(61): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0_19.v(62) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(62): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0_19.v(63) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(63): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0_19.v(64) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(64): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/7_Segment_0_19.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC.v(29) " "Output port \"DRAM_ADDR\" at DE1_SOC.v(29) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC.v(30) " "Output port \"DRAM_BA\" at DE1_SOC.v(30) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SOC.v(46) " "Output port \"HEX0\" at DE1_SOC.v(46) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SOC.v(47) " "Output port \"HEX1\" at DE1_SOC.v(47) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SOC.v(48) " "Output port \"HEX2\" at DE1_SOC.v(48) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SOC.v(49) " "Output port \"HEX3\" at DE1_SOC.v(49) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SOC.v(50) " "Output port \"HEX4\" at DE1_SOC.v(50) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SOC.v(51) " "Output port \"HEX5\" at DE1_SOC.v(51) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOC.v(61) " "Output port \"LEDR\" at DE1_SOC.v(61) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC.v(9) " "Output port \"ADC_CONVST\" at DE1_SOC.v(9) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC.v(10) " "Output port \"ADC_DIN\" at DE1_SOC.v(10) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC.v(12) " "Output port \"ADC_SCLK\" at DE1_SOC.v(12) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC.v(18) " "Output port \"AUD_DACDAT\" at DE1_SOC.v(18) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC.v(20) " "Output port \"AUD_XCK\" at DE1_SOC.v(20) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC.v(31) " "Output port \"DRAM_CAS_N\" at DE1_SOC.v(31) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC.v(32) " "Output port \"DRAM_CKE\" at DE1_SOC.v(32) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC.v(33) " "Output port \"DRAM_CLK\" at DE1_SOC.v(33) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC.v(34) " "Output port \"DRAM_CS_N\" at DE1_SOC.v(34) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC.v(36) " "Output port \"DRAM_LDQM\" at DE1_SOC.v(36) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC.v(37) " "Output port \"DRAM_RAS_N\" at DE1_SOC.v(37) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC.v(38) " "Output port \"DRAM_UDQM\" at DE1_SOC.v(38) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC.v(39) " "Output port \"DRAM_WE_N\" at DE1_SOC.v(39) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC.v(42) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC.v(42) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC.v(55) " "Output port \"IRDA_TXD\" at DE1_SOC.v(55) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC.v(76) " "Output port \"TD_RESET_N\" at DE1_SOC.v(76) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "DE1_SOC.v" "VGA" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914615 ""}  } { { "All_Modules/vga_adapter/vga_adapter.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679321914615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pnm1 " "Found entity 1: altsyncram_pnm1" {  } { { "db/altsyncram_pnm1.tdf" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/altsyncram_pnm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pnm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated " "Elaborating entity \"altsyncram_pnm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/advance_systems_design/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_pnm1.tdf" "decode2" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/altsyncram_pnm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_pnm1.tdf" "rden_decode_b" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/altsyncram_pnm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_pnm1.tdf" "mux3" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/altsyncram_pnm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "All_Modules/vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "All_Modules/vga_adapter/vga_pll.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679321914765 ""}  } { { "All_Modules/vga_adapter/vga_pll.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679321914765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679321914801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321914801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/advance_systems_design/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321914801 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679321915105 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679321915105 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1679321915105 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679321915140 "|DE1_SOC|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679321915140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679321915196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679321915485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679321915485 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1679321915505 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1679321915505 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679321915536 "|DE1_SOC|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679321915536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679321915536 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679321915536 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "60 " "Implemented 60 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1679321915536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679321915536 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1679321915536 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1679321915536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679321915536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679321915560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 19:18:35 2023 " "Processing ended: Mon Mar 20 19:18:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679321915560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679321915560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679321915560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321915560 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 203 s " "Quartus Prime Flow was successful. 0 errors, 203 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679321916156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679321916661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679321916661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 19:18:36 2023 " "Processing started: Mon Mar 20 19:18:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679321916661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679321916661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679321916661 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679321916706 ""}
{ "Info" "0" "" "Project  = DE1_SOC" {  } {  } 0 0 "Project  = DE1_SOC" 0 0 "Fitter" 0 0 1679321916706 ""}
{ "Info" "0" "" "Revision = DE1_SOC" {  } {  } 0 0 "Revision = DE1_SOC" 0 0 "Fitter" 0 0 1679321916706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679321916816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679321916816 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679321916827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679321916858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679321916858 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1679321916937 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1679321916937 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1679321916953 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|ram_block1a6 " "Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1679321916984 "|DE1_SOC|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated|ram_block1a6"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1679321916984 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679321917276 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679321917300 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679321917360 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679321917360 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1679321927115 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1679321927281 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1679321927281 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 40 global CLKCTRL_G6 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 40 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1679321927440 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1679321927440 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 9 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 9 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1679321927440 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1679321927440 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679321927440 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC.sdc " "Reading SDC File: 'DE1_SOC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1679321928580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at DE1_SOC.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679321928586 ""}  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at DE1_SOC.sdc(18): Option -period: Invalid clock period" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 29 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE1_SOC.sdc(29): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 29 Argument <targets> is not an object ID " "Ignored create_clock at DE1_SOC.sdc(29): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679321928586 ""}  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 30 altera_reserved_tdi port " "Ignored filter at DE1_SOC.sdc(30): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 30 altera_reserved_tck clock " "Ignored filter at DE1_SOC.sdc(30): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679321928586 ""}  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 31 altera_reserved_tms port " "Ignored filter at DE1_SOC.sdc(31): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 31 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679321928586 ""}  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 31 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 32 altera_reserved_tdo port " "Ignored filter at DE1_SOC.sdc(32): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 32 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679321928586 ""}  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 32 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(32): Argument -clock is not an object ID" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1679321928586 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1679321928586 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 101 VGA_BLANK port " "Ignored filter at DE1_SOC.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679321928586 ""}  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679321928586 ""}  } { { "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1679321928586 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1679321928591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679321928591 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1679321928591 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  40.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679321928591 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1679321928591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679321928600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679321928600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679321928600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679321928600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679321928600 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679321928600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679321928635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O output buffer " "Packed 1 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1679321928635 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679321928635 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679321928805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679321932955 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1679321933531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679321935145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679321937155 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679321938687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679321938687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679321942305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679321945355 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679321945355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679321946195 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679321946195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679321946198 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679321947520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679321947552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679321948205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679321948205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679321948855 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679321953940 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "60 " "Following 60 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/advance_systems_design/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/advance_systems_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE1_SOC.v" "" { Text "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/DE1_SOC.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1679321954255 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1679321954255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/output_files/DE1_SOC.fit.smsg " "Generated suppressed messages file C:/Users/DLD LAB/Desktop/4bit_Microprocessor_FPGA-main/DE1_SOC/output_files/DE1_SOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679321954330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7134 " "Peak virtual memory: 7134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679321954775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 19:19:14 2023 " "Processing ended: Mon Mar 20 19:19:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679321954775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679321954775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679321954775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679321954775 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 228 s " "Quartus Prime Flow was successful. 0 errors, 228 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679321955535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679321955825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679321955825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 19:19:15 2023 " "Processing started: Mon Mar 20 19:19:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679321955825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679321955825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679321955825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1679321956409 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679321960766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679321961106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 19:19:21 2023 " "Processing ended: Mon Mar 20 19:19:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679321961106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679321961106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679321961106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679321961106 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 229 s " "Quartus Prime Flow was successful. 0 errors, 229 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679321961676 ""}
