
*** Running vivado
    with args -log FIR_Para.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_Para.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FIR_Para.tcl -notrace
Command: synth_design -top FIR_Para -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 389.324 ; gain = 96.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_Para' [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:23]
	Parameter I_W bound to: 10 - type: integer 
	Parameter O_W bound to: 18 - type: integer 
	Parameter C_W bound to: 8 - type: integer 
	Parameter Tap bound to: 6 - type: integer 
	Parameter C_T bound to: 48 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[6] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
WARNING: [Synth 8-6014] Unused sequential element regenrate_reg was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:48]
WARNING: [Synth 8-6014] Unused sequential element mul_reg was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:56]
INFO: [Synth 8-256] done synthesizing module 'FIR_Para' (1#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 441.445 ; gain = 149.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 441.445 ; gain = 149.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/constrs_1/new/123.xdc]
Finished Parsing XDC File [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/constrs_1/new/123.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 829.875 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 829.875 ; gain = 537.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 829.875 ; gain = 537.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 829.875 ; gain = 537.527
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[1] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[2] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[3] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[4] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[5] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 829.875 ; gain = 537.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIR_Para 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Xn_reg[1][9:0]' into 'Xn_reg[1][9:0]' [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[1] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
INFO: [Synth 8-4471] merging register 'Xn_reg[2][9:0]' into 'Xn_reg[2][9:0]' [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
INFO: [Synth 8-4471] merging register 'Xn_reg[3][9:0]' into 'Xn_reg[3][9:0]' [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
INFO: [Synth 8-4471] merging register 'Xn_reg[4][9:0]' into 'Xn_reg[4][9:0]' [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[3] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[2] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
WARNING: [Synth 8-6014] Unused sequential element Xn_reg[4] was removed.  [C:/Users/Sanaullah/Documents/GitHub/Verilog/A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v:38]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 829.875 ; gain = 537.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 829.875 ; gain = 537.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 838.871 ; gain = 546.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 854.910 ; gain = 562.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 854.910 ; gain = 562.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 854.910 ; gain = 562.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 854.910 ; gain = 562.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 854.910 ; gain = 562.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 854.910 ; gain = 562.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 854.910 ; gain = 562.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   115|
|3     |LUT1   |     1|
|4     |LUT2   |   234|
|5     |LUT3   |    42|
|6     |LUT4   |   180|
|7     |LUT5   |    60|
|8     |LUT6   |   204|
|9     |FDRE   |    68|
|10    |IBUF   |    60|
|11    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   983|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 854.910 ; gain = 562.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 854.910 ; gain = 174.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 854.910 ; gain = 562.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 854.910 ; gain = 575.645
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sanaullah/Documents/GitHub/Verilog/A_5_1_62/A_5_1_62.runs/synth_1/FIR_Para.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_Para_utilization_synth.rpt -pb FIR_Para_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 854.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 13:15:49 2019...
