<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › mach-se › mach › se7722.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>se7722.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH_SE7722_H</span>
<span class="cp">#define __ASM_SH_SE7722_H</span>

<span class="cm">/*</span>
<span class="cm"> * linux/include/asm-sh/se7722.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007  Nobuhiro Iwamatsu</span>
<span class="cm"> *</span>
<span class="cm"> * Hitachi UL SolutionEngine 7722 Support.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>

<span class="cm">/* Box specific addresses.  */</span>
<span class="cp">#define SE_AREA0_WIDTH	4		</span><span class="cm">/* Area0: 32bit */</span><span class="cp"></span>
<span class="cp">#define PA_ROM		0xa0000000	</span><span class="cm">/* EPROM */</span><span class="cp"></span>
<span class="cp">#define PA_ROM_SIZE	0x00200000	</span><span class="cm">/* EPROM size 2M byte */</span><span class="cp"></span>
<span class="cp">#define PA_FROM		0xa1000000	</span><span class="cm">/* Flash-ROM */</span><span class="cp"></span>
<span class="cp">#define PA_FROM_SIZE	0x01000000	</span><span class="cm">/* Flash-ROM size 16M byte */</span><span class="cp"></span>
<span class="cp">#define PA_EXT1		0xa4000000</span>
<span class="cp">#define PA_EXT1_SIZE	0x04000000</span>
<span class="cp">#define PA_SDRAM	0xaC000000	</span><span class="cm">/* DDR-SDRAM(Area3) 64MB */</span><span class="cp"></span>
<span class="cp">#define PA_SDRAM_SIZE	0x04000000</span>

<span class="cp">#define PA_EXT4		0xb0000000</span>
<span class="cp">#define PA_EXT4_SIZE	0x04000000</span>

<span class="cp">#define PA_PERIPHERAL	0xB0000000</span>

<span class="cp">#define PA_PCIC         PA_PERIPHERAL		</span><span class="cm">/* MR-SHPC-01 PCMCIA */</span><span class="cp"></span>
<span class="cp">#define PA_MRSHPC       (PA_PERIPHERAL + 0x003fffe0)    </span><span class="cm">/* MR-SHPC-01 PCMCIA controller */</span><span class="cp"></span>
<span class="cp">#define PA_MRSHPC_MW1   (PA_PERIPHERAL + 0x00400000)    </span><span class="cm">/* MR-SHPC-01 memory window base */</span><span class="cp"></span>
<span class="cp">#define PA_MRSHPC_MW2   (PA_PERIPHERAL + 0x00500000)    </span><span class="cm">/* MR-SHPC-01 attribute window base */</span><span class="cp"></span>
<span class="cp">#define PA_MRSHPC_IO    (PA_PERIPHERAL + 0x00600000)    </span><span class="cm">/* MR-SHPC-01 I/O window base */</span><span class="cp"></span>
<span class="cp">#define MRSHPC_OPTION   (PA_MRSHPC + 6)</span>
<span class="cp">#define MRSHPC_CSR      (PA_MRSHPC + 8)</span>
<span class="cp">#define MRSHPC_ISR      (PA_MRSHPC + 10)</span>
<span class="cp">#define MRSHPC_ICR      (PA_MRSHPC + 12)</span>
<span class="cp">#define MRSHPC_CPWCR    (PA_MRSHPC + 14)</span>
<span class="cp">#define MRSHPC_MW0CR1   (PA_MRSHPC + 16)</span>
<span class="cp">#define MRSHPC_MW1CR1   (PA_MRSHPC + 18)</span>
<span class="cp">#define MRSHPC_IOWCR1   (PA_MRSHPC + 20)</span>
<span class="cp">#define MRSHPC_MW0CR2   (PA_MRSHPC + 22)</span>
<span class="cp">#define MRSHPC_MW1CR2   (PA_MRSHPC + 24)</span>
<span class="cp">#define MRSHPC_IOWCR2   (PA_MRSHPC + 26)</span>
<span class="cp">#define MRSHPC_CDCR     (PA_MRSHPC + 28)</span>
<span class="cp">#define MRSHPC_PCIC_INFO (PA_MRSHPC + 30)</span>

<span class="cp">#define PA_LED		(PA_PERIPHERAL + 0x00800000)	</span><span class="cm">/* 8bit LED */</span><span class="cp"></span>
<span class="cp">#define PA_FPGA		(PA_PERIPHERAL + 0x01800000)	</span><span class="cm">/* FPGA base address */</span><span class="cp"></span>

<span class="cp">#define PA_LAN		(PA_AREA6_IO + 0)		</span><span class="cm">/* SMC LAN91C111 */</span><span class="cp"></span>
<span class="cm">/* GPIO */</span>
<span class="cp">#define FPGA_IN         0xb1840000UL</span>
<span class="cp">#define FPGA_OUT        0xb1840004UL</span>

<span class="cp">#define PORT_PECR       0xA4050108UL</span>
<span class="cp">#define PORT_PJCR       0xA4050110UL</span>
<span class="cp">#define PORT_PSELD      0xA4050154UL</span>
<span class="cp">#define PORT_PSELB      0xA4050150UL</span>

<span class="cp">#define PORT_PSELC      0xA4050152UL</span>
<span class="cp">#define PORT_PKCR       0xA4050112UL</span>
<span class="cp">#define PORT_PHCR       0xA405010EUL</span>
<span class="cp">#define PORT_PLCR       0xA4050114UL</span>
<span class="cp">#define PORT_PMCR       0xA4050116UL</span>
<span class="cp">#define PORT_PRCR       0xA405011CUL</span>
<span class="cp">#define PORT_PXCR       0xA4050148UL</span>
<span class="cp">#define PORT_PSELA      0xA405014EUL</span>
<span class="cp">#define PORT_PYCR       0xA405014AUL</span>
<span class="cp">#define PORT_PZCR       0xA405014CUL</span>
<span class="cp">#define PORT_HIZCRA     0xA4050158UL</span>
<span class="cp">#define PORT_HIZCRC     0xA405015CUL</span>

<span class="cm">/* IRQ */</span>
<span class="cp">#define IRQ0_IRQ        evt2irq(0x600)</span>
<span class="cp">#define IRQ1_IRQ        evt2irq(0x620)</span>

<span class="cp">#define IRQ01_MODE      0xb1800000</span>
<span class="cp">#define IRQ01_STS       0xb1800004</span>
<span class="cp">#define IRQ01_MASK      0xb1800008</span>

<span class="cm">/* Bits in IRQ01_* registers */</span>

<span class="cp">#define SE7722_FPGA_IRQ_USB	0 </span><span class="cm">/* IRQ0 */</span><span class="cp"></span>
<span class="cp">#define SE7722_FPGA_IRQ_SMC	1 </span><span class="cm">/* IRQ0 */</span><span class="cp"></span>
<span class="cp">#define SE7722_FPGA_IRQ_MRSHPC0	2 </span><span class="cm">/* IRQ1 */</span><span class="cp"></span>
<span class="cp">#define SE7722_FPGA_IRQ_MRSHPC1	3 </span><span class="cm">/* IRQ1 */</span><span class="cp"></span>
<span class="cp">#define SE7722_FPGA_IRQ_MRSHPC2	4 </span><span class="cm">/* IRQ1 */</span><span class="cp"></span>
<span class="cp">#define SE7722_FPGA_IRQ_MRSHPC3	5 </span><span class="cm">/* IRQ1 */</span><span class="cp"></span>
<span class="cp">#define SE7722_FPGA_IRQ_NR	6</span>

<span class="cm">/* arch/sh/boards/se/7722/irq.c */</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">se7722_fpga_irq</span><span class="p">[];</span>

<span class="kt">void</span> <span class="n">init_se7722_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#define __IO_PREFIX		se7722</span>
<span class="cp">#include &lt;asm/io_generic.h&gt;</span>

<span class="cp">#endif  </span><span class="cm">/* __ASM_SH_SE7722_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
