LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
 
 
ENTITY top_tp IS
END top_tp;
 
ARCHITECTURE behavior OF top_tp IS
 

 
COMPONENT Top
port(
resetT : in std_logic;
clockT : in std_logic;
fireT: in std_logic;
weathT:in std_logic;
countT:out std_logic_vector(9 downto 0);
countET:out std_logic_vector(1 downto 0);
airpotEmerT:inout std_logic);

END COMPONENT;
 
--Inputs
signal clockT : std_logic := '0';
signal resetT : std_logic := '0';
signal fireT : std_logic := '0';
signal weathT : std_logic := '0';
--Outputs
signal countT : std_logic_vector(9 downto 0);
signal countET : std_logic_vector(9 downto 0);
signal airpotEmerT: std_logic :=0;
constant clock_period : time := 20 ns;
 
BEGIN
 
uut: Top PORT MAP (
clockT => clockT,
resetT => resetT,
fireT => fireT,
weathT => weathT,
countT => countT,
countET => countET,
airpotEmerT => airpotEmerT
);
 

clock_process :process
begin
clockT <= '0';
wait for clock_period/2;
clockT <= '1';
wait for clock_period/2;
end process;
 

stim_proc: process
begin
 â€“ hold resetT state for 100 ns.
wait for 20 ns;
resetT <= '1';
wait for 20 ns;
resetT <= '0';
wait for 200 ns;
fireT <= '1';
wait;
end process;
 
END;
