--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Transmiter.twx Transmiter.ncd -o Transmiter.twr
Transmiter.pcf -ucf UCF.ucf

Design file:              Transmiter.ncd
Physical constraint file: Transmiter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 316 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.761ns.
--------------------------------------------------------------------------------

Paths for end point CD1/Counter_2 (SLICE_X19Y32.D4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD1/Counter_0 (FF)
  Destination:          CD1/Counter_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.726ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD1/Counter_0 to CD1/Counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.391   CD1/Counter<2>
                                                       CD1/Counter_0
    SLICE_X18Y32.A2      net (fanout=2)        0.568   CD1/Counter<0>
    SLICE_X18Y32.CMUX    Topac                 0.533   CD1/Mcount_Counter_cy<3>
                                                       CD1/Mcount_Counter_lut<0>_INV_0
                                                       CD1/Mcount_Counter_cy<3>
    SLICE_X19Y32.D4      net (fanout=1)        0.912   Result<2>
    SLICE_X19Y32.CLK     Tas                   0.322   CD1/Counter<2>
                                                       CD1/Mcount_Counter_eqn_21
                                                       CD1/Counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (1.246ns logic, 1.480ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD1/Counter_1 (FF)
  Destination:          CD1/Counter_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.423ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD1/Counter_1 to CD1/Counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CQ      Tcko                  0.391   CD1/Counter<2>
                                                       CD1/Counter_1
    SLICE_X18Y32.B4      net (fanout=2)        0.284   CD1/Counter<1>
    SLICE_X18Y32.CMUX    Topbc                 0.514   CD1/Mcount_Counter_cy<3>
                                                       CD1/Counter<1>_rt
                                                       CD1/Mcount_Counter_cy<3>
    SLICE_X19Y32.D4      net (fanout=1)        0.912   Result<2>
    SLICE_X19Y32.CLK     Tas                   0.322   CD1/Counter<2>
                                                       CD1/Mcount_Counter_eqn_21
                                                       CD1/Counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (1.227ns logic, 1.196ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD1/Counter_2 (FF)
  Destination:          CD1/Counter_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD1/Counter_2 to CD1/Counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.DQ      Tcko                  0.391   CD1/Counter<2>
                                                       CD1/Counter_2
    SLICE_X18Y32.C5      net (fanout=2)        0.365   CD1/Counter<2>
    SLICE_X18Y32.CMUX    Topcc                 0.392   CD1/Mcount_Counter_cy<3>
                                                       CD1/Counter<2>_rt
                                                       CD1/Mcount_Counter_cy<3>
    SLICE_X19Y32.D4      net (fanout=1)        0.912   Result<2>
    SLICE_X19Y32.CLK     Tas                   0.322   CD1/Counter<2>
                                                       CD1/Mcount_Counter_eqn_21
                                                       CD1/Counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (1.105ns logic, 1.277ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point CD1/Counter_10 (SLICE_X19Y34.D2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD1/Counter_0 (FF)
  Destination:          CD1/Counter_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD1/Counter_0 to CD1/Counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.391   CD1/Counter<2>
                                                       CD1/Counter_0
    SLICE_X18Y32.A2      net (fanout=2)        0.568   CD1/Counter<0>
    SLICE_X18Y32.COUT    Topcya                0.395   CD1/Mcount_Counter_cy<3>
                                                       CD1/Mcount_Counter_lut<0>_INV_0
                                                       CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   CD1/Mcount_Counter_cy<7>
                                                       CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.CMUX    Tcinc                 0.272   CD1/Mcount_Counter_cy<11>
                                                       CD1/Mcount_Counter_cy<11>
    SLICE_X19Y34.D2      net (fanout=1)        0.621   Result<10>
    SLICE_X19Y34.CLK     Tas                   0.322   CD1/Counter<10>
                                                       CD1/Mcount_Counter_eqn_101
                                                       CD1/Counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (1.456ns logic, 1.195ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD1/Counter_2 (FF)
  Destination:          CD1/Counter_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.348ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD1/Counter_2 to CD1/Counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.DQ      Tcko                  0.391   CD1/Counter<2>
                                                       CD1/Counter_2
    SLICE_X18Y32.C5      net (fanout=2)        0.365   CD1/Counter<2>
    SLICE_X18Y32.COUT    Topcyc                0.295   CD1/Mcount_Counter_cy<3>
                                                       CD1/Counter<2>_rt
                                                       CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   CD1/Mcount_Counter_cy<7>
                                                       CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.CMUX    Tcinc                 0.272   CD1/Mcount_Counter_cy<11>
                                                       CD1/Mcount_Counter_cy<11>
    SLICE_X19Y34.D2      net (fanout=1)        0.621   Result<10>
    SLICE_X19Y34.CLK     Tas                   0.322   CD1/Counter<10>
                                                       CD1/Mcount_Counter_eqn_101
                                                       CD1/Counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (1.356ns logic, 0.992ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD1/Counter_1 (FF)
  Destination:          CD1/Counter_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.347ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD1/Counter_1 to CD1/Counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CQ      Tcko                  0.391   CD1/Counter<2>
                                                       CD1/Counter_1
    SLICE_X18Y32.B4      net (fanout=2)        0.284   CD1/Counter<1>
    SLICE_X18Y32.COUT    Topcyb                0.375   CD1/Mcount_Counter_cy<3>
                                                       CD1/Counter<1>_rt
                                                       CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   CD1/Mcount_Counter_cy<7>
                                                       CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.CMUX    Tcinc                 0.272   CD1/Mcount_Counter_cy<11>
                                                       CD1/Mcount_Counter_cy<11>
    SLICE_X19Y34.D2      net (fanout=1)        0.621   Result<10>
    SLICE_X19Y34.CLK     Tas                   0.322   CD1/Counter<10>
                                                       CD1/Mcount_Counter_eqn_101
                                                       CD1/Counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (1.436ns logic, 0.911ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point CD1/Counter_12 (SLICE_X19Y35.B1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD1/Counter_0 (FF)
  Destination:          CD1/Counter_12 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.623ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD1/Counter_0 to CD1/Counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.391   CD1/Counter<2>
                                                       CD1/Counter_0
    SLICE_X18Y32.A2      net (fanout=2)        0.568   CD1/Counter<0>
    SLICE_X18Y32.COUT    Topcya                0.395   CD1/Mcount_Counter_cy<3>
                                                       CD1/Mcount_Counter_lut<0>_INV_0
                                                       CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   CD1/Mcount_Counter_cy<7>
                                                       CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.COUT    Tbyp                  0.076   CD1/Mcount_Counter_cy<11>
                                                       CD1/Mcount_Counter_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<11>
    SLICE_X18Y35.AMUX    Tcina                 0.177   Result<13>
                                                       CD1/Mcount_Counter_xor<13>
    SLICE_X19Y35.B1      net (fanout=1)        0.609   Result<12>
    SLICE_X19Y35.CLK     Tas                   0.322   CD1/Counter<13>
                                                       CD1/Mcount_Counter_eqn_121
                                                       CD1/Counter_12
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (1.437ns logic, 1.186ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD1/Counter_2 (FF)
  Destination:          CD1/Counter_12 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.320ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD1/Counter_2 to CD1/Counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.DQ      Tcko                  0.391   CD1/Counter<2>
                                                       CD1/Counter_2
    SLICE_X18Y32.C5      net (fanout=2)        0.365   CD1/Counter<2>
    SLICE_X18Y32.COUT    Topcyc                0.295   CD1/Mcount_Counter_cy<3>
                                                       CD1/Counter<2>_rt
                                                       CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   CD1/Mcount_Counter_cy<7>
                                                       CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.COUT    Tbyp                  0.076   CD1/Mcount_Counter_cy<11>
                                                       CD1/Mcount_Counter_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<11>
    SLICE_X18Y35.AMUX    Tcina                 0.177   Result<13>
                                                       CD1/Mcount_Counter_xor<13>
    SLICE_X19Y35.B1      net (fanout=1)        0.609   Result<12>
    SLICE_X19Y35.CLK     Tas                   0.322   CD1/Counter<13>
                                                       CD1/Mcount_Counter_eqn_121
                                                       CD1/Counter_12
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.337ns logic, 0.983ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD1/Counter_1 (FF)
  Destination:          CD1/Counter_12 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.319ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD1/Counter_1 to CD1/Counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.CQ      Tcko                  0.391   CD1/Counter<2>
                                                       CD1/Counter_1
    SLICE_X18Y32.B4      net (fanout=2)        0.284   CD1/Counter<1>
    SLICE_X18Y32.COUT    Topcyb                0.375   CD1/Mcount_Counter_cy<3>
                                                       CD1/Counter<1>_rt
                                                       CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   CD1/Mcount_Counter_cy<7>
                                                       CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<7>
    SLICE_X18Y34.COUT    Tbyp                  0.076   CD1/Mcount_Counter_cy<11>
                                                       CD1/Mcount_Counter_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   CD1/Mcount_Counter_cy<11>
    SLICE_X18Y35.AMUX    Tcina                 0.177   Result<13>
                                                       CD1/Mcount_Counter_xor<13>
    SLICE_X19Y35.B1      net (fanout=1)        0.609   Result<12>
    SLICE_X19Y35.CLK     Tas                   0.322   CD1/Counter<13>
                                                       CD1/Mcount_Counter_eqn_121
                                                       CD1/Counter_12
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (1.417ns logic, 0.902ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CD1/OUT (SLICE_X16Y34.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD1/OUT (FF)
  Destination:          CD1/OUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD1/OUT to CD1/OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.234   CD1/OUT
                                                       CD1/OUT
    SLICE_X16Y34.C5      net (fanout=3)        0.068   CD1/OUT
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.197   CD1/OUT
                                                       CD1/OUT_dpot
                                                       CD1/OUT
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.431ns logic, 0.068ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------

Paths for end point CD1/Counter_13 (SLICE_X19Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD1/Counter_13 (FF)
  Destination:          CD1/Counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD1/Counter_13 to CD1/Counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.198   CD1/Counter<13>
                                                       CD1/Counter_13
    SLICE_X19Y35.C5      net (fanout=16)       0.092   CD1/Counter<13>
    SLICE_X19Y35.CLK     Tah         (-Th)    -0.215   CD1/Counter<13>
                                                       CD1/Mcount_Counter_eqn_131
                                                       CD1/Counter_13
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.413ns logic, 0.092ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

Paths for end point CD1/Counter_12 (SLICE_X19Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD1/Counter_12 (FF)
  Destination:          CD1/Counter_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD1/Counter_12 to CD1/Counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.198   CD1/Counter<13>
                                                       CD1/Counter_12
    SLICE_X19Y35.B5      net (fanout=16)       0.108   CD1/Counter<12>
    SLICE_X19Y35.CLK     Tah         (-Th)    -0.215   CD1/Counter<13>
                                                       CD1/Mcount_Counter_eqn_121
                                                       CD1/Counter_12
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.413ns logic, 0.108ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 81.603ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 82.928ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: CD1/OUT/CLK
  Logical resource: CD1/OUT/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.939ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: CD1/Counter<2>/CLK
  Logical resource: CD1/Counter_0/CK
  Location pin: SLICE_X19Y32.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.761|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 316 paths, 0 nets, and 110 connections

Design statistics:
   Minimum period:   2.761ns{1}   (Maximum frequency: 362.188MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 20 16:10:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



