Fitter report for lms7_ustream_trx
Thu Oct 29 21:32:57 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Incremental Compilation Routing Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. altmemphy Summary
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Thu Oct 29 21:32:57 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; lms7_ustream_trx                           ;
; Top-level Entity Name              ; lms7_uStream_trx_top                       ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE10F17C8                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 6,735 / 10,320 ( 65 % )                    ;
;     Total combinational functions  ; 5,795 / 10,320 ( 56 % )                    ;
;     Dedicated logic registers      ; 3,911 / 10,320 ( 38 % )                    ;
; Total registers                    ; 4035                                       ;
; Total pins                         ; 136 / 180 ( 76 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 135,152 / 423,936 ( 32 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                             ;
; Total PLLs                         ; 2 / 2 ( 100 % )                            ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device Migration List                                                      ; EP4CE10F17C8,EP4CE6F17C8              ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  36.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; FPGA_LED0       ; Missing drive strength               ;
; FPGA_LED2       ; Missing drive strength               ;
; FX3_SPI_MISO    ; Missing drive strength               ;
; FPGA_SPI_SCK    ; Missing drive strength               ;
; FPGA_SPI_MOSI   ; Missing drive strength               ;
; FPGA_LMS_CS     ; Missing drive strength               ;
; FPGA_DAC_CS     ; Missing drive strength               ;
; LMS_RESET       ; Missing drive strength               ;
; RPI_GPIO12_miso ; Missing drive strength               ;
; TXIQSEL         ; Missing drive strength               ;
; FCLK2           ; Missing drive strength               ;
; FX3_PCLK        ; Missing drive strength and slew rate ;
; FX3_SLCSn       ; Missing drive strength and slew rate ;
; FX3_SLWRn       ; Missing drive strength and slew rate ;
; FX3_SLOEn       ; Missing drive strength and slew rate ;
; FX3_SLRDn       ; Missing drive strength and slew rate ;
; FX3_PKTENDn     ; Missing drive strength and slew rate ;
; mem_cas_n       ; Missing slew rate                    ;
; mem_ras_n       ; Missing slew rate                    ;
; mem_we_n        ; Missing slew rate                    ;
; FPGA_LED1       ; Missing drive strength               ;
; RPI_GPIO16_cs   ; Missing drive strength               ;
; RPI_GPIO20_mosi ; Missing drive strength               ;
; RPI_GPIO21_sclk ; Missing drive strength               ;
; RPI_GPIO26      ; Missing drive strength               ;
; RPI_GPIO19      ; Missing drive strength               ;
; RPI_GPIO6       ; Missing drive strength               ;
; RPI_GPIO13      ; Missing drive strength               ;
; FX3_GPIO5       ; Missing drive strength               ;
; RPI_MOSI        ; Missing drive strength               ;
; RPI_MISO        ; Missing drive strength               ;
; RPI_SCLK        ; Missing drive strength               ;
; RPI_SDA1        ; Missing drive strength               ;
; RPI_GCLK        ; Missing drive strength               ;
; RPI_GEN0        ; Missing drive strength               ;
; RPI_GEN3        ; Missing drive strength               ;
; RPI_ID_SD       ; Missing drive strength               ;
; RPI_GEN4        ; Missing drive strength               ;
; FCLK1           ; Missing drive strength               ;
; FX3_A[1]        ; Missing drive strength and slew rate ;
; FX3_A[0]        ; Missing drive strength and slew rate ;
; mem_addr[12]    ; Missing slew rate                    ;
; mem_addr[11]    ; Missing slew rate                    ;
; mem_addr[10]    ; Missing slew rate                    ;
; mem_addr[9]     ; Missing slew rate                    ;
; mem_addr[8]     ; Missing slew rate                    ;
; mem_addr[7]     ; Missing slew rate                    ;
; mem_addr[6]     ; Missing slew rate                    ;
; mem_addr[5]     ; Missing slew rate                    ;
; mem_addr[4]     ; Missing slew rate                    ;
; mem_addr[3]     ; Missing slew rate                    ;
; mem_addr[2]     ; Missing slew rate                    ;
; mem_addr[1]     ; Missing slew rate                    ;
; mem_addr[0]     ; Missing slew rate                    ;
; mem_ba[1]       ; Missing slew rate                    ;
; mem_ba[0]       ; Missing slew rate                    ;
; mem_cke[0]      ; Missing slew rate                    ;
; mem_cs_n[0]     ; Missing slew rate                    ;
; mem_dm[1]       ; Missing slew rate                    ;
; mem_dm[0]       ; Missing slew rate                    ;
; mem_odt[0]      ; Missing slew rate                    ;
; TXD[11]         ; Missing drive strength               ;
; TXD[10]         ; Missing drive strength               ;
; TXD[9]          ; Missing drive strength               ;
; TXD[8]          ; Missing drive strength               ;
; TXD[7]          ; Missing drive strength               ;
; TXD[6]          ; Missing drive strength               ;
; TXD[5]          ; Missing drive strength               ;
; TXD[4]          ; Missing drive strength               ;
; TXD[3]          ; Missing drive strength               ;
; TXD[2]          ; Missing drive strength               ;
; TXD[1]          ; Missing drive strength               ;
; TXD[0]          ; Missing drive strength               ;
; FX3_DQ[15]      ; Missing drive strength and slew rate ;
; FX3_DQ[14]      ; Missing drive strength and slew rate ;
; FX3_DQ[13]      ; Missing drive strength and slew rate ;
; FX3_DQ[12]      ; Missing drive strength and slew rate ;
; FX3_DQ[11]      ; Missing drive strength and slew rate ;
; FX3_DQ[10]      ; Missing drive strength and slew rate ;
; FX3_DQ[9]       ; Missing drive strength and slew rate ;
; FX3_DQ[8]       ; Missing drive strength and slew rate ;
; FX3_DQ[7]       ; Missing drive strength and slew rate ;
; FX3_DQ[6]       ; Missing drive strength and slew rate ;
; FX3_DQ[5]       ; Missing drive strength and slew rate ;
; FX3_DQ[4]       ; Missing drive strength and slew rate ;
; FX3_DQ[3]       ; Missing drive strength and slew rate ;
; FX3_DQ[2]       ; Missing drive strength and slew rate ;
; FX3_DQ[1]       ; Missing drive strength and slew rate ;
; FX3_DQ[0]       ; Missing drive strength and slew rate ;
; mem_clk[0]      ; Missing slew rate                    ;
; mem_clk_n[0]    ; Missing slew rate                    ;
; mem_dq[15]      ; Missing slew rate                    ;
; mem_dq[14]      ; Missing slew rate                    ;
; mem_dq[13]      ; Missing slew rate                    ;
; mem_dq[12]      ; Missing slew rate                    ;
; mem_dq[11]      ; Missing slew rate                    ;
; mem_dq[10]      ; Missing slew rate                    ;
; mem_dq[9]       ; Missing slew rate                    ;
; mem_dq[8]       ; Missing slew rate                    ;
; mem_dq[7]       ; Missing slew rate                    ;
; mem_dq[6]       ; Missing slew rate                    ;
; mem_dq[5]       ; Missing slew rate                    ;
; mem_dq[4]       ; Missing slew rate                    ;
; mem_dq[3]       ; Missing slew rate                    ;
; mem_dq[2]       ; Missing slew rate                    ;
; mem_dq[1]       ; Missing slew rate                    ;
; mem_dq[0]       ; Missing slew rate                    ;
; mem_dqs[1]      ; Missing slew rate                    ;
; mem_dqs[0]      ; Missing slew rate                    ;
+-----------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                               ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf                                                                                                                                                                                                                                                        ; OE               ;                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]                                                                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_5                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_5                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                               ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_5                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_6                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_6                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_6                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_7                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_7                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_7                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_8                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_8                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_8                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_9                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_9                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_9                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_10                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_10                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_10                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_11                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_11                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_11                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_12                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_12                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_12                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_13                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_13                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_13                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_14                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_14                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_14                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_15                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; txtspcfg:inst16|mem[5][2]~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_15                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; FX3_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                                ; OE               ;                       ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_15                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Timing optimization                    ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10266 ) ; 0.00 % ( 0 / 10266 )       ; 0.00 % ( 0 / 10266 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10266 ) ; 0.00 % ( 0 / 10266 )       ; 0.00 % ( 0 / 10266 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.22 % ( 17 / 7632 ) ; 0.22 % ( 17 / 7632 )       ; 0.00 % ( 0 / 7632 )      ;
;     -- Achieved     ; 0.22 % ( 17 / 7632 ) ; 0.22 % ( 17 / 7632 )       ; 0.00 % ( 0 / 7632 )      ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 10243 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 23 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                   ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Top                            ; Top                            ; 0.15 % ( 66 / 42932 )  ; 0.15 % ( 66 / 42932 ) ; Design Partitions   ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 868 )     ; 0.00 % ( 0 / 868 )    ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 868 )     ; 0.00 % ( 0 / 868 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 62 )      ; 0.00 % ( 0 / 62 )     ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/output_files/lms7_ustream_trx.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,735 / 10,320 ( 65 % )    ;
;     -- Combinational with no register       ; 2824                       ;
;     -- Register only                        ; 940                        ;
;     -- Combinational with a register        ; 2971                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3320                       ;
;     -- 3 input functions                    ; 1246                       ;
;     -- <=2 input functions                  ; 1229                       ;
;     -- Register only                        ; 940                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 5234                       ;
;     -- arithmetic mode                      ; 561                        ;
;                                             ;                            ;
; Total registers*                            ; 4,035 / 11,172 ( 36 % )    ;
;     -- Dedicated logic registers            ; 3,911 / 10,320 ( 38 % )    ;
;     -- I/O registers                        ; 124 / 852 ( 15 % )         ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 535 / 645 ( 83 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 136 / 180 ( 76 % )         ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 23 / 46 ( 50 % )           ;
; Total block memory bits                     ; 135,152 / 423,936 ( 32 % ) ;
; Total block memory implementation bits      ; 211,968 / 423,936 ( 50 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global clocks                               ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 17.9% / 17.6% / 18.3%      ;
; Peak interconnect usage (total/H/V)         ; 23.7% / 23.9% / 23.4%      ;
; Maximum fan-out                             ; 2679                       ;
; Highest non-global fan-out                  ; 582                        ;
; Total fan-out                               ; 34554                      ;
; Average fan-out                             ; 3.19                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+----------------------------------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                            ;
;                                              ;                       ;                                ;
; Total logic elements                         ; 6723 / 10320 ( 65 % ) ; 12 / 10320 ( < 1 % )           ;
;     -- Combinational with no register        ; 2812                  ; 12                             ;
;     -- Register only                         ; 940                   ; 0                              ;
;     -- Combinational with a register         ; 2971                  ; 0                              ;
;                                              ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                                ;
;     -- 4 input functions                     ; 3317                  ; 3                              ;
;     -- 3 input functions                     ; 1243                  ; 3                              ;
;     -- <=2 input functions                   ; 1223                  ; 6                              ;
;     -- Register only                         ; 940                   ; 0                              ;
;                                              ;                       ;                                ;
; Logic elements by mode                       ;                       ;                                ;
;     -- normal mode                           ; 5222                  ; 12                             ;
;     -- arithmetic mode                       ; 561                   ; 0                              ;
;                                              ;                       ;                                ;
; Total registers                              ; 4035                  ; 0                              ;
;     -- Dedicated logic registers             ; 3911 / 10320 ( 38 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                         ; 248                   ; 0                              ;
;                                              ;                       ;                                ;
; Total LABs:  partially or completely used    ; 534 / 645 ( 83 % )    ; 3 / 645 ( < 1 % )              ;
;                                              ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                              ;
; I/O pins                                     ; 136                   ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                            ; 135152                ; 0                              ;
; Total RAM block bits                         ; 211968                ; 0                              ;
; PLL                                          ; 0 / 2 ( 0 % )         ; 2 / 2 ( 100 % )                ;
; M9K                                          ; 23 / 46 ( 50 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                          ; 5 / 12 ( 41 % )       ; 5 / 12 ( 41 % )                ;
; Double Data Rate I/O output circuitry        ; 44 / 185 ( 23 % )     ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 34 / 185 ( 18 % )     ; 0 / 185 ( 0 % )                ;
;                                              ;                       ;                                ;
; Connections                                  ;                       ;                                ;
;     -- Input Connections                     ; 3246                  ; 19                             ;
;     -- Registered Input Connections          ; 3062                  ; 0                              ;
;     -- Output Connections                    ; 55                    ; 3210                           ;
;     -- Registered Output Connections         ; 5                     ; 0                              ;
;                                              ;                       ;                                ;
; Internal Connections                         ;                       ;                                ;
;     -- Total Connections                     ; 34787                 ; 3262                           ;
;     -- Registered Connections                ; 17521                 ; 0                              ;
;                                              ;                       ;                                ;
; External Connections                         ;                       ;                                ;
;     -- Top                                   ; 72                    ; 3229                           ;
;     -- hard_block:auto_generated_inst        ; 3229                  ; 0                              ;
;                                              ;                       ;                                ;
; Partition Interface                          ;                       ;                                ;
;     -- Input Ports                           ; 27                    ; 19                             ;
;     -- Output Ports                          ; 73                    ; 10                             ;
;     -- Bidir Ports                           ; 36                    ; 0                              ;
;                                              ;                       ;                                ;
; Registered Ports                             ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 0                              ;
;                                              ;                       ;                                ;
; Port Connectivity                            ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 3                              ;
;     -- Output Ports driven by GND            ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 3                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 0                              ;
+----------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; FPGA_SPI_MISO  ; E6    ; 8        ; 7            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; FX3_FLAGA      ; B16   ; 6        ; 34           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; FX3_FLAGB      ; F15   ; 6        ; 34           ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; FX3_FLAGC      ; J14   ; 5        ; 34           ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; FX3_FLAGD      ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; FX3_FPGA_GPIO1 ; A4    ; 8        ; 5            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; FX3_FPGA_GPIO3 ; A3    ; 8        ; 3            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; FX3_FPGA_SNN   ; A6    ; 8        ; 9            ; 24           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; FX3_SPI_MOSI   ; F7    ; 8        ; 11           ; 24           ; 21           ; 35                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; FX3_SPI_SCK    ; B7    ; 8        ; 11           ; 24           ; 7            ; 582                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; MCLK1          ; N1    ; 2        ; 0            ; 7            ; 21           ; 55                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; MCLK2          ; C2    ; 1        ; 0            ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[0]         ; D4    ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[10]        ; J2    ; 2        ; 0            ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[11]        ; G2    ; 1        ; 0            ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[1]         ; B6    ; 8        ; 9            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[2]         ; D3    ; 8        ; 1            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[3]         ; B1    ; 1        ; 0            ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[4]         ; F2    ; 1        ; 0            ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[5]         ; E5    ; 1        ; 0            ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[6]         ; F1    ; 1        ; 0            ; 19           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[7]         ; B3    ; 8        ; 3            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[8]         ; G1    ; 1        ; 0            ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXD[9]         ; C1    ; 1        ; 0            ; 22           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; RXIQSEL        ; C3    ; 8        ; 1            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; clk            ; E1    ; 1        ; 0            ; 11           ; 7            ; 180                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; unused_pin     ; D6    ; 8        ; 3            ; 24           ; 7            ; 449                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; FCLK1           ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FCLK2           ; D2    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_DAC_CS     ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_LED0       ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_LED1       ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_LED2       ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_LMS_CS     ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_SPI_MOSI   ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_SPI_SCK    ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_A[0]        ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_A[1]        ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_GPIO5       ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_PCLK        ; D16   ; 6        ; 34           ; 19           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_PKTENDn     ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_SLCSn       ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_SLOEn       ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_SLRDn       ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_SLWRn       ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FX3_SPI_MISO    ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LMS_RESET       ; F3    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GCLK        ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GEN0        ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GEN3        ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GEN4        ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GPIO12_miso ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GPIO13      ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GPIO16_cs   ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GPIO19      ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GPIO20_mosi ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GPIO21_sclk ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GPIO26      ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_GPIO6       ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_ID_SD       ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_MISO        ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_MOSI        ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_SCLK        ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RPI_SDA1        ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[0]          ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[10]         ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[11]         ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[1]          ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[2]          ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[3]          ; K1    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[4]          ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[5]          ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[6]          ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[7]          ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[8]          ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXD[9]          ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXIQSEL         ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS    ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[0]     ; K10   ; 4        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[10]    ; T6    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[11]    ; R13   ; 4        ; 28           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[12]    ; T14   ; 4        ; 30           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[1]     ; T8    ; 3        ; 16           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[2]     ; L9    ; 4        ; 18           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[3]     ; T10   ; 4        ; 21           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[4]     ; N3    ; 3        ; 1            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[5]     ; T9    ; 4        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[6]     ; K9    ; 4        ; 18           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[7]     ; T15   ; 4        ; 30           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[8]     ; P14   ; 4        ; 32           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_addr[9]     ; T11   ; 4        ; 23           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ba[0]       ; T5    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ba[1]       ; T3    ; 3        ; 1            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cas_n       ; L11   ; 4        ; 32           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cke[0]      ; T2    ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_cs_n[0]     ; L10   ; 4        ; 25           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_dm[0]       ; P3    ; 3        ; 1            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; Group 3078784       ;
; mem_dm[1]       ; M8    ; 3        ; 13           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; Group 3078784       ;
; mem_odt[0]      ; R8    ; 3        ; 16           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ras_n       ; M9    ; 4        ; 21           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_we_n        ; R9    ; 4        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------+
; FX3_DQ[0]    ; P16   ; 5        ; 34           ; 5            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_15 ;
; FX3_DQ[10]   ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_5  ;
; FX3_DQ[11]   ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_4  ;
; FX3_DQ[12]   ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_3  ;
; FX3_DQ[13]   ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_2  ;
; FX3_DQ[14]   ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_1  ;
; FX3_DQ[15]   ; G11   ; 6        ; 34           ; 20           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]               ;
; FX3_DQ[1]    ; R16   ; 5        ; 34           ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_14 ;
; FX3_DQ[2]    ; F16   ; 6        ; 34           ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_13 ;
; FX3_DQ[3]    ; N13   ; 5        ; 34           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_12 ;
; FX3_DQ[4]    ; K11   ; 5        ; 34           ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_11 ;
; FX3_DQ[5]    ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_10 ;
; FX3_DQ[6]    ; N15   ; 5        ; 34           ; 7            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_9  ;
; FX3_DQ[7]    ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_8  ;
; FX3_DQ[8]    ; N16   ; 5        ; 34           ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_7  ;
; FX3_DQ[9]    ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; txtspcfg:inst16|mem[5][2]~_Duplicate_6  ;
; mem_clk[0]   ; M11   ; 4        ; 32           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_clk_n[0] ; N12   ; 4        ; 32           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[0]    ; N6    ; 3        ; 7            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[10]   ; N8    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[11]   ; R12   ; 4        ; 23           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[12]   ; T12   ; 4        ; 25           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[13]   ; N9    ; 4        ; 21           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[14]   ; T13   ; 4        ; 28           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[15]   ; P8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[1]    ; R6    ; 3        ; 11           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[2]    ; N5    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[3]    ; R7    ; 3        ; 11           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[4]    ; R5    ; 3        ; 9            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[5]    ; L7    ; 3        ; 11           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[6]    ; R3    ; 3        ; 1            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[7]    ; L8    ; 3        ; 13           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[8]    ; R11   ; 4        ; 23           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dq[9]    ; R10   ; 4        ; 21           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dqs[0]   ; M7    ; 3        ; 9            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
; mem_dqs[1]   ; T7    ; 3        ; 13           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                       ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                ;
+----------+-----------------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------------+------------------------+------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; Use as regular IO      ; RXD[9]           ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; Use as regular IO      ; FCLK2            ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                      ; -                ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As input tri-stated    ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated    ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                      ; -                ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO      ; FX3_SLWRn        ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO      ; FX3_FLAGD        ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO      ; FX3_A[0]         ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin ; FX3_DQ[2]        ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO      ; FX3_FLAGB        ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO      ; RPI_GPIO16_cs    ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO      ; RPI_GPIO20_mosi  ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO      ; FX3_SPI_SCK      ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO      ; FPGA_SPI_SCK     ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO      ; FPGA_SPI_MISO    ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO      ; FPGA_SPI_MOSI    ; Dual Purpose Pin          ;
+----------+-----------------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 14 / 17 ( 82 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 19 ( 84 % ) ; 3.3V          ; --           ;
; 3        ; 21 / 26 ( 81 % ) ; 1.8V          ; 0.9V         ;
; 4        ; 22 / 27 ( 81 % ) ; 1.8V          ; 0.9V         ;
; 5        ; 19 / 25 ( 76 % ) ; 1.8V          ; --           ;
; 6        ; 9 / 14 ( 64 % )  ; 1.8V          ; --           ;
; 7        ; 16 / 26 ( 62 % ) ; 3.3V          ; --           ;
; 8        ; 21 / 26 ( 81 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                 ;
+----------+------------+----------+---------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard    ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; FPGA_LMS_CS                     ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; FX3_FPGA_GPIO3                  ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; FX3_FPGA_GPIO1                  ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; FPGA_SPI_MOSI                   ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; FX3_FPGA_SNN                    ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RPI_SCLK                        ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; RPI_MISO                        ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RPI_GEN3                        ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RXD[3]                          ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RXD[7]                          ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; FPGA_DAC_CS                     ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; RXD[1]                          ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; FX3_SPI_SCK                     ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; FX3_GPIO5                       ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RPI_MOSI                        ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; RPI_GEN4                        ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RPI_GCLK                        ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; FX3_FLAGA                       ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RXD[9]                          ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 4          ; 1        ; MCLK2                           ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RXIQSEL                         ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; FPGA_LED2                       ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; FCLK2                           ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 203        ; 8        ; RXD[2]                          ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; RXD[0]                          ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; unused_pin                      ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RPI_GPIO12_miso                 ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RPI_GPIO6                       ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RPI_ID_SD                       ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; RPI_GEN0                        ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RPI_SDA1                        ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; FX3_SLRDn                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; FX3_PCLK                        ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk                             ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RXD[5]                          ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; FPGA_SPI_MISO                   ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; FPGA_SPI_SCK                    ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; RPI_GPIO16_cs                   ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 174        ; 7        ; RPI_GPIO19                      ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 158        ; 7        ; FPGA_LED1                       ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; FPGA_LED0                       ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RXD[6]                          ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; RXD[4]                          ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; LMS_RESET                       ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; FX3_SPI_MISO                    ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; FX3_SPI_MOSI                    ; input  ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; RPI_GPIO20_mosi                 ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RPI_GPIO21_sclk                 ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RPI_GPIO26                      ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; RPI_GPIO13                      ; output ; 3.3-V LVCMOS    ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; FX3_SLOEn                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; FX3_FLAGB                       ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; FX3_DQ[2]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RXD[8]                          ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; RXD[11]                         ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; FX3_DQ[15]                      ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; FX3_A[0]                        ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; FX3_FLAGD                       ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT  ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 19         ; 1        ; #TCK                            ; input  ;                 ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                            ; input  ;                 ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; TXD[11]                         ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RXD[10]                         ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                            ; output ;                 ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                            ; input  ;                 ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; TXIQSEL                         ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; FX3_DQ[5]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; FX3_PKTENDn                     ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; FX3_A[1]                        ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; FX3_FLAGC                       ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; FX3_SLWRn                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; TXD[3]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; FCLK1                           ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; TXD[4]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; TXD[8]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; mem_addr[6]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; mem_addr[0]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; FX3_DQ[4]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; FX3_DQ[7]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; FX3_SLCSn                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; FX3_DQ[14]                      ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; TXD[0]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; TXD[1]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; TXD[10]                         ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; TXD[5]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; mem_dq[5]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; mem_dq[7]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; mem_addr[2]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; mem_cs_n[0]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; mem_cas_n                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; FX3_DQ[13]                      ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; FX3_DQ[12]                      ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; FX3_DQ[11]                      ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; FX3_DQ[9]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; mem_dqs[0]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; mem_dm[1]                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; mem_ras_n                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; mem_clk[0]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; FX3_DQ[10]                      ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; MCLK1                           ; input  ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; TXD[9]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; mem_addr[4]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; mem_dq[2]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; mem_dq[0]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; mem_dq[10]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; mem_dq[13]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; mem_clk_n[0]                    ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; FX3_DQ[3]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; FX3_DQ[6]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; FX3_DQ[8]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; TXD[2]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; TXD[6]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; mem_dm[0]                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; VREFB3N0                        ;        ;                 ; 0.9V    ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; mem_dq[15]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; VREFB4N0                        ;        ;                 ; 0.9V    ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; mem_addr[8]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; FX3_DQ[0]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; TXD[7]                          ; output ; 3.3-V LVCMOS    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; mem_dq[6]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; mem_dq[4]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; mem_dq[1]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; mem_dq[3]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; mem_odt[0]                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; mem_we_n                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; mem_dq[9]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; mem_dq[8]                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; mem_dq[11]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; mem_addr[11]                    ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; FX3_DQ[1]                       ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; mem_cke[0]                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; mem_ba[1]                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; mem_ba[0]                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; mem_addr[10]                    ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; mem_dqs[1]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; mem_addr[1]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; mem_addr[5]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; mem_addr[3]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; mem_addr[9]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; mem_dq[12]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; mem_dq[14]                      ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; mem_addr[12]                    ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; mem_addr[7]                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll1 ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; inst32|altpll_component|auto_generated|pll1                         ; inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1                                                                                                                                   ;
; PLL mode                      ; No compensation                                                     ; Normal                                                                                                                                                                                                                                                ;
; Compensate clock              ; --                                                                  ; clock1                                                                                                                                                                                                                                                ;
; Compensated input/output pins ; --                                                                  ; --                                                                                                                                                                                                                                                    ;
; Switchover type               ; --                                                                  ; --                                                                                                                                                                                                                                                    ;
; Input frequency 0             ; 30.72 MHz                                                           ; 30.72 MHz                                                                                                                                                                                                                                             ;
; Input frequency 1             ; --                                                                  ; --                                                                                                                                                                                                                                                    ;
; Nominal PFD frequency         ; 30.7 MHz                                                            ; 5.1 MHz                                                                                                                                                                                                                                               ;
; Nominal VCO frequency         ; 399.4 MHz                                                           ; 1049.6 MHz                                                                                                                                                                                                                                            ;
; VCO post scale K counter      ; 2                                                                   ; --                                                                                                                                                                                                                                                    ;
; VCO frequency control         ; Auto                                                                ; Manual Phase                                                                                                                                                                                                                                          ;
; VCO phase shift step          ; 313 ps                                                              ; 119 ps                                                                                                                                                                                                                                                ;
; VCO multiply                  ; --                                                                  ; --                                                                                                                                                                                                                                                    ;
; VCO divide                    ; --                                                                  ; --                                                                                                                                                                                                                                                    ;
; Freq min lock                 ; 23.08 MHz                                                           ; 30.0 MHz                                                                                                                                                                                                                                              ;
; Freq max lock                 ; 50.02 MHz                                                           ; 38.06 MHz                                                                                                                                                                                                                                             ;
; M VCO Tap                     ; 0                                                                   ; 6                                                                                                                                                                                                                                                     ;
; M Initial                     ; 1                                                                   ; 2                                                                                                                                                                                                                                                     ;
; M value                       ; 13                                                                  ; 205                                                                                                                                                                                                                                                   ;
; N value                       ; 1                                                                   ; 6                                                                                                                                                                                                                                                     ;
; Charge pump current           ; setting 1                                                           ; setting 1                                                                                                                                                                                                                                             ;
; Loop filter resistance        ; setting 27                                                          ; setting 8                                                                                                                                                                                                                                             ;
; Loop filter capacitance       ; setting 0                                                           ; setting 0                                                                                                                                                                                                                                             ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ; 300 kHz to 390 kHz                                                                                                                                                                                                                                    ;
; Bandwidth type                ; Medium                                                              ; Low                                                                                                                                                                                                                                                   ;
; Real time reconfigurable      ; On                                                                  ; On                                                                                                                                                                                                                                                    ;
; Scan chain MIF file           ; pll2.mif                                                            ; --                                                                                                                                                                                                                                                    ;
; Preserve PLL counter order    ; Off                                                                 ; Off                                                                                                                                                                                                                                                   ;
; PLL location                  ; PLL_2                                                               ; PLL_1                                                                                                                                                                                                                                                 ;
; Inclk0 signal                 ; clk                                                                 ; clk                                                                                                                                                                                                                                                   ;
; Inclk1 signal                 ; --                                                                  ; --                                                                                                                                                                                                                                                    ;
; Inclk0 signal type            ; Global Clock                                                        ; Dedicated Pin                                                                                                                                                                                                                                         ;
; Inclk1 signal type            ; --                                                                  ; --                                                                                                                                                                                                                                                    ;
+-------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------------------------------------------------------------------------+
; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                         ; clock0       ; 13   ; 4   ; 99.84 MHz        ; 0 (0 ps)       ; 11.25 (313 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; inst32|altpll_component|auto_generated|pll1|clk[0]                                                                         ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[1] ; clock1       ; 205  ; 42  ; 149.94 MHz       ; 0 (0 ps)       ; 6.43 (119 ps)    ; 50/50      ; C0      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[2] ; clock2       ; 205  ; 42  ; 149.94 MHz       ; -90 (-1667 ps) ; 6.43 (119 ps)    ; 50/50      ; C1      ; 7             ; 4/3 Odd    ; --            ; 1       ; 0       ; inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[3] ; clock3       ; 205  ; 42  ; 149.94 MHz       ; 0 (0 ps)       ; 6.43 (119 ps)    ; 50/50      ; C2      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[4] ; clock4       ; 205  ; 42  ; 149.94 MHz       ; 0 (0 ps)       ; 6.43 (119 ps)    ; 50/50      ; C3      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmemphy Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+-----------------+------------------+--------------------+---------------------+-------------------+------------------------------------+---------------------+
; Name                                                                                                                                                                                                                                                            ; Type  ; Direction ; Pin Location ; X Location ; Y Location ; Z Location ; DQS Bus Width ; I/O Edge ; I/O Bank ; I/O Standard    ; Current Strength ; Output Termination ; Input DQS Frequency ; Max DQS Frequency ; DQS Delay (Slow Model, Fast Model) ; Delay Chain Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+-----------------+------------------+--------------------+---------------------+-------------------+------------------------------------+---------------------+
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[3]~clkctrl ; Clock ;           ;              ; 0          ; 11         ; 28         ;               ;          ;          ;                 ;                  ;                    ; 150.0 MHz           ;                   ;                                    ;                     ;
;      mem_dqs[1]                                                                                                                                                                                                                                                 ; DQS   ; Bidir     ; T7           ; 13         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[8]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; R11          ; 23         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[9]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; R10          ; 21         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[10]                                                                                                                                                                                                                                            ; DQ    ; Bidir     ; N8           ; 16         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[11]                                                                                                                                                                                                                                            ; DQ    ; Bidir     ; R12          ; 23         ; 0          ; 0          ; x9            ; Bottom   ; 4        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[12]                                                                                                                                                                                                                                            ; DQ    ; Bidir     ; T12          ; 25         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[13]                                                                                                                                                                                                                                            ; DQ    ; Bidir     ; N9           ; 21         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[14]                                                                                                                                                                                                                                            ; DQ    ; Bidir     ; T13          ; 28         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[15]                                                                                                                                                                                                                                            ; DQ    ; Bidir     ; P8           ; 16         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dm[1]                                                                                                                                                                                                                                             ; DQ    ; Output    ; M8           ; 13         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;      mem_dqs[0]                                                                                                                                                                                                                                                 ; DQS   ; Bidir     ; M7           ; 9          ; 0          ; 21         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[0]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; N6           ; 7          ; 0          ; 14         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[1]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; R6           ; 11         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[2]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; N5           ; 7          ; 0          ; 21         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[3]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; R7           ; 11         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[4]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; R5           ; 9          ; 0          ; 7          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[5]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; L7           ; 11         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[6]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; R3           ; 1          ; 0          ; 7          ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dq[7]                                                                                                                                                                                                                                             ; DQ    ; Bidir     ; L8           ; 13         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
;           mem_dm[0]                                                                                                                                                                                                                                             ; DQ    ; Output    ; P3           ; 1          ; 0          ; 14         ; x9            ; Bottom   ; 3        ; SSTL-18 Class I ; 12mA             ; Off                ; 150.0 MHz           ; 167.0 MHz         ;                                    ; 0                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+-----------------+------------------+--------------------+---------------------+-------------------+------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lms7_uStream_trx_top                                                                                                             ; 6735 (27)   ; 3911 (0)                  ; 124 (124)     ; 135152      ; 23   ; 0            ; 0       ; 0         ; 136  ; 0            ; 2824 (27)    ; 940 (0)           ; 2971 (4)         ; |lms7_uStream_trx_top                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |alive:inst|                                                                                                                   ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |lms7_uStream_trx_top|alive:inst                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |busmux:inst18|                                                                                                                ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 3 (0)            ; |lms7_uStream_trx_top|busmux:inst18                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_mux:$00000|                                                                                                            ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 3 (0)            ; |lms7_uStream_trx_top|busmux:inst18|lpm_mux:$00000                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |mux_qsc:auto_generated|                                                                                                 ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 3 (3)            ; |lms7_uStream_trx_top|busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |clkctrl:inst33|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|clkctrl:inst33                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clkctrl      ;
;       |clkctrl_altclkctrl_0:altclkctrl_0|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|clkctrl:inst33|clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                                                                                                 ; clkctrl      ;
;          |clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|clkctrl:inst33|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component                                                                                                                                                                                                                                                                                                                                     ; clkctrl      ;
;    |config_ctrl:inst11|                                                                                                           ; 111 (111)   ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 1 (1)             ; 53 (53)          ; |lms7_uStream_trx_top|config_ctrl:inst11                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |ddr2:inst1|                                                                                                                   ; 4952 (0)    ; 2628 (0)                  ; 0 (0)         ; 10080       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2324 (0)     ; 562 (0)           ; 2066 (0)         ; |lms7_uStream_trx_top|ddr2:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |ddr2_controller_phy:ddr2_controller_phy_inst|                                                                              ; 4952 (0)    ; 2628 (0)                  ; 0 (0)         ; 10080       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2324 (0)     ; 562 (0)           ; 2066 (0)         ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|                                                 ; 3132 (0)    ; 1652 (0)                  ; 0 (0)         ; 9536        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1478 (0)     ; 325 (0)           ; 1329 (0)         ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |alt_mem_ddrx_controller_st_top:controller_inst|                                                                      ; 3123 (0)    ; 1649 (0)                  ; 0 (0)         ; 9536        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1472 (0)     ; 325 (0)           ; 1326 (0)         ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst                                                                                                                                                                                                                                                                    ; work         ;
;                |alt_mem_ddrx_controller:controller_inst|                                                                          ; 3123 (1)    ; 1649 (1)                  ; 0 (0)         ; 9536        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1472 (0)     ; 325 (1)           ; 1326 (0)         ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; work         ;
;                   |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                 ; 42 (4)      ; 34 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 37 (0)           ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; work         ;
;                      |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                               ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 21 (21)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; work         ;
;                      |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                               ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; work         ;
;                   |alt_mem_ddrx_arbiter:arbiter_inst|                                                                             ; 183 (183)   ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (70)      ; 0 (0)             ; 113 (113)        ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; work         ;
;                   |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                         ; 71 (71)     ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 4 (4)             ; 59 (59)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; work         ;
;                   |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                             ; 72 (72)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 1 (1)             ; 43 (43)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; work         ;
;                   |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                       ; 145 (145)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 59 (59)           ; 46 (46)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; work         ;
;                   |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                       ; 505 (90)    ; 256 (34)                  ; 0 (0)         ; 7360        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 249 (56)     ; 2 (1)             ; 254 (33)         ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; work         ;
;                      |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; work         ;
;                         |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; work         ;
;                            |altsyncram_7pl1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated                                                   ; work         ;
;                      |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                           ; 36 (2)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (1)       ; 0 (0)             ; 23 (1)           ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; work         ;
;                         |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 35 (0)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 23 (0)           ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; work         ;
;                            |scfifo_j941:auto_generated|                                                                           ; 35 (0)      ; 23 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 23 (0)           ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated                                              ; work         ;
;                               |a_dpfifo_sk31:dpfifo|                                                                              ; 35 (24)     ; 23 (12)                   ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (12)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo                         ; work         ;
;                                  |altsyncram_fud1:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram ; work         ;
;                                  |cntr_bo7:usedw_counter|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_bo7:usedw_counter  ; work         ;
;                                  |cntr_unb:rd_ptr_msb|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_unb:rd_ptr_msb     ; work         ;
;                                  |cntr_vnb:wr_ptr|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_vnb:wr_ptr         ; work         ;
;                      |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                          ; 38 (1)      ; 23 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (1)       ; 1 (0)             ; 22 (0)           ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; work         ;
;                         |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 37 (0)      ; 23 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 1 (0)             ; 22 (0)           ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; work         ;
;                            |scfifo_o941:auto_generated|                                                                           ; 37 (0)      ; 23 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 1 (0)             ; 22 (0)           ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated                                                                             ; work         ;
;                               |a_dpfifo_1l31:dpfifo|                                                                              ; 37 (26)     ; 23 (12)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 22 (11)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo                                                        ; work         ;
;                                  |altsyncram_pud1:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|altsyncram_pud1:FIFOram                                ; work         ;
;                                  |cntr_bo7:usedw_counter|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cntr_bo7:usedw_counter                                 ; work         ;
;                                  |cntr_unb:rd_ptr_msb|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cntr_unb:rd_ptr_msb                                    ; work         ;
;                                  |cntr_vnb:wr_ptr|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cntr_vnb:wr_ptr                                        ; work         ;
;                      |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                          ; 190 (190)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (94)      ; 0 (0)             ; 96 (96)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; work         ;
;                      |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                ; 151 (151)   ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (71)      ; 0 (0)             ; 80 (80)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; work         ;
;                   |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                 ; 557 (557)   ; 453 (453)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (100)    ; 188 (188)         ; 269 (269)        ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; work         ;
;                   |alt_mem_ddrx_sideband:sideband_inst|                                                                           ; 73 (73)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 36 (36)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; work         ;
;                   |alt_mem_ddrx_tbp:tbp_inst|                                                                                     ; 873 (873)   ; 383 (383)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 484 (484)    ; 49 (49)           ; 340 (340)        ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; work         ;
;                   |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                       ; 717 (3)     ; 266 (3)                   ; 0 (0)         ; 2176        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 451 (0)      ; 21 (0)            ; 245 (3)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; work         ;
;                         |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work         ;
;                            |altsyncram_lil1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated            ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; work         ;
;                         |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                            |altsyncram_vll1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated          ; work         ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; work         ;
;                         |altsyncram:altsyncram_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                            |altsyncram_vll1:auto_generated|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated          ; work         ;
;                      |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                     ; 34 (34)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 7 (7)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; work         ;
;                      |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                     ; 535 (487)   ; 187 (171)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 348 (316)    ; 17 (17)           ; 170 (154)        ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; work         ;
;                         |alt_mem_ddrx_list:burstcount_list|                                                                       ; 48 (48)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 16 (16)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; work         ;
;                      |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                            ; 75 (75)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 3 (3)             ; 34 (34)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; work         ;
;                      |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                  ; 70 (70)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 1 (1)             ; 31 (31)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; work         ;
;             |alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|                                                                   ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst                                                                                                                                                                                                                                                                 ; work         ;
;          |ddr2_phy:ddr2_phy_inst|                                                                                                 ; 1824 (0)    ; 976 (0)                   ; 0 (0)         ; 544         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 846 (0)      ; 237 (0)           ; 741 (0)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|                                                                      ; 1824 (0)    ; 976 (0)                   ; 0 (0)         ; 544         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 846 (0)      ; 237 (0)           ; 741 (0)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|                                                              ; 90 (0)      ; 63 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 22 (0)            ; 42 (0)           ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc                                                                                                                                                                                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|                                                                  ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct                                                                                                                                                                                                                   ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                    ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                        ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct                                                                                                                                                                                                                   ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                    ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                        ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct                                                                                                                                                                                                                   ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                    ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                        ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|                                                                   ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct                                                                                                                                                                                                                        ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                         ; work         ;
;                         |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                                                             ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct                                                                                                                                                                                                                        ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                         ; work         ;
;                         |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                                                             ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:cas_n_struct|                                                                          ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct                                                                                                                                                                                                                           ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                            ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|                                                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct                                                                                                                                                                                                                      ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                       ; work         ;
;                         |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                                                           ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct                                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                     ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                         ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct                                                                                                                                                                                                              ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                               ; work         ;
;                         |ddio_out_akd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated                                                                                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:ras_n_struct|                                                                          ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct                                                                                                                                                                                                                           ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                            ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_ac:we_n_struct|                                                                           ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct                                                                                                                                                                                                                            ; work         ;
;                      |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                             ; work         ;
;                         |ddio_out_nhd:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated                                                                                                                                                                 ; work         ;
;                |ddr2_phy_alt_mem_phy_clk_reset:clk|                                                                               ; 59 (32)     ; 49 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (2)       ; 20 (14)           ; 29 (16)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk                                                                                                                                                                                                                                                                                 ; work         ;
;                   |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n                                                                                                                                                                                                                                      ; work         ;
;                      |ddio_bidir_ref:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated                                                                                                                                                                                                        ; work         ;
;                   |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|                                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p                                                                                                                                                                                                                                      ; work         ;
;                      |ddio_bidir_n5h:auto_generated|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated                                                                                                                                                                                                        ; work         ;
;                   |ddr2_phy_alt_mem_phy_pll:pll|                                                                                  ; 18 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 9 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll                                                                                                                                                                                                                                                    ; work         ;
;                      |altpll:altpll_component|                                                                                    ; 18 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 9 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component                                                                                                                                                                                                                            ; work         ;
;                         |altpll_3al3:auto_generated|                                                                              ; 18 (10)     ; 9 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (5)        ; 1 (1)             ; 9 (5)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated                                                                                                                                                                                                 ; work         ;
;                            |altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2                                                                                                                                                    ; work         ;
;                            |altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4                                                                                                                                                    ; work         ;
;                            |altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5                                                                                                                                                    ; work         ;
;                            |cntr_22e:phasestep_counter|                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|cntr_22e:phasestep_counter                                                                                                                                                                      ; work         ;
;                            |cntr_8ge:pll_internal_phasestep|                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|cntr_8ge:pll_internal_phasestep                                                                                                                                                                 ; work         ;
;                   |ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x                                                                                                                                                                                                                                  ; work         ;
;                   |ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe                                                                                                                                                                                                                          ; work         ;
;                   |ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe                                                                                                                                                                                                                                 ; work         ;
;                |ddr2_phy_alt_mem_phy_dp_io:dpio|                                                                                  ; 112 (64)    ; 112 (64)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 112 (64)          ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio                                                                                                                                                                                                                                                                                    ; work         ;
;                   |altddio_in:dqs_group[0].dq[0].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[0].dq[1].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[0].dq[2].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[0].dq[3].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[0].dq[4].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[0].dq[5].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[0].dq[6].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[0].dq[7].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[1].dq[0].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[1].dq[1].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[1].dq[2].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[1].dq[3].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[1].dq[4].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[1].dq[5].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[1].dq[6].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |altddio_in:dqs_group[1].dq[7].dqi|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi                                                                                                                                                                                                                                                  ; work         ;
;                      |ddio_in_9gd:auto_generated|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated                                                                                                                                                                                                                       ; work         ;
;                |ddr2_phy_alt_mem_phy_mimic:mmc|                                                                                   ; 30 (30)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 20 (20)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                                                     ; work         ;
;                |ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|                                                                        ; 17 (17)     ; 10 (10)                   ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 12 (12)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe                                                                                                                                                                                                                                                                          ; work         ;
;                   |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                                                                                                                                                                          ; work         ;
;                      |altsyncram_boi1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated                                                                                                                                                                                                           ; work         ;
;                |ddr2_phy_alt_mem_phy_read_dp:rdp|                                                                                 ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp                                                                                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram:full_rate_ram_gen.altsyncram_component|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component                                                                                                                                                                                                                                 ; work         ;
;                      |altsyncram_reh1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated                                                                                                                                                                                                  ; work         ;
;                |ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|                                                                     ; 1467 (0)    ; 669 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 797 (0)      ; 72 (0)            ; 598 (0)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper                                                                                                                                                                                                                                                                       ; work         ;
;                   |ddr2_phy_alt_mem_phy_seq:seq_inst|                                                                             ; 1467 (41)   ; 669 (34)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 797 (7)      ; 72 (7)            ; 598 (26)         ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst                                                                                                                                                                                                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_admin:admin|                                                                           ; 296 (296)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 209 (209)    ; 4 (4)             ; 83 (83)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin                                                                                                                                                                                                    ; work         ;
;                      |ddr2_phy_alt_mem_phy_ctrl:ctrl|                                                                             ; 209 (209)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 12 (12)           ; 124 (124)        ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl                                                                                                                                                                                                      ; work         ;
;                      |ddr2_phy_alt_mem_phy_dgrb:dgrb|                                                                             ; 817 (817)   ; 366 (366)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 450 (450)    ; 41 (41)           ; 326 (326)        ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb                                                                                                                                                                                                      ; work         ;
;                      |ddr2_phy_alt_mem_phy_dgwb:dgwb|                                                                             ; 115 (115)   ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 8 (8)             ; 49 (49)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb                                                                                                                                                                                                      ; work         ;
;                |ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|                                                           ; 44 (44)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 37 (37)          ; |lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp                                                                                                                                                                                                                                                             ; work         ;
;    |debounce:inst24|                                                                                                              ; 45 (45)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 1 (1)             ; 22 (22)          ; |lms7_uStream_trx_top|debounce:inst24                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |fifo_16to32:inst119|                                                                                                          ; 192 (0)     ; 151 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 52 (0)            ; 100 (0)          ; |lms7_uStream_trx_top|fifo_16to32:inst119                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                         ; 192 (0)     ; 151 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 52 (0)            ; 100 (0)          ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |dcfifo_r1o1:auto_generated|                                                                                             ; 192 (55)    ; 151 (34)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (14)      ; 52 (22)           ; 100 (17)         ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |a_graycounter_1lc:wrptr_g1p|                                                                                         ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |a_graycounter_677:rdptr_g1p|                                                                                         ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |alt_synch_pipe_0md:ws_dgrp|                                                                                          ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 12 (0)           ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|alt_synch_pipe_0md:ws_dgrp                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |dffpipe_1f9:dffpipe16|                                                                                            ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 12 (12)          ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_1f9:dffpipe16                                                                                                                                                                                                                                                                                                ; work         ;
;             |alt_synch_pipe_vld:rs_dgwp|                                                                                          ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 4 (0)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|alt_synch_pipe_vld:rs_dgwp                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |dffpipe_0f9:dffpipe12|                                                                                            ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 4 (4)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_0f9:dffpipe12                                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_dm31:fifo_ram|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |cmpr_o76:rdfull_eq_comp|                                                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|cmpr_o76:rdfull_eq_comp                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cntr_54e:cntr_b|                                                                                                     ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |dffpipe_8d9:wrfull_reg|                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_8d9:wrfull_reg                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |dffpipe_pe9:rs_brp|                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |dffpipe_pe9:rs_bwp|                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |dffpipe_pe9:ws_brp|                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |dffpipe_ue9:ws_bwp|                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_ue9:ws_bwp                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |fifo_32to16:inst29|                                                                                                           ; 159 (0)     ; 128 (0)                   ; 0 (0)         ; 26624       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 63 (0)            ; 66 (0)           ; |lms7_uStream_trx_top|fifo_32to16:inst29                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                         ; 159 (0)     ; 128 (0)                   ; 0 (0)         ; 26624       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 63 (0)            ; 66 (0)           ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |dcfifo_75l1:auto_generated|                                                                                             ; 159 (47)    ; 128 (33)                  ; 0 (0)         ; 26624       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (12)      ; 63 (28)           ; 66 (5)           ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|                                                                                         ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |a_graycounter_577:rdptr_g1p|                                                                                         ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |alt_synch_pipe_rld:rs_dgwp|                                                                                          ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |dffpipe_qe9:dffpipe12|                                                                                            ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12                                                                                                                                                                                                                                                                                                 ; work         ;
;             |alt_synch_pipe_sld:ws_dgrp|                                                                                          ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 4 (0)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |dffpipe_ve9:dffpipe16|                                                                                            ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 4 (4)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_ve9:dffpipe16                                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_em31:fifo_ram|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 26624       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                                             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |cntr_54e:cntr_b|                                                                                                     ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |dffpipe_pe9:ws_brp|                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |dffpipe_pe9:ws_bwp|                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |fifo_read:inst25|                                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lms7_uStream_trx_top|fifo_read:inst25                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |iobuff:inst21|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|iobuff:inst21                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|iobuff:inst21|iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |miso_mux:inst5|                                                                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |lms7_uStream_trx_top|miso_mux:inst5                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |nco_bin_sin:inst19|                                                                                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 8 (8)            ; |lms7_uStream_trx_top|nco_bin_sin:inst19                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |pll2:inst32|                                                                                                                  ; 19 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 8 (0)            ; |lms7_uStream_trx_top|pll2:inst32                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                                                                                                   ; 19 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 8 (0)            ; |lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |pll2_altpll:auto_generated|                                                                                             ; 19 (11)     ; 9 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (7)       ; 1 (1)             ; 8 (4)            ; |lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |pll2_cntr1:pll_internal_phasestep|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |pll2_cntr:phasestep_counter|                                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pll_ps_cntrl:inst10|                                                                                                          ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 1 (1)             ; 17 (17)          ; |lms7_uStream_trx_top|pll_ps_cntrl:inst10                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |pll_reconfig_module:inst8|                                                                                                    ; 152 (0)     ; 89 (0)                    ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 11 (0)            ; 86 (0)           ; |lms7_uStream_trx_top|pll_reconfig_module:inst8                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|                                               ; 152 (95)    ; 89 (46)                   ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (41)      ; 11 (11)           ; 86 (43)          ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:altsyncram4|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|altsyncram:altsyncram4                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_v1k3:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_v1k3:auto_generated                                                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_counter:cntr12|                                                                                                     ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 8 (0)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr12                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cntr_6jo:auto_generated|                                                                                             ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_6jo:auto_generated                                                                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_counter:cntr13|                                                                                                     ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr13                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cntr_rfo:auto_generated|                                                                                             ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_rfo:auto_generated                                                                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_counter:cntr14|                                                                                                     ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr14                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cntr_tfo:auto_generated|                                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_tfo:auto_generated                                                                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_counter:cntr15|                                                                                                     ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr15                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cntr_qfo:auto_generated|                                                                                             ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_qfo:auto_generated                                                                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_counter:cntr16|                                                                                                     ; 18 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 8 (0)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr16                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cntr_6jo:auto_generated|                                                                                             ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_6jo:auto_generated                                                                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_counter:cntr2|                                                                                                      ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr2                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |cntr_a9o:auto_generated|                                                                                             ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_a9o:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;    |ram_control:inst15|                                                                                                           ; 104 (104)   ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 64 (64)          ; |lms7_uStream_trx_top|ram_control:inst15                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sl_ctrl:inst22|                                                                                                               ; 28 (28)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 8 (8)             ; 13 (13)          ; |lms7_uStream_trx_top|sl_ctrl:inst22                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |slaveFIFO2b_streamINOUT:inst17|                                                                                               ; 215 (3)     ; 175 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (3)       ; 69 (0)            ; 106 (0)          ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |ddrox1:ddr_inst|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|ddrox1:ddr_inst                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altddio_out:ALTDDIO_OUT_component|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|ddrox1:ddr_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |ddio_out_p9j:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|ddrox1:ddr_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |slaveFIFO2b_streamIN:stream_in_inst|                                                                                       ; 188 (10)    ; 160 (8)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (1)       ; 67 (3)            ; 93 (6)           ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |trxdfifo:trxdfifo_inst|                                                                                                 ; 179 (0)     ; 152 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 64 (0)            ; 88 (0)           ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |dcfifo:dcfifo_component|                                                                                             ; 179 (0)     ; 152 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 64 (0)            ; 88 (0)           ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |dcfifo_k8n1:auto_generated|                                                                                       ; 179 (52)    ; 152 (39)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (10)      ; 64 (28)           ; 88 (8)           ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |a_gray2bin_9ib:rdptr_g_gray2bin|                                                                               ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin                                                                                                                                                                                                                                                                     ; work         ;
;                   |a_gray2bin_9ib:rs_dgwp_gray2bin|                                                                               ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                     ; work         ;
;                   |a_graycounter_4lc:wrptr_g1p|                                                                                   ; 28 (28)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 22 (22)          ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p                                                                                                                                                                                                                                                                         ; work         ;
;                   |a_graycounter_877:rdptr_g1p|                                                                                   ; 27 (27)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 20 (20)          ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_877:rdptr_g1p                                                                                                                                                                                                                                                                         ; work         ;
;                   |alt_synch_pipe_tld:rs_dgwp|                                                                                    ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 10 (0)           ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                                                                                                                                                                                                                                                          ; work         ;
;                      |dffpipe_se9:dffpipe14|                                                                                      ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 10 (10)          ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe14                                                                                                                                                                                                                                                    ; work         ;
;                   |alt_synch_pipe_uld:ws_dgrp|                                                                                    ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 10 (0)           ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|alt_synch_pipe_uld:ws_dgrp                                                                                                                                                                                                                                                                          ; work         ;
;                      |dffpipe_te9:dffpipe17|                                                                                      ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 10 (10)          ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe17                                                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram_im31:fifo_ram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram                                                                                                                                                                                                                                                                            ; work         ;
;                   |cmpr_q76:rdempty_eq_comp|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|cmpr_q76:rdempty_eq_comp                                                                                                                                                                                                                                                                            ; work         ;
;                   |cmpr_q76:rdfull_eq_comp|                                                                                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|cmpr_q76:rdfull_eq_comp                                                                                                                                                                                                                                                                             ; work         ;
;                   |cmpr_q76:wrfull_eq_comp|                                                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|cmpr_q76:wrfull_eq_comp                                                                                                                                                                                                                                                                             ; work         ;
;                   |dffpipe_8d9:rdfull_reg|                                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                                                                                                                                                                              ; work         ;
;                   |dffpipe_re9:rs_brp|                                                                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 9 (9)            ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|dffpipe_re9:rs_brp                                                                                                                                                                                                                                                                                  ; work         ;
;                   |dffpipe_re9:rs_bwp|                                                                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|dffpipe_re9:rs_bwp                                                                                                                                                                                                                                                                                  ; work         ;
;       |slaveFIFO2b_streamOUT:stream_out_inst|                                                                                     ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 13 (13)          ; |lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamOUT:stream_out_inst                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |txtspcfg:inst16|                                                                                                              ; 708 (694)   ; 565 (559)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (135)    ; 168 (168)         ; 397 (386)        ; |lms7_uStream_trx_top|txtspcfg:inst16                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |mcfg32wm_fsm:fsm|                                                                                                          ; 19 (19)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 11 (11)          ; |lms7_uStream_trx_top|txtspcfg:inst16|mcfg32wm_fsm:fsm                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                        ;
+-----------------+----------+---------------+---------------+-----------------------+------------+----------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO        ; TCOE     ;
+-----------------+----------+---------------+---------------+-----------------------+------------+----------+
; FPGA_LED0       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FPGA_LED2       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_SPI_MISO    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FPGA_SPI_SCK    ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FPGA_SPI_MOSI   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FPGA_LMS_CS     ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FPGA_DAC_CS     ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; LMS_RESET       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GPIO12_miso ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXIQSEL         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FCLK2           ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_PCLK        ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; FX3_SLCSn       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_SLWRn       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_SLOEn       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_SLRDn       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_PKTENDn     ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; mem_cas_n       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_ras_n       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_we_n        ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; FPGA_LED1       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GPIO16_cs   ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GPIO20_mosi ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GPIO21_sclk ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GPIO26      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GPIO19      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GPIO6       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GPIO13      ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_GPIO5       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_MOSI        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_MISO        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_SCLK        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_SDA1        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GCLK        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GEN0        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GEN3        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_ID_SD       ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; RPI_GEN4        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FCLK1           ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_A[1]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_A[0]        ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; mem_addr[12]    ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[11]    ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[10]    ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[9]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[8]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[7]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[6]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[5]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[4]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[3]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[2]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[1]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_addr[0]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_ba[1]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_ba[0]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_cke[0]      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_cs_n[0]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; mem_dm[1]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_dm[0]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_odt[0]      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --       ;
; TXD[11]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[10]         ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[9]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[8]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[7]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[6]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[5]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[4]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[3]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[2]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[1]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; TXD[0]          ; Output   ; --            ; --            ; --                    ; --         ; --       ;
; FX3_DQ[15]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[14]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[13]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[12]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[11]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[10]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[9]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[8]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[7]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[6]       ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[5]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[4]       ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[3]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[2]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[1]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; FX3_DQ[0]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --         ; (0) 0 ps ;
; mem_clk[0]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; --       ;
; mem_clk_n[0]    ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; --       ;
; mem_dq[15]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[14]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[13]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[12]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[11]      ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[10]      ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[9]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[8]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[7]       ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[6]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[5]       ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[4]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[3]       ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[2]       ; Bidir    ; (0) 0 ps      ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[1]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dq[0]       ; Bidir    ; --            ; (0) 0 ps      ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dqs[1]      ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; mem_dqs[0]      ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps   ; (0) 0 ps ;
; FX3_SPI_SCK     ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --         ; --       ;
; FX3_SPI_MOSI    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; FX3_FPGA_GPIO1  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; FX3_FPGA_GPIO3  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --       ;
; FX3_FLAGC       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; RXD[0]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; RXD[1]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; RXD[2]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; RXD[3]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; RXD[4]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; RXD[5]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; RXD[6]          ; Input    ; --            ; (0) 0 ps      ; --                    ; --         ; --       ;
; RXD[7]          ; Input    ; --            ; (0) 0 ps      ; --                    ; --         ; --       ;
; RXD[8]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; RXD[9]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; RXD[10]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; RXD[11]         ; Input    ; --            ; (0) 0 ps      ; --                    ; --         ; --       ;
; RXIQSEL         ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; clk             ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
; FX3_FPGA_SNN    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; FPGA_SPI_MISO   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; MCLK1           ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --         ; --       ;
; unused_pin      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; FX3_FLAGD       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --       ;
; FX3_FLAGB       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; FX3_FLAGA       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --       ;
; MCLK2           ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --       ;
+-----------------+----------+---------------+---------------+-----------------------+------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FX3_DQ[15]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sl_ctrl:inst22|data_o[15]~0                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; FX3_DQ[14]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sl_ctrl:inst22|data_o[14]~1                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; FX3_DQ[13]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sl_ctrl:inst22|data_o[13]~2                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; FX3_DQ[12]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sl_ctrl:inst22|data_o[12]~3                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; FX3_DQ[11]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sl_ctrl:inst22|data_o[11]~4                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; FX3_DQ[10]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - sl_ctrl:inst22|data_o[10]~5                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; FX3_DQ[9]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[9]~6                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; FX3_DQ[8]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[8]~7                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; FX3_DQ[7]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[7]~8                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; FX3_DQ[6]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[6]~9                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; FX3_DQ[5]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[5]~10                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; FX3_DQ[4]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[4]~11                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; FX3_DQ[3]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[3]~12                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; FX3_DQ[2]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[2]~13                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; FX3_DQ[1]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[1]~14                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; FX3_DQ[0]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - sl_ctrl:inst22|data_o[0]~15                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; mem_clk[0]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0]~feeder    ; 1                 ; 0       ;
; mem_clk_n[0]                                                                                                                                                                                                                                                               ;                   ;         ;
; mem_dq[15]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[14]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[13]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[12]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[11]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[10]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[9]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[8]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[7]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[6]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[5]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[4]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[3]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[2]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 0                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 0                 ; 0       ;
; mem_dq[1]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dq[0]                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]~feeder                   ; 1                 ; 0       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]~feeder                   ; 1                 ; 0       ;
; mem_dqs[1]                                                                                                                                                                                                                                                                 ;                   ;         ;
; mem_dqs[0]                                                                                                                                                                                                                                                                 ;                   ;         ;
; FX3_SPI_SCK                                                                                                                                                                                                                                                                ;                   ;         ;
;      - txtspcfg:inst16|dout_reg[15]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[14]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[13]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[12]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[11]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[10]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[9]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[8]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[7]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[6]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[5]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[4]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[3]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[2]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[1]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|dout_reg[0]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_16                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[14]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[13]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[12]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[11]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[10]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[9]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[8]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[7]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[6]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[5]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[15]                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - txtspcfg:inst16|mcfg32wm_fsm:fsm|state[0]                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mcfg32wm_fsm:fsm|state[3]                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mcfg32wm_fsm:fsm|state[2]                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mcfg32wm_fsm:fsm|state[1]                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mcfg32wm_fsm:fsm|state[4]                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mcfg32wm_fsm:fsm|state[5]                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[0]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[1]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[2]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[3]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|inst_reg[4]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][15]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][15]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[12][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[11][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[13][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[8][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[9][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[10][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[14][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[15][14]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][14]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|din_reg[12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][13]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][13]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][12]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][12]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][11]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[2][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[4][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][11]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][10]                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][10]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][9]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][9]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][8]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][8]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][7]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][7]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][6]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][6]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][5]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][5]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][4]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][4]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][3]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][3]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][2]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][1]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][1]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[22][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[26][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[18][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[30][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[25][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[21][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[17][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[29][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[20][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[24][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[16][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[28][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[27][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[23][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[19][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[31][0]                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[1][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[0][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[6][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[7][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[3][0]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - FPGA_SPI_SCK~output                                                                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_1                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_2                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_3                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_4                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_5                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_6                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_7                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_8                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_9                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_10                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_11                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_12                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_13                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_14                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_15                                                                                                                                                                                                                             ; 1                 ; 0       ;
; FX3_SPI_MOSI                                                                                                                                                                                                                                                               ;                   ;         ;
;      - txtspcfg:inst16|mem[5][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[0]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[22][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[26][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[30][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[25][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[21][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[29][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[24][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[28][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[23][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[31][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][0]~55                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][0]~61                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][0]~67                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][0]~115                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][0]~116                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][0]~117                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][0]~118                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - FPGA_SPI_MOSI~output                                                                                                                                                                                                                                                ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[0]~feeder                                                                                                                                                                                                                                   ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[27][0]~feeder                                                                                                                                                                                                                                   ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][0]~feeder                                                                                                                                                                                                                                    ; 0                 ; 6       ;
; FX3_FPGA_GPIO1                                                                                                                                                                                                                                                             ;                   ;         ;
;      - miso_mux:inst5|out_miso~3                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - FPGA_LMS_CS~output                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
; FX3_FPGA_GPIO3                                                                                                                                                                                                                                                             ;                   ;         ;
;      - FPGA_DAC_CS~output                                                                                                                                                                                                                                                  ; 1                 ; 6       ;
; FX3_FLAGC                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamOUT:stream_out_inst|flagc_d                                                                                                                                                                                        ; 0                 ; 6       ;
;      - RPI_GPIO6~output                                                                                                                                                                                                                                                    ; 0                 ; 6       ;
; RXD[0]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[0]~12                                                                                                                                                                                               ; 0                 ; 0       ;
; RXD[1]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[1]~11                                                                                                                                                                                               ; 0                 ; 0       ;
; RXD[2]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[2]~10                                                                                                                                                                                               ; 0                 ; 0       ;
; RXD[3]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[3]~9                                                                                                                                                                                                ; 0                 ; 0       ;
; RXD[4]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[4]~8                                                                                                                                                                                                ; 0                 ; 0       ;
; RXD[5]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[5]~7                                                                                                                                                                                                ; 0                 ; 0       ;
; RXD[6]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[6]~6                                                                                                                                                                                                ; 1                 ; 0       ;
; RXD[7]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[7]~5                                                                                                                                                                                                ; 1                 ; 0       ;
; RXD[8]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[8]~4                                                                                                                                                                                                ; 0                 ; 0       ;
; RXD[9]                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[9]~3                                                                                                                                                                                                ; 0                 ; 0       ;
; RXD[10]                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[10]~2                                                                                                                                                                                               ; 0                 ; 0       ;
; RXD[11]                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[11]~1                                                                                                                                                                                               ; 1                 ; 0       ;
; RXIQSEL                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - busmux:inst18|lpm_mux:$00000|mux_qsc:auto_generated|result_node[12]~0                                                                                                                                                                                               ; 0                 ; 0       ;
; clk                                                                                                                                                                                                                                                                        ;                   ;         ;
; FX3_FPGA_SNN                                                                                                                                                                                                                                                               ;                   ;         ;
;      - miso_mux:inst5|out_miso~0                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - miso_mux:inst5|out_miso~2                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - miso_mux:inst5|out_miso~3                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mcfg32wm_fsm:fsm|Mux0~1                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - txtspcfg:inst16|mcfg32wm_fsm:fsm|state[5]~0                                                                                                                                                                                                                         ; 0                 ; 6       ;
; FPGA_SPI_MISO                                                                                                                                                                                                                                                              ;                   ;         ;
;      - miso_mux:inst5|out_miso~2                                                                                                                                                                                                                                           ; 0                 ; 6       ;
; MCLK1                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[10]                                                                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[9]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[8]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[7]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[6]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[5]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[4]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[3]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[2]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[1]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[0]                                                                                                                                                          ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0                                                                                                                              ; 0                 ; 6       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a1                                                                                                                              ; 0                 ; 6       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a5                                                                                                                              ; 0                 ; 6       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9                                                                                                                              ; 0                 ; 6       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]                                                                                                        ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]                                                                                                         ; 1                 ; 0       ;
;      - fifo_read:inst25|read_en                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                                                                                  ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                                                                                                                           ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                                                                                                                            ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10]                                                                                                        ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]                                                                                                         ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                                                                                                                                 ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                                                                                                                           ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                                                                                                                           ; 1                 ; 0       ;
;      - fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                                                                                                                           ; 1                 ; 0       ;
;      - inst99                                                                                                                                                                                                                                                              ; 0                 ; 6       ;
; unused_pin                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - txtspcfg:inst16|mem[2][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_16                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[5]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[6]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[7]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[8]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[9]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[10]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[11]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[12]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[13]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[14]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[15]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reconfig_wait_state                                                                                                                                           ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reconfig_seq_data_state                                                                                                                                       ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reconfig_post_state                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[15]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[14]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[13]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[12]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[11]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[10]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[9]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[8]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[7]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[6]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[5]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[4]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[3]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[2]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[1]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|dout_reg[0]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[0]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[1]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[2]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[3]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|inst_reg[4]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|areset_state~0                                                                                                                                                ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|rom_data_state                                                                                                                                                ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|rom_last_state                                                                                                                                                ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|rom_second_last_state                                                                                                                                         ; 0                 ; 6       ;
;      - config_ctrl:inst11|q_r                                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|rom_first_state                                                                                                                                               ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|rom_second_state                                                                                                                                              ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reconfig_seq_ena_state                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][15]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][15]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mcfg32wm_fsm:fsm|state[5]~0                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|internal_phasestep ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|wire_rom_second_last_state_w_lg_q1754w[0]                                                                                                                     ; 0                 ; 6       ;
;      - config_ctrl:inst11|addr_r[7]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - config_ctrl:inst11|addr_r[4]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - config_ctrl:inst11|addr_r[5]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - config_ctrl:inst11|addr_r[3]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - config_ctrl:inst11|addr_r[2]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - config_ctrl:inst11|addr_r[1]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - config_ctrl:inst11|addr_r[0]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[12][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[11][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[13][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[8][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[9][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[10][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - config_ctrl:inst11|addr_r[6]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[14][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|rom_init_state                                                                                                                                                ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reconfig_init_state                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[22][15]~5                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[26][15]~6                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[30][15]~8                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[25][15]~9                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[21][15]~10                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[29][15]~12                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[24][15]~13                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[28][15]~16                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[27][15]~17                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[23][15]~18                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[31][15]~20                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[15][14]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][14]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|phasedone_state    ; 0                 ; 6       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|pll_lock_sync      ; 0                 ; 6       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                             ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|din_reg[12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|idle_state                                                                                                                                                    ; 0                 ; 6       ;
;      - config_ctrl:inst11|state_r.s0                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reconfig_counter_state                                                                                                                                        ; 0                 ; 6       ;
;      - config_ctrl:inst11|state_r.s1                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][13]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][13]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|_~0                ; 0                 ; 6       ;
;      - pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reset_state                                                                                                                                                   ; 0                 ; 6       ;
;      - config_ctrl:inst11|fall_r[0]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - config_ctrl:inst11|fall_r[1]                                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - config_ctrl:inst11|state_r.idle                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - config_ctrl:inst11|state_r.w0                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][12]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][12]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - config_ctrl:inst11|state_r.w1                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][11]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[2][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[4][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][11]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][10]                                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][10]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][9]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][9]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][8]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][8]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][7]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][7]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][6]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][6]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][5]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][5]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][4]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][4]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][3]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][3]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][2]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][1]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][1]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[18][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[17][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[20][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[16][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[19][0]                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[1][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[0][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[6][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[7][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[3][0]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|pll1               ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]                                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_1                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_2                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_3                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_4                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_5                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_6                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_7                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_8                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_9                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_10                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_11                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_12                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_13                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_14                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - txtspcfg:inst16|mem[5][2]~_Duplicate_15                                                                                                                                                                                                                             ; 0                 ; 6       ;
; FX3_FLAGD                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamOUT:stream_out_inst|flagd_d                                                                                                                                                                                        ; 1                 ; 6       ;
; FX3_FLAGB                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|flagb_d~feeder                                                                                                                                                                                   ; 0                 ; 6       ;
; FX3_FLAGA                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|flaga_d~feeder                                                                                                                                                                                   ; 0                 ; 6       ;
; MCLK2                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - inst49                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location               ; Fan-Out ; Usage                                  ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; FX3_SPI_SCK                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_B7                 ; 582     ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; MCLK1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_N1                 ; 55      ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1                 ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1                 ; 178     ; Clock                                  ; yes    ; Global Clock         ; GCLK2            ; VCC                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                                                        ; FF_X17_Y17_N31         ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                                                        ; FF_X18_Y16_N25         ; 21      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                                                        ; FF_X18_Y17_N31         ; 21      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                                                        ; FF_X18_Y16_N15         ; 21      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]                                                                                                                                                                        ; FF_X16_Y16_N17         ; 28      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                                                        ; FF_X18_Y16_N13         ; 28      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                                                        ; FF_X18_Y17_N23         ; 28      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                                                        ; FF_X16_Y16_N15         ; 26      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_do_col_req                                                                                                                                                                  ; LCCOMB_X25_Y11_N6      ; 25      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_local_burst_size[1]                                                                                                                                                         ; FF_X19_Y8_N1           ; 100     ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|int_queue_full~2                                                                                                                                                                    ; LCCOMB_X25_Y14_N22     ; 27      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Equal4~1                                                                                                                                                                      ; LCCOMB_X13_Y17_N26     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Mux4~0                                                                                                                                                                        ; LCCOMB_X16_Y17_N28     ; 2       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~0                                                                                                                                 ; LCCOMB_X17_Y18_N14     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]~11                                                                                                                                    ; LCCOMB_X16_Y18_N30     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always164~0                                                                                                                                                                   ; LCCOMB_X17_Y18_N20     ; 14      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~0                                                                                                                              ; LCCOMB_X14_Y18_N16     ; 15      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_this_chip~0                                                                                                                             ; LCCOMB_X21_Y17_N20     ; 15      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~17                                                                                                                             ; LCCOMB_X14_Y18_N14     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~7                                                                                                                             ; LCCOMB_X21_Y17_N18     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; LCCOMB_X13_Y10_N10     ; 18      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|_~7                ; LCCOMB_X13_Y10_N2      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|_~9                ; LCCOMB_X16_Y10_N30     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|pulse_ram_output~4 ; LCCOMB_X16_Y10_N6      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LCCOMB_X12_Y9_N4       ; 16      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|_~12                                              ; LCCOMB_X14_Y9_N16      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|_~13                                              ; LCCOMB_X13_Y9_N2       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|pulse_ram_output~3                                ; LCCOMB_X14_Y9_N10      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][3]~61                                                                                              ; LCCOMB_X1_Y11_N24      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][2]~67                                                                                              ; LCCOMB_X1_Y11_N2       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][1]~73                                                                                              ; LCCOMB_X5_Y11_N26      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][2]~79                                                                                              ; LCCOMB_X5_Y11_N16      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][3]~86                                                                                              ; LCCOMB_X5_Y10_N4       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~90                                                                                              ; LCCOMB_X5_Y10_N2       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]~7                                                                                                ; LCCOMB_X3_Y8_N22       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][3]~13                                                                                               ; LCCOMB_X3_Y8_N14       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][3]~19                                                                                               ; LCCOMB_X4_Y8_N14       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][3]~25                                                                                               ; LCCOMB_X4_Y8_N16       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][0]~31                                                                                               ; LCCOMB_X5_Y8_N8        ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][3]~37                                                                                               ; LCCOMB_X5_Y8_N22       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][2]~43                                                                                               ; LCCOMB_X6_Y9_N28       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][3]~49                                                                                               ; LCCOMB_X6_Y9_N2        ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][0]~55                                                                                               ; LCCOMB_X4_Y9_N28       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14]~2                                                                                           ; LCCOMB_X3_Y11_N16      ; 20      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~12                                                                                                   ; LCCOMB_X7_Y8_N28       ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]~9                                                                                                      ; LCCOMB_X10_Y10_N30     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][3]~74                                                                                                    ; LCCOMB_X8_Y10_N4       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~78                                                                                                    ; LCCOMB_X7_Y10_N14      ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~80                                                                                                    ; LCCOMB_X8_Y10_N30      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][3]~85                                                                                                    ; LCCOMB_X7_Y10_N26      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][3]~89                                                                                                    ; LCCOMB_X7_Y9_N28       ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][3]~91                                                                                                    ; LCCOMB_X7_Y9_N30       ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][1]~97                                                                                                    ; LCCOMB_X8_Y9_N12       ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~100                                                                                                   ; LCCOMB_X9_Y9_N28       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][3]~19                                                                                                     ; LCCOMB_X9_Y11_N16      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][0]~24                                                                                                     ; LCCOMB_X10_Y11_N14     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][2]~31                                                                                                     ; LCCOMB_X11_Y11_N14     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][1]~37                                                                                                     ; LCCOMB_X10_Y11_N12     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][3]~44                                                                                                     ; LCCOMB_X11_Y11_N26     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][3]~50                                                                                                     ; LCCOMB_X6_Y10_N22      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][2]~54                                                                                                     ; LCCOMB_X7_Y10_N22      ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][2]~56                                                                                                     ; LCCOMB_X6_Y10_N20      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][0]~61                                                                                                     ; LCCOMB_X9_Y9_N10       ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][0]~68                                                                                                     ; LCCOMB_X9_Y10_N14      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~11                                                                                                         ; LCCOMB_X7_Y11_N12      ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list~95                                                                                                           ; LCCOMB_X8_Y9_N14       ; 4       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~9                                                                                                                                                              ; LCCOMB_X16_Y11_N30     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete                                                                                                                                                          ; LCCOMB_X16_Y9_N20      ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~2                                                                                                                                                               ; LCCOMB_X29_Y10_N12     ; 14      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3]~14                                                                                                                         ; LCCOMB_X28_Y9_N28      ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                                                        ; LCCOMB_X19_Y18_N2      ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~39                                                                                                                                 ; LCCOMB_X19_Y20_N26     ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]~15                                                                                                                             ; LCCOMB_X21_Y18_N30     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LCCOMB_X19_Y18_N4      ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan41~10                                                                                                                                                                               ; LCCOMB_X17_Y12_N18     ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan43~10                                                                                                                                                                               ; LCCOMB_X18_Y19_N22     ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan45~10                                                                                                                                                                               ; LCCOMB_X11_Y13_N28     ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|LessThan47~10                                                                                                                                                                               ; LCCOMB_X13_Y11_N28     ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[0]                                                                                                                                                                          ; FF_X18_Y14_N31         ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[1]                                                                                                                                                                          ; FF_X19_Y14_N15         ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[2]                                                                                                                                                                          ; FF_X18_Y14_N1          ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[3]                                                                                                                                                                          ; FF_X17_Y14_N3          ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]~0                                                                                                                                                                           ; LCCOMB_X19_Y12_N2      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]~51                                                                                                                                                                          ; LCCOMB_X19_Y19_N4      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]~35                                                                                                                                                                          ; LCCOMB_X11_Y14_N28     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]~19                                                                                                                                                                          ; LCCOMB_X12_Y12_N28     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~4                                                                                                                                                                               ; LCCOMB_X21_Y11_N22     ; 64      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; LCCOMB_X21_Y11_N20     ; 67      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                                               ; LCCOMB_X21_Y11_N2      ; 68      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; LCCOMB_X21_Y11_N24     ; 66      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]~36                                                                                                                                                                          ; LCCOMB_X16_Y13_N12     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][4]~96                                                                                                                                                                          ; LCCOMB_X14_Y17_N30     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]~76                                                                                                                                                                          ; LCCOMB_X11_Y12_N12     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][2]~56                                                                                                                                                                          ; LCCOMB_X14_Y12_N24     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[5]~12                                                                                                    ; LCCOMB_X26_Y16_N18     ; 7       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~3                                                                                                             ; LCCOMB_X25_Y12_N22     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~3                                                                                                             ; LCCOMB_X25_Y12_N4      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~3                                                                                                             ; LCCOMB_X21_Y11_N4      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~2                                                                                                             ; LCCOMB_X29_Y13_N4      ; 17      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~3                                                                                                             ; LCCOMB_X21_Y11_N14     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~3                                                                                                              ; LCCOMB_X24_Y13_N24     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~3                                                                                                              ; LCCOMB_X24_Y13_N6      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~2                                                                                                              ; LCCOMB_X24_Y12_N14     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~1                                                                                                              ; LCCOMB_X25_Y13_N24     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~20                                                                                             ; LCCOMB_X25_Y15_N4      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][5]~14                                                                                          ; LCCOMB_X29_Y14_N18     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]~21                                                                                          ; LCCOMB_X28_Y13_N0      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~43                                                                                          ; LCCOMB_X32_Y14_N2      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][1]~0                                                                                        ; LCCOMB_X29_Y13_N14     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][2]~1                                                                                        ; LCCOMB_X29_Y12_N26     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][2]~2                                                                                        ; LCCOMB_X30_Y16_N16     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][2]~4                                                                                        ; LCCOMB_X31_Y15_N2      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][1]~3                                                                                        ; LCCOMB_X29_Y15_N8      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~3                                                                                               ; LCCOMB_X25_Y14_N18     ; 17      ; Clock enable, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][2]~3                                                                                                                  ; LCCOMB_X25_Y20_N12     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][0]~8                                                                                                                  ; LCCOMB_X24_Y20_N12     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][2]~13                                                                                                                 ; LCCOMB_X25_Y20_N16     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][2]~18                                                                                                                 ; LCCOMB_X23_Y20_N18     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][2]~23                                                                                                                 ; LCCOMB_X23_Y20_N8      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][2]~28                                                                                                                 ; LCCOMB_X24_Y19_N22     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~32                                                                                                                 ; LCCOMB_X25_Y19_N18     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_put~1                                                                                                                    ; LCCOMB_X24_Y19_N0      ; 30      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[1]~9                                                                                                              ; LCCOMB_X25_Y18_N24     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]~12                                                                                                                       ; LCCOMB_X24_Y18_N18     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][2]~18                                                                                                                       ; LCCOMB_X24_Y18_N24     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][2]~50                                                                                                                       ; LCCOMB_X23_Y17_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][0]~51                                                                                                                       ; LCCOMB_X24_Y17_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][0]~52                                                                                                                       ; LCCOMB_X24_Y17_N24     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][0]~53                                                                                                                       ; LCCOMB_X22_Y17_N20     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][1]~54                                                                                                                       ; LCCOMB_X26_Y17_N26     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~49                                                                                                                       ; LCCOMB_X26_Y17_N8      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v~17                                                                                                                           ; LCCOMB_X25_Y17_N22     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                                                         ; FF_X25_Y14_N1          ; 139     ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|burst_counter[1]~0                                                                                                                                                                                                                                         ; LCCOMB_X26_Y15_N30     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|always3~0                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y3_N30      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                                                                                                                                                                                                      ; FF_X33_Y10_N17         ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|comb~0                                                                                                                                                                                                                                                                     ; LCCOMB_X33_Y10_N8      ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|_~0                                                                                                                                                                                        ; LCCOMB_X2_Y1_N30       ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[1]                                                                                                                                                                                     ; PLL_1                  ; 2667    ; Clock                                  ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[2]                                                                                                                                                                                     ; PLL_1                  ; 78      ; Clock                                  ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[3]                                                                                                                                                                                     ; PLL_1                  ; 119     ; Clock                                  ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[4]                                                                                                                                                                                     ; PLL_1                  ; 27      ; Clock                                  ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|phasedone_state                                                                                                                                                                            ; FF_X2_Y3_N5            ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|pll1~LOCKED                                                                                                                                                                                ; PLL_1                  ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|pll_internal_phasestep_reg                                                                                                                                                                 ; FF_X3_Y1_N25           ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[1]                                                                                                                                                                                                                 ; FF_X33_Y10_N3          ; 2       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                                                               ; FF_X33_Y6_N25          ; 24      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                                                                                         ; FF_X33_Y12_N5          ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                                                                                                ; FF_X32_Y11_N21         ; 52      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                                                                           ; FF_X33_Y10_N1          ; 6       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                                                                                                                                                                                                     ; LCCOMB_X1_Y2_N14       ; 6       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                                                                             ; LCCOMB_X1_Y3_N26       ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                                 ; FF_X1_Y3_N29           ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                         ; FF_X33_Y10_N25         ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                         ; FF_X33_Y10_N25         ; 2397    ; Async. clear                           ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                                                                                   ; FF_X33_Y12_N25         ; 24      ; Clock                                  ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                          ; DDIOOECELL_X7_Y0_N19   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                         ; DDIOOECELL_X23_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                         ; DDIOOECELL_X25_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                         ; DDIOOECELL_X21_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                         ; DDIOOECELL_X28_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                          ; DDIOOECELL_X7_Y0_N26   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                          ; DDIOOECELL_X9_Y0_N12   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                          ; DDIOOECELL_X1_Y0_N12   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                          ; DDIOOECELL_X13_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                          ; DDIOOECELL_X23_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                          ; DDIOOECELL_X21_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[0]                                                                                                                                                                                                                                                           ; DDIOOECELL_X9_Y0_N26   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|wdp_wdqs_oe_2x_r[1]                                                                                                                                                                                                                                                           ; DDIOOECELL_X13_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[0]~1                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y4_N30      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|always3~0                                                                                                                                                                                                                                                           ; LCCOMB_X16_Y7_N10      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]                                                                                                                                                                                                                                                  ; FF_X13_Y7_N5           ; 16      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                                                                                           ; FF_X9_Y5_N19           ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                                                                                                                                                 ; FF_X10_Y6_N3           ; 16      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|Add3~69                                                                                                                                                                                       ; LCCOMB_X3_Y5_N22       ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state~21                                                                                                                                                                                   ; LCCOMB_X3_Y4_N26       ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                                                                                ; FF_X3_Y4_N1            ; 12      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                                                                                  ; LCCOMB_X3_Y5_N8        ; 25      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|refresh_count[1]~15                                                                                                                                                                           ; LCCOMB_X8_Y3_N26       ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|stage_counter[17]~4                                                                                                                                                                           ; LCCOMB_X3_Y5_N14       ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|Equal0~3                                                                                                                                                                                        ; LCCOMB_X9_Y4_N2        ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                                                                                                      ; LCCOMB_X11_Y5_N10      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                                                                                                      ; LCCOMB_X11_Y5_N0       ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                                                                                                    ; LCCOMB_X7_Y2_N6        ; 9       ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                                                                             ; FF_X7_Y5_N21           ; 24      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state~33                                                                                                                                                                                        ; LCCOMB_X10_Y5_N24      ; 23      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state~38                                                                                                                                                                                        ; LCCOMB_X7_Y5_N18       ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[6]~17                                                                                                                                                                           ; LCCOMB_X9_Y5_N14       ; 15      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear                                                                                                                                                                           ; FF_X9_Y5_N27           ; 17      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear~1                                                                                                                                                                         ; LCCOMB_X9_Y5_N24       ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[6]~11                                                                                                                                                                       ; LCCOMB_X7_Y2_N28       ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Add11~27                                                                                                                                                                                        ; LCCOMB_X23_Y4_N18      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Selector70~3                                                                                                                                                                                    ; LCCOMB_X19_Y3_N26      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp                                                                                                                                             ; FF_X10_Y7_N31          ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                                                                                  ; FF_X11_Y7_N3           ; 15      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[0]~5                                                                                                                                                                        ; LCCOMB_X8_Y8_N18       ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[6]~5                                                                                                                                                                        ; LCCOMB_X9_Y8_N20       ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~1                                                                                                                                                                        ; LCCOMB_X7_Y7_N2        ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[3]~4                                                                                                                                                                 ; LCCOMB_X13_Y6_N30      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                                                                                                                ; LCCOMB_X12_Y7_N10      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[5]~4                                                                                                                                                                       ; LCCOMB_X17_Y2_N28      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[6]~4                                                                                                                                                                       ; LCCOMB_X17_Y2_N16      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_num_phase_shifts[2]~7                                                                                                                                                            ; LCCOMB_X19_Y3_N4       ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                                                                                                     ; FF_X17_Y2_N13          ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                                                                                          ; FF_X17_Y4_N25          ; 29      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                                                                                   ; LCCOMB_X22_Y4_N6       ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[5]~0                                                                                                                                                           ; LCCOMB_X24_Y3_N28      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~9                                                                                                                                                               ; LCCOMB_X21_Y5_N26      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                                                                                                       ; FF_X19_Y6_N21          ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                                                                                                        ; FF_X23_Y7_N11          ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                                                                                     ; FF_X23_Y7_N9           ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|btp_addr_array~0                                                                                                                                                                                ; LCCOMB_X9_Y7_N0        ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~3                                                                                                                                                      ; LCCOMB_X19_Y6_N22      ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[1]~10                                                                                                                                                                ; LCCOMB_X23_Y6_N18      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[1]~9                                                                                                                                                                 ; LCCOMB_X22_Y6_N30      ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[4]~10                                                                                                                                                      ; LCCOMB_X21_Y6_N28      ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[4]~12                                                                                                                                                      ; LCCOMB_X21_Y6_N14      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[0]~18                                                                                                                                                        ; LCCOMB_X18_Y6_N28      ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[0]~20                                                                                                                                                        ; LCCOMB_X17_Y6_N14      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[0]~0                                                                                                                                                             ; LCCOMB_X23_Y6_N24      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[2]~1                                                                                                                                                       ; LCCOMB_X18_Y6_N2       ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                                                                                              ; FF_X17_Y7_N31          ; 22      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[17]~6                                                                                                                                                             ; LCCOMB_X23_Y6_N26      ; 55      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat                                                                                                                                                                     ; FF_X12_Y6_N17          ; 18      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                                                                          ; FF_X11_Y6_N9           ; 125     ; Clock enable, Sync. clear, Sync. load  ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state~47                                                                                                                                                                               ; LCCOMB_X11_Y6_N30      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]~0                                                                                                                                                                             ; LCCOMB_X17_Y4_N0       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[0]~0                                                                                                                                                                             ; LCCOMB_X18_Y5_N14      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|Selector67~4                                                                                                                                                                                    ; LCCOMB_X13_Y2_N16      ; 8       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[1]~5                                                                                                                                                                  ; LCCOMB_X13_Y2_N24      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[4]~10                                                                                                                                                                      ; LCCOMB_X12_Y2_N28      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                                                                                ; FF_X11_Y2_N23          ; 12      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                                                                                                     ; FF_X10_Y2_N23          ; 31      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r                                                                                                                                                                                                            ; FF_X9_Y6_N1            ; 25      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|process_4~1                                                                                                                                                                                                                    ; LCCOMB_X10_Y6_N8       ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable                                                                                                                                                                                                            ; FF_X6_Y4_N17           ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]                                                                                                                                                                                                                                      ; FF_X17_Y1_N17          ; 3       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|_~0                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y20_N28     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y20_N20     ; 17      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|_~0                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y15_N0      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y15_N24     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y13_N6      ; 24      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; inst44                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X1_Y22_N18      ; 89      ; Clock                                  ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; miso_mux:inst5|out_miso~3                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y23_N20      ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|comb~1                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y23_N22     ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|locked                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y22_N18     ; 362     ; Async. clear                           ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|phasedone_state                                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y23_N29         ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll_internal_phasestep_reg                                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y23_N31         ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                             ; PLL_2                  ; 212     ; Clock                                  ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                                                                                             ; PLL_2                  ; 4       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_6jo:auto_generated|counter_reg_bit[7]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y22_N12     ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_rfo:auto_generated|_~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y22_N4      ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_6jo:auto_generated|counter_reg_bit[7]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X22_Y22_N24     ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_a9o:auto_generated|_~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y21_N28     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|pll_areset                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y22_N14     ; 20      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|power_up~0                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y21_N6      ; 10      ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|power_up~2                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y21_N10     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reconfig_counter_state~2                                                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y23_N18     ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reconfig_counter_state~3                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y23_N30     ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|reconfig_seq_ena_state                                                                                                                                                                                                                                                                                                                ; FF_X24_Y22_N5          ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|rom_init_state                                                                                                                                                                                                                                                                                                                        ; FF_X24_Y22_N19         ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ram_control:inst15|WideNor1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y17_N30     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ram_control:inst15|adress_cnt[22]~71                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y10_N8      ; 24      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ram_control:inst15|adress_cnt[22]~72                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y10_N28     ; 23      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ram_control:inst15|adress_cnt[22]~73                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y9_N28      ; 23      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ram_control:inst15|process_3~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y18_N26     ; 23      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; ram_control:inst15|stream_load_sinch                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X21_Y20_N3          ; 40      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y4_N0       ; 31      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y3_N22      ; 30      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mcfg32wm_fsm:fsm|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X8_Y20_N2       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mcfg32wm_fsm:fsm|Mux1~0                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y20_N20      ; 15      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mcfg32wm_fsm:fsm|Mux2~0                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X8_Y20_N28      ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mcfg32wm_fsm:fsm|Mux2~1                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X8_Y19_N20      ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mcfg32wm_fsm:fsm|state[5]~0                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y20_N12      ; 6       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[0][15]~26                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X7_Y21_N18      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[10][15]~21                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y19_N20      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[11][15]~24                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y19_N8       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[12][15]~32                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X12_Y18_N14     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[13][15]~30                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y19_N2       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[14][15]~31                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y19_N28      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[15][15]~33                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X7_Y21_N4       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[16][15]~15                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X7_Y21_N30      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[17][15]~11                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X7_Y21_N6       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[18][15]~7                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y18_N30      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[19][15]~19                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X8_Y18_N4       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[1][15]~25                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X7_Y21_N16      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[20][15]~14                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X8_Y18_N6       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[21][15]~10                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y22_N30      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[22][15]~5                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X7_Y21_N2       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[23][15]~18                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X7_Y21_N10      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[24][15]~13                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X8_Y18_N22      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[25][15]~9                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y19_N16      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[26][15]~6                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y19_N12      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[27][15]~17                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y19_N0       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[28][15]~16                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X8_Y18_N14      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[29][15]~12                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y19_N4       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[2][9]~2                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X8_Y18_N2       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[30][15]~8                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y19_N24      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[31][15]~20                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X7_Y21_N22      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[3][3]~3                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X8_Y18_N12      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[4][15]~28                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y18_N14      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X34_Y20_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y21_N0      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y9_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y9_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y6_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y2_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y18_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y5_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y5_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y3_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y8_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y8_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y2_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y8_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y7_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y3_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[5][2]~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y7_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[6][15]~27                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X7_Y21_N12      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[7][15]~29                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X7_Y21_N26      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[8][15]~23                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y18_N16      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; txtspcfg:inst16|mem[9][15]~22                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y19_N14      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; unused_pin                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PIN_D6                 ; 449     ; Async. clear, Async. load              ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                    ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clkctrl:inst33|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk                                                                                                                       ; CLKCTRL_G2         ; 178     ; 0                                    ; Global Clock         ; GCLK2            ; VCC                       ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[1] ; PLL_1              ; 2667    ; 212                                  ; Global Clock         ; GCLK3            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[2] ; PLL_1              ; 78      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[3] ; PLL_1              ; 119     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[4] ; PLL_1              ; 27      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                     ; FF_X33_Y10_N25     ; 2397    ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                               ; FF_X33_Y12_N25     ; 24      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; inst44                                                                                                                                                                                                                                                  ; LCCOMB_X1_Y22_N18  ; 89      ; 2                                    ; Global Clock         ; GCLK9            ; --                        ;
; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|locked                                                                                                                                                                                   ; LCCOMB_X30_Y22_N18 ; 362     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                         ; PLL_2              ; 212     ; 14                                   ; Global Clock         ; GCLK8            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-------------------+-------------+
; Name              ; Fan-Out     ;
+-------------------+-------------+
; FX3_SPI_SCK~input ; 582         ;
+-------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 33           ; 256          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 8448  ; 256                         ; 28                          ; 256                         ; 28                          ; 7168                ; 1    ; None ; M9K_X15_Y13_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 12           ; 16           ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 192   ; 16                          ; 4                           ; 16                          ; 4                           ; 64                  ; 1    ; None ; M9K_X15_Y10_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|altsyncram_pud1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 44           ; 16           ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 704   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X15_Y9_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1    ; None ; M9K_X27_Y13_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X27_Y13_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X27_Y13_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 1    ; None ; M9K_X15_Y7_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None ; M9K_X15_Y5_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 16           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X27_Y19_N0, M9K_X27_Y18_N0, M9K_X27_Y20_N0, M9K_X27_Y17_N0                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 26                          ; 2048                        ; 13                          ; 26624               ; 4    ; None ; M9K_X15_Y14_N0, M9K_X15_Y12_N0, M9K_X15_Y11_N0, M9K_X15_Y15_N0                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_v1k3:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 144          ; 1            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 144   ; 144                         ; 1                           ; --                          ; --                          ; 144                 ; 1    ; None ; M9K_X15_Y22_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8    ; None ; M9K_X27_Y9_N0, M9K_X27_Y4_N0, M9K_X27_Y8_N0, M9K_X27_Y7_N0, M9K_X27_Y3_N0, M9K_X27_Y6_N0, M9K_X27_Y2_N0, M9K_X27_Y5_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 9,169 / 32,401 ( 28 % ) ;
; C16 interconnects     ; 90 / 1,326 ( 7 % )      ;
; C4 interconnects      ; 4,000 / 21,816 ( 18 % ) ;
; Direct links          ; 1,937 / 32,401 ( 6 % )  ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 4,064 / 10,320 ( 39 % ) ;
; R24 interconnects     ; 116 / 1,289 ( 9 % )     ;
; R4 interconnects      ; 4,841 / 28,186 ( 17 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.59) ; Number of LABs  (Total = 535) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 27                            ;
; 2                                           ; 15                            ;
; 3                                           ; 5                             ;
; 4                                           ; 17                            ;
; 5                                           ; 9                             ;
; 6                                           ; 16                            ;
; 7                                           ; 10                            ;
; 8                                           ; 8                             ;
; 9                                           ; 13                            ;
; 10                                          ; 17                            ;
; 11                                          ; 16                            ;
; 12                                          ; 25                            ;
; 13                                          ; 22                            ;
; 14                                          ; 23                            ;
; 15                                          ; 42                            ;
; 16                                          ; 270                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.14) ; Number of LABs  (Total = 535) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 439                           ;
; 1 Clock                            ; 463                           ;
; 1 Clock enable                     ; 122                           ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 31                            ;
; 2 Async. clears                    ; 11                            ;
; 2 Clock enables                    ; 32                            ;
; 2 Clocks                           ; 33                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.28) ; Number of LABs  (Total = 535) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 25                            ;
; 3                                            ; 3                             ;
; 4                                            ; 8                             ;
; 5                                            ; 1                             ;
; 6                                            ; 14                            ;
; 7                                            ; 5                             ;
; 8                                            ; 12                            ;
; 9                                            ; 7                             ;
; 10                                           ; 11                            ;
; 11                                           ; 10                            ;
; 12                                           ; 8                             ;
; 13                                           ; 8                             ;
; 14                                           ; 9                             ;
; 15                                           ; 14                            ;
; 16                                           ; 24                            ;
; 17                                           ; 19                            ;
; 18                                           ; 18                            ;
; 19                                           ; 22                            ;
; 20                                           ; 32                            ;
; 21                                           ; 27                            ;
; 22                                           ; 42                            ;
; 23                                           ; 21                            ;
; 24                                           ; 28                            ;
; 25                                           ; 29                            ;
; 26                                           ; 24                            ;
; 27                                           ; 24                            ;
; 28                                           ; 27                            ;
; 29                                           ; 21                            ;
; 30                                           ; 14                            ;
; 31                                           ; 9                             ;
; 32                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.48) ; Number of LABs  (Total = 535) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 50                            ;
; 2                                               ; 32                            ;
; 3                                               ; 23                            ;
; 4                                               ; 49                            ;
; 5                                               ; 50                            ;
; 6                                               ; 40                            ;
; 7                                               ; 37                            ;
; 8                                               ; 46                            ;
; 9                                               ; 38                            ;
; 10                                              ; 39                            ;
; 11                                              ; 27                            ;
; 12                                              ; 25                            ;
; 13                                              ; 24                            ;
; 14                                              ; 14                            ;
; 15                                              ; 9                             ;
; 16                                              ; 18                            ;
; 17                                              ; 5                             ;
; 18                                              ; 3                             ;
; 19                                              ; 1                             ;
; 20                                              ; 2                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.99) ; Number of LABs  (Total = 535) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 15                            ;
; 3                                            ; 30                            ;
; 4                                            ; 15                            ;
; 5                                            ; 25                            ;
; 6                                            ; 20                            ;
; 7                                            ; 22                            ;
; 8                                            ; 24                            ;
; 9                                            ; 16                            ;
; 10                                           ; 17                            ;
; 11                                           ; 11                            ;
; 12                                           ; 32                            ;
; 13                                           ; 22                            ;
; 14                                           ; 21                            ;
; 15                                           ; 11                            ;
; 16                                           ; 22                            ;
; 17                                           ; 31                            ;
; 18                                           ; 15                            ;
; 19                                           ; 26                            ;
; 20                                           ; 21                            ;
; 21                                           ; 12                            ;
; 22                                           ; 15                            ;
; 23                                           ; 13                            ;
; 24                                           ; 16                            ;
; 25                                           ; 7                             ;
; 26                                           ; 11                            ;
; 27                                           ; 10                            ;
; 28                                           ; 8                             ;
; 29                                           ; 6                             ;
; 30                                           ; 6                             ;
; 31                                           ; 5                             ;
; 32                                           ; 5                             ;
; 33                                           ; 6                             ;
; 34                                           ; 2                             ;
; 35                                           ; 7                             ;
; 36                                           ; 5                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 20    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 10    ;
+----------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+--------+---------------------+---------------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Device ; Area                ; Extra Information                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+--------+---------------------+---------------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; ALL    ; I/O                 ;                                             ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; ALL    ; I/O                 ;                                             ;
; Pass         ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; 0 such failures found.                          ; ALL    ; I/O                 ; 20 I/Os was assigned an output enable group ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                                         ; None     ; ----                                            ; ALL    ; Memory Interfaces   ;                                             ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; ALL    ; On Chip Termination ;                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+--------+---------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 136       ; 44           ; 136       ; 0            ; 20           ; 136       ; 136       ; 0            ; 136       ; 136       ; 43           ; 24           ; 0            ; 1            ; 24           ; 43           ; 24           ; 24           ; 1            ; 0            ; 0            ; 24           ; 67           ; 0            ; 0            ; 0            ; 0            ; 136       ; 0            ; 109          ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 92           ; 0         ; 136          ; 116          ; 0         ; 0         ; 136          ; 0         ; 0         ; 93           ; 112          ; 136          ; 135          ; 112          ; 93           ; 112          ; 112          ; 135          ; 136          ; 136          ; 112          ; 69           ; 136          ; 136          ; 136          ; 136          ; 0         ; 136          ; 27           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FPGA_LED0          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FPGA_LED2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_SPI_MISO       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FPGA_SPI_SCK       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FPGA_SPI_MOSI      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FPGA_LMS_CS        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FPGA_DAC_CS        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; LMS_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GPIO12_miso    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXIQSEL            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FCLK2              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_PCLK           ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_SLCSn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_SLWRn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_SLOEn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_SLRDn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_PKTENDn        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cas_n          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ras_n          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_we_n           ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FPGA_LED1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GPIO16_cs      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GPIO20_mosi    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GPIO21_sclk    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GPIO26         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GPIO19         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GPIO6          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GPIO13         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_GPIO5          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_MOSI           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_MISO           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_SCLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_SDA1           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GCLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GEN0           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GEN3           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_ID_SD          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; RPI_GEN4           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FCLK1              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_A[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_A[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[12]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[1]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[0]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cke[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cs_n[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[1]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[0]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_odt[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; TXD[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[15]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[14]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[13]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[12]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[11]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[10]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[9]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[8]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_DQ[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk_n[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[15]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[14]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[13]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[12]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[11]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[10]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[9]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[8]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[7]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[6]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[5]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[4]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[3]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[2]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[1]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[0]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; FX3_SPI_SCK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FX3_SPI_MOSI       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FX3_FPGA_GPIO1     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FX3_FPGA_GPIO3     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FX3_FLAGC          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXD[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXIQSEL            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FX3_FPGA_SNN       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_SPI_MISO      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MCLK1              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; unused_pin         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FX3_FLAGD          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FX3_FLAGB          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FX3_FLAGA          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MCLK2              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable open drain on CRC_ERROR pin                               ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; Auto                ;
; Force Configuration Voltage Level                                ; Off                 ;
; nCEO                                                             ; Unreserved          ;
; Data[0]                                                          ; As input tri-stated ;
; Data[1]/ASDO                                                     ; Unreserved          ;
; Data[7..2]                                                       ; Unreserved          ;
; FLASH_nCE/nCSO                                                   ; Unreserved          ;
; Other Active Parallel pins                                       ; Unreserved          ;
; DCLK                                                             ; As input tri-stated ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                            ; Destination Clock(s)                                                                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------+
; I/O                                                                                                                        ; MCLK2                                                                                                                      ; 35.1              ;
; I/O,FX3_SPI_SCK,MCLK2                                                                                                      ; MCLK2                                                                                                                      ; 32.5              ;
; I/O                                                                                                                        ; inst32|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 14.5              ;
; I/O,inst32|altpll_component|auto_generated|pll1|clk[0]                                                                     ; inst32|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 14.5              ;
; inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ; 8.7               ;
; MCLK2                                                                                                                      ; MCLK2                                                                                                                      ; 7.3               ;
; FX3_SPI_SCK                                                                                                                ; inst32|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 7.1               ;
; I/O                                                                                                                        ; FX3_SPI_SCK                                                                                                                ; 4.6               ;
; inst32|altpll_component|auto_generated|pll1|clk[0]                                                                         ; inst32|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 4.1               ;
; FX3_SPI_SCK                                                                                                                ; MCLK2                                                                                                                      ; 3.3               ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; RXD[10]                                                                                                                                                                                                                                                                                                                                     ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a10~porta_datain_reg0                                                                                                                                      ; 6.021             ;
; RXD[8]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a8~porta_datain_reg0                                                                                                                                       ; 5.832             ;
; RXD[1]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a1~porta_datain_reg0                                                                                                                                       ; 5.822             ;
; RXD[7]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a7~porta_datain_reg0                                                                                                                                       ; 5.640             ;
; RXIQSEL                                                                                                                                                                                                                                                                                                                                     ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a12~porta_datain_reg0                                                                                                                                      ; 5.488             ;
; RXD[6]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a6~porta_datain_reg0                                                                                                                                       ; 5.487             ;
; RXD[9]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                       ; 5.399             ;
; RXD[5]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a5~porta_datain_reg0                                                                                                                                       ; 5.250             ;
; RXD[4]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a4~porta_datain_reg0                                                                                                                                       ; 5.244             ;
; RXD[11]                                                                                                                                                                                                                                                                                                                                     ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a11~porta_datain_reg0                                                                                                                                      ; 5.154             ;
; RXD[2]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a2~porta_datain_reg0                                                                                                                                       ; 5.122             ;
; RXD[3]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a3~porta_datain_reg0                                                                                                                                       ; 4.870             ;
; RXD[0]                                                                                                                                                                                                                                                                                                                                      ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                       ; 4.820             ;
; txtspcfg:inst16|mem[5][3]                                                                                                                                                                                                                                                                                                                   ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                       ; 3.446             ;
; nco_bin_sin:inst19|iq_reg[0]                                                                                                                                                                                                                                                                                                                ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a10~porta_datain_reg0                                                                                                                                      ; 3.010             ;
; nco_bin_sin:inst19|iq_sel_reg                                                                                                                                                                                                                                                                                                               ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a12~porta_datain_reg0                                                                                                                                      ; 2.744             ;
; FX3_DQ[2]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2~porta_datain_reg0                                                                                                                                                                                   ; 2.604             ;
; nco_bin_sin:inst19|iq_reg[11]                                                                                                                                                                                                                                                                                                               ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a11~porta_datain_reg0                                                                                                                                      ; 2.577             ;
; FX3_DQ[15]                                                                                                                                                                                                                                                                                                                                  ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15~porta_datain_reg0                                                                                                                                                                                  ; 2.209             ;
; FX3_DQ[1]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1~porta_datain_reg0                                                                                                                                                                                   ; 2.033             ;
; FX3_DQ[10]                                                                                                                                                                                                                                                                                                                                  ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a10~porta_datain_reg0                                                                                                                                                                                  ; 1.853             ;
; FX3_DQ[9]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                   ; 1.834             ;
; FX3_DQ[11]                                                                                                                                                                                                                                                                                                                                  ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a11~porta_datain_reg0                                                                                                                                                                                  ; 1.834             ;
; FX3_DQ[6]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a6~porta_datain_reg0                                                                                                                                                                                   ; 1.817             ;
; txtspcfg:inst16|mem[5][0]                                                                                                                                                                                                                                                                                                                   ; sl_ctrl:inst22|f_r                                                                                                                                                                                                                                                                                                                          ; 1.803             ;
; FX3_DQ[4]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0                                                                                                                                                                                   ; 1.790             ;
; FX3_DQ[13]                                                                                                                                                                                                                                                                                                                                  ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a13~porta_datain_reg0                                                                                                                                                                                  ; 1.787             ;
; FX3_DQ[12]                                                                                                                                                                                                                                                                                                                                  ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0                                                                                                                                                                                  ; 1.769             ;
; FX3_DQ[5]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a5~porta_datain_reg0                                                                                                                                                                                   ; 1.769             ;
; FX3_DQ[8]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0                                                                                                                                                                                   ; 1.749             ;
; FX3_DQ[3]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3~porta_datain_reg0                                                                                                                                                                                   ; 1.738             ;
; FX3_DQ[7]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7~porta_datain_reg0                                                                                                                                                                                   ; 1.434             ;
; FX3_DQ[0]                                                                                                                                                                                                                                                                                                                                   ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                   ; 1.432             ;
; FX3_DQ[14]                                                                                                                                                                                                                                                                                                                                  ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a14~porta_datain_reg0                                                                                                                                                                                  ; 1.414             ;
; sl_ctrl:inst22|s_r.s0                                                                                                                                                                                                                                                                                                                       ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2~porta_datain_reg0                                                                                                                                                                                   ; 1.302             ;
; FX3_SPI_SCK                                                                                                                                                                                                                                                                                                                                 ; txtspcfg:inst16|din_reg[0]                                                                                                                                                                                                                                                                                                                  ; 1.041             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                 ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7~porta_address_reg0                                                                                                                                                                                  ; 0.469             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|wrptr_g[1]                                                                                                                                                                                     ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a7~porta_address_reg0                                                                                                                                      ; 0.431             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|wrptr_g[5]                                                                                                                                                                                     ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a7~porta_address_reg0                                                                                                                                      ; 0.413             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|wrptr_g[10]                                                                                                                                                                                    ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a7~porta_address_reg0                                                                                                                                      ; 0.413             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|wrptr_g[9]                                                                                                                                                                                     ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a7~porta_address_reg0                                                                                                                                      ; 0.413             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|wrptr_g[7]                                                                                                                                                                                     ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a7~porta_address_reg0                                                                                                                                      ; 0.413             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|wrptr_g[4]                                                                                                                                                                                     ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a7~porta_address_reg0                                                                                                                                      ; 0.413             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dio_rdata_h_2x[7]                                                                                                                                                             ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ram_block1a7~porta_datain_reg0                                                              ; 0.376             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[1]                                                                                                                                                             ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ram_block1a9~porta_datain_reg0                                                              ; 0.376             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dio_rdata_l_2x[7]                                                                                                                                                             ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ram_block1a15~porta_datain_reg0                                                             ; 0.376             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                 ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15~porta_address_reg0                                                                                                                                                                                 ; 0.331             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                                 ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15~porta_address_reg0                                                                                                                                                                                 ; 0.331             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                 ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15~porta_address_reg0                                                                                                                                                                                 ; 0.331             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                 ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15~porta_address_reg0                                                                                                                                                                                 ; 0.331             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                 ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15~porta_address_reg0                                                                                                                                                                                 ; 0.331             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                 ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15~porta_address_reg0                                                                                                                                                                                 ; 0.331             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                 ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15~porta_address_reg0                                                                                                                                                                                 ; 0.331             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[4]                                                                                                                                                          ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ; 0.325             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[0]                                                                                                                                                          ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ; 0.324             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[1]                                                                                                                                                            ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ; 0.324             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[2]                                                                                                                                                            ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ; 0.324             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|rd_ram_rd_addr[3]                                                                                                                                                            ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ; 0.324             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                     ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                  ; 0.212             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                     ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                  ; 0.212             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                     ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                  ; 0.212             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                     ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                  ; 0.211             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                     ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                                                  ; 0.211             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                                                                                                                                                        ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                                                                                                                                                   ; 0.210             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                                                                                                                                                         ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                                                                                                                                                   ; 0.210             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                                                                                                                                                        ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                                                                                                                                                   ; 0.207             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                                                                                                                                                         ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                                                                                                                                                   ; 0.207             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                                                                                                                                                         ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]                                                                                                                                                   ; 0.207             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                                                                                                                                                         ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]                                                                                                                                                   ; 0.205             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|wr_addr[3]                                                                                                                                                          ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0                                                                      ; 0.203             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|wrptr_g[6]                                                                                                                                                                                     ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram|ram_block11a7~porta_address_reg0                                                                                                                                      ; 0.203             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                                                                                                                                                         ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                                                                                                                                                    ; 0.128             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                                                                                                                                                         ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                                                                                                                                                    ; 0.127             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|rdptr_g[12]                                                                                                                                                                                    ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|dffpipe_re9:rs_brp|dffe13a[10]                                                                                                                                                                 ; 0.125             ;
; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                                                                                                                                                         ; slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                                                                                                                                                    ; 0.125             ;
; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|wrptr_g[11]                                                                                                                                                                                                                                ; fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_ue9:ws_bwp|dffe15a[9]                                                                                                                                                                                                              ; 0.122             ;
; ram_control:inst15|fifo_state.s1                                                                                                                                                                                                                                                                                                            ; ram_control:inst15|infifo_rreq_sig                                                                                                                                                                                                                                                                                                          ; 0.121             ;
; fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                      ; fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                     ; 0.119             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][0] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][0] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][0] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][0] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][0] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][0] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][1] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][1] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][1] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][1] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][1] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][1] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][2] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][2] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][2] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][2] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][2] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][2] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][3] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][3] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][3] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][3] ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][3] ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]                                                                               ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\tp_match_block:sig_rdata_current_pin[15]                                                       ; 0.118             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_complete                                                         ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_trk_ack                                                                                     ; 0.117             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][1]                    ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][1]                    ; 0.116             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][2]                    ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][2]                    ; 0.116             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][0]                    ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][0]                    ; 0.116             ;
; fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                      ; fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                                                                                                                                                ; 0.116             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][0]  ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][0]  ; 0.116             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][0]  ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][0]  ; 0.116             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][0]  ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][0]  ; 0.116             ;
; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][0]  ; ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][0]  ; 0.116             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "lms7_ustream_trx"
Info (119018): Selected Migration Device List
    Info (119019): Selected EP4CE6F17C8 for migration
Info (119021): Selected migration device list is legal with 180 total of migratable pins
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15552): PLL constraints from migration devices are also being used
    Info (15099): Implementing clock multiplication of 13, clock division of 4, and phase shift of 0 degrees (0 ps) for pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] port
Warning (15074): Scan chain Memory Initialization File C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/pll2.mif for PLL "pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll1" not found
Warning (15536): Implemented PLL "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings
    Info (15552): PLL constraints from migration devices are also being used
    Warning (15559): Can't achieve requested value multiplication of 625 for clock output ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[1] of parameter multiplication factor -- achieved value of multiplication of 205
    Warning (15559): Can't achieve requested value division of 128 for clock output ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[1] of parameter division factor -- achieved value of division of 42
    Warning (15559): Can't achieve requested value multiplication of 625 for clock output ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[2] of parameter multiplication factor -- achieved value of multiplication of 205
    Warning (15559): Can't achieve requested value division of 128 for clock output ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[2] of parameter division factor -- achieved value of division of 42
    Warning (15559): Can't achieve requested value multiplication of 625 for clock output ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[3] of parameter multiplication factor -- achieved value of multiplication of 205
    Warning (15559): Can't achieve requested value division of 128 for clock output ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[3] of parameter division factor -- achieved value of division of 42
    Warning (15559): Can't achieve requested value multiplication of 625 for clock output ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[4] of parameter multiplication factor -- achieved value of multiplication of 205
    Warning (15559): Can't achieve requested value division of 128 for clock output ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[4] of parameter division factor -- achieved value of division of 42
    Info (15099): Implementing clock multiplication of 205, clock division of 42, and phase shift of 0 degrees (0 ps) for ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[1] port
    Info (15099): Implementing clock multiplication of 205, clock division of 42, and phase shift of -90 degrees (-1667 ps) for ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[2] port
    Info (15099): Implementing clock multiplication of 205, clock division of 42, and phase shift of 0 degrees (0 ps) for ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[3] port
    Info (15099): Implementing clock multiplication of 205, clock division of 42, and phase shift of 0 degrees (0 ps) for ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[4] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altpll_3al3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity dcfifo_75l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_k8n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_r1o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe12|dffe13a* 
    Info (332165): Entity pll2_altpll
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 42 -multiply_by 205 -duty_cycle 50.00 -name {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 42 -multiply_by 205 -phase -90.00 -duty_cycle 50.00 -name {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]} {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 42 -multiply_by 205 -duty_cycle 50.00 -name {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 42 -multiply_by 205 -duty_cycle 50.00 -name {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]} {inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {inst32|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 13 -duty_cycle 50.00 -name {inst32|altpll_component|auto_generated|pll1|clk[0]} {inst32|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'ip/ddr2/ddr2_example_top.sdc'
Info (332104): Reading SDC File: 'ip/ddr2/ddr2_phy_ddr_timing.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: MCLK1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|rdptr_g[7] is being clocked by MCLK1
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_ddio_out  from: muxsel  to: dataout
    Info (332098): Cell: inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_ddio_out  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] (Fall) to inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 56 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   32.552          clk
    Info (332111):   10.000 fx3_clk_virt
    Info (332111): 1000.000  FX3_SPI_SCK
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):   13.338 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS
    Info (332111):    6.667 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[0]
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_dqsout_mem_dqs[1]
    Info (332111):    6.667 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31
    Info (332111):    6.669 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32
    Info (332111):    6.667 inst1|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock
    Info (332111):   10.016 inst32|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    5.000        MCLK2
    Info (332111):   65.104   RXCLK_virt
Info (176352): Promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted clkctrl:inst33|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[1] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[3] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|clk[4] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node inst44 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FCLK2~output
Info (176353): Automatically promoted node ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk~0
Info (176353): Automatically promoted node ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r
Info (176353): Automatically promoted node pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node txtspcfg:inst16|Mux29~0
        Info (176357): Destination node debounce:inst24|flipflops[0]~0
        Info (176357): Destination node RPI_ID_SD~output
        Info (176357): Destination node FPGA_LED2~output
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_ibuf" is constrained to location IOIBUF_X7_Y0_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[0]" is constrained to location PIN N6 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_ibuf" is constrained to location IOIBUF_X11_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[1]" is constrained to location PIN R6 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_ibuf" is constrained to location IOIBUF_X7_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[2]" is constrained to location PIN N5 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_ibuf" is constrained to location IOIBUF_X11_Y0_N1 to improve DDIO timing
    Info (176467): Node "mem_dq[3]" is constrained to location PIN R7 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_ibuf" is constrained to location IOIBUF_X9_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[4]" is constrained to location PIN R5 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_ibuf" is constrained to location IOIBUF_X11_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[5]" is constrained to location PIN L7 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_ibuf" is constrained to location IOIBUF_X1_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[6]" is constrained to location PIN R3 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X13_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X13_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X13_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_ibuf" is constrained to location IOIBUF_X13_Y0_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[7]" is constrained to location PIN L8 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_ibuf" is constrained to location IOIBUF_X23_Y0_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[8]" is constrained to location PIN R11 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_ibuf" is constrained to location IOIBUF_X21_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[9]" is constrained to location PIN R10 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[10]" is constrained to location PIN N8 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_ibuf" is constrained to location IOIBUF_X23_Y0_N1 to improve DDIO timing
    Info (176467): Node "mem_dq[11]" is constrained to location PIN R12 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X25_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X25_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X25_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_ibuf" is constrained to location IOIBUF_X25_Y0_N22 to improve DDIO timing
    Info (176467): Node "mem_dq[12]" is constrained to location PIN T12 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X21_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_ibuf" is constrained to location IOIBUF_X21_Y0_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[13]" is constrained to location PIN N9 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_ibuf" is constrained to location IOIBUF_X28_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_dq[14]" is constrained to location PIN T13 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing
    Info (176467): Node "mem_dq[15]" is constrained to location PIN P8 to improve DDIO timing
    Info (176467): Node "ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0]" is constrained to location LAB_X32_Y1_N0 to improve DDIO timing
    Info (176467): Node "mem_clk[0]~input" is constrained to location IOIBUF_X32_Y0_N8 to improve DDIO timing
    Info (176467): Node "mem_clk[0]" is constrained to location PIN M11 to improve DDIO timing
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 34 registers into blocks of type EC
    Extra Info (176218): Packed 32 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 16 register duplicates
Info (165008): altmemphy pin placement was successful
Warning (15056): PLL "pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll1" input clock inclk[0] may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll1" is driven by clkctrl:inst33|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node clkctrl:inst33|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|clkctrl1
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:13
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.22 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 15.80 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (169177): 24 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin FX3_SPI_MISO uses I/O standard 3.3-V LVCMOS at F6
    Info (169178): Pin FX3_SPI_SCK uses I/O standard 3.3-V LVCMOS at B7
    Info (169178): Pin FX3_SPI_MOSI uses I/O standard 3.3-V LVCMOS at F7
    Info (169178): Pin FX3_FPGA_GPIO1 uses I/O standard 3.3-V LVCMOS at A4
    Info (169178): Pin FX3_FPGA_GPIO3 uses I/O standard 3.3-V LVCMOS at A3
    Info (169178): Pin RXD[0] uses I/O standard 3.3-V LVCMOS at D4
    Info (169178): Pin RXD[1] uses I/O standard 3.3-V LVCMOS at B6
    Info (169178): Pin RXD[2] uses I/O standard 3.3-V LVCMOS at D3
    Info (169178): Pin RXD[3] uses I/O standard 3.3-V LVCMOS at B1
    Info (169178): Pin RXD[4] uses I/O standard 3.3-V LVCMOS at F2
    Info (169178): Pin RXD[5] uses I/O standard 3.3-V LVCMOS at E5
    Info (169178): Pin RXD[6] uses I/O standard 3.3-V LVCMOS at F1
    Info (169178): Pin RXD[7] uses I/O standard 3.3-V LVCMOS at B3
    Info (169178): Pin RXD[8] uses I/O standard 3.3-V LVCMOS at G1
    Info (169178): Pin RXD[9] uses I/O standard 3.3-V LVCMOS at C1
    Info (169178): Pin RXD[10] uses I/O standard 3.3-V LVCMOS at J2
    Info (169178): Pin RXD[11] uses I/O standard 3.3-V LVCMOS at G2
    Info (169178): Pin RXIQSEL uses I/O standard 3.3-V LVCMOS at C3
    Info (169178): Pin clk uses I/O standard 3.3-V LVCMOS at E1
    Info (169178): Pin FX3_FPGA_SNN uses I/O standard 3.3-V LVCMOS at A6
    Info (169178): Pin FPGA_SPI_MISO uses I/O standard 3.3-V LVCMOS at E6
    Info (169178): Pin MCLK1 uses I/O standard 3.3-V LVCMOS at N1
    Info (169178): Pin unused_pin uses I/O standard 3.3-V LVCMOS at D6
    Info (169178): Pin MCLK2 uses I/O standard 3.3-V LVCMOS at C2
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin mem_clk[0] has a permanently enabled output enable
    Info (169065): Pin mem_clk_n[0] has a permanently enabled output enable
Info (144001): Generated suppressed messages file C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/output_files/lms7_ustream_trx.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 1262 megabytes
    Info: Processing ended: Thu Oct 29 21:32:59 2015
    Info: Elapsed time: 00:01:26
    Info: Total CPU time (on all processors): 00:01:38


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Ignas Lime/Desktop/uStream_uMyriad7_distro_v01/gateware/qii_projects/uStream_mrf7_trx_restored/output_files/lms7_ustream_trx.fit.smsg.


