[Project]
Current Flow=Multivendor
VCS=0
version=4
Current Config=compile

[Configurations]
compile=Comparador4

[Library]
Comparador4=.\Comparador4\Comparador4.lib

[Settings]
AccessRead=0
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=1
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=ONLY_IMPL
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
ON_SERVERFARM_SIM=0
DVM_DISPLAY=NO
FUNC_LIB=Comparador4

[LocalVerilogSets]
EnableSLP=1
EnableDebug=0

[LocalVhdlSets]
CompileWithDebug=0

[$LibMap$]
Comparador4=.
Active_lib=

[IMPLEMENTATION]
UCF=

<<<<<<< HEAD
[Files]
/Comparador4.vhd=-1
/Test.bde=-1

[Files.Data]
.\src\Comparador4.vhd=VHDL Source Code
.\src\Test.bde=Block Diagram

=======
>>>>>>> 159c6642a53deabb1194a0953cd645019aaf8c8f
[SpecTracer]
WindowVisible=0

[HierarchyViewer]
HierarchyInformation=comparador4|arq|0 
ShowHide=ShowTopLevel
Selected=
<<<<<<< HEAD
[SIM.FUNC]
FJD=FunctionalSimTask
FST=-all
OPTION=0
SERVERFARM_INCLUDE_INPUT_FILES=*.*
SERVERFARM_EXCLUDE_INPUT_FILES=log\*.*:synthesis\*.*:implement\*.*
SERVERFARM_SFM_RESOURCE=
TOPLEVEL=Comparador4
WAVEFORMS=
DEFWAVE=1
ADD_HIERARCHY_SIGNALS=1
=======

[Files]
/Comparador4.vhd=-1
/UA.vhd=-1

[Files.Data]
.\src\Comparador4.vhd=VHDL Source Code
.\src\UA.vhd=VHDL Source Code
.\src\UA_Top.bde=Block Diagram

>>>>>>> 159c6642a53deabb1194a0953cd645019aaf8c8f
