{"Source Block": ["oh/common/hdl/clock_divider.v@77:89@HdlStmAssign", "     else if(negedge_match)\n       clkout_reg <= 1'b0;\n  \n   assign clkout    = div1_sel ? clkin : clkout_reg;\n \n   assign clkout90_div4_in = posedge90_match ? 1'b1 :\n                             negedge90_match ? 1'b0 :\n\t\t\t                       clkout90_div4;\n    \n   assign clkout90_div2_in = negedge_match ? 1'b1 :\n                             posedge_match ? 1'b0 :\n\t\t\t                     clkout90_div2;\n   \n"], "Clone Blocks": [["oh/common/hdl/clock_divider.v@75:85", "     else if(posedge_match)\n       clkout_reg <= 1'b1;\n     else if(negedge_match)\n       clkout_reg <= 1'b0;\n  \n   assign clkout    = div1_sel ? clkin : clkout_reg;\n \n   assign clkout90_div4_in = posedge90_match ? 1'b1 :\n                             negedge90_match ? 1'b0 :\n\t\t\t                       clkout90_div4;\n    \n"]], "Diff Content": {"Delete": [[82, "   assign clkout90_div4_in = posedge90_match ? 1'b1 :\n"], [83, "                             negedge90_match ? 1'b0 :\n"], [84, "\t\t\t                       clkout90_div4;\n"]], "Add": []}}