Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 26 10:31:18 2020
| Host         : PTO0810 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file candado_comp_timing_summary_routed.rpt -pb candado_comp_timing_summary_routed.pb -rpx candado_comp_timing_summary_routed.rpx -warn_on_violation
| Design       : candado_comp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.233        0.000                      0                   67        0.234        0.000                      0                   67        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.233        0.000                      0                   67        0.234        0.000                      0                   67        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 i_debouncer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/intentos_restantes_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.249ns (27.860%)  route 3.234ns (72.140%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  i_debouncer/FSM_sequential_state_reg[1]/Q
                         net (fo=31, routed)          1.233     6.865    i_debouncer/state[1]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.319     7.184 r  i_debouncer/FSM_onehot_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.990     8.175    i_candado/s_boton
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.328     8.503 r  i_candado/intentos_restantes[3]_i_3/O
                         net (fo=5, routed)           0.632     9.134    i_debouncer/intentos_restantes_reg[3]
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     9.258 r  i_debouncer/intentos_restantes[3]_i_1/O
                         net (fo=4, routed)           0.379     9.637    i_candado/intentos_restantes_reg[3]_0[0]
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.850    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.870    i_candado/intentos_restantes_reg[0]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 i_debouncer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/intentos_restantes_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.249ns (27.860%)  route 3.234ns (72.140%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  i_debouncer/FSM_sequential_state_reg[1]/Q
                         net (fo=31, routed)          1.233     6.865    i_debouncer/state[1]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.319     7.184 r  i_debouncer/FSM_onehot_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.990     8.175    i_candado/s_boton
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.328     8.503 r  i_candado/intentos_restantes[3]_i_3/O
                         net (fo=5, routed)           0.632     9.134    i_debouncer/intentos_restantes_reg[3]
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     9.258 r  i_debouncer/intentos_restantes[3]_i_1/O
                         net (fo=4, routed)           0.379     9.637    i_candado/intentos_restantes_reg[3]_0[0]
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.850    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.870    i_candado/intentos_restantes_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 i_debouncer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/intentos_restantes_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.249ns (27.860%)  route 3.234ns (72.140%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  i_debouncer/FSM_sequential_state_reg[1]/Q
                         net (fo=31, routed)          1.233     6.865    i_debouncer/state[1]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.319     7.184 r  i_debouncer/FSM_onehot_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.990     8.175    i_candado/s_boton
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.328     8.503 r  i_candado/intentos_restantes[3]_i_3/O
                         net (fo=5, routed)           0.632     9.134    i_debouncer/intentos_restantes_reg[3]
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     9.258 r  i_debouncer/intentos_restantes[3]_i_1/O
                         net (fo=4, routed)           0.379     9.637    i_candado/intentos_restantes_reg[3]_0[0]
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.850    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[2]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.870    i_candado/intentos_restantes_reg[2]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 i_debouncer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/intentos_restantes_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.249ns (27.860%)  route 3.234ns (72.140%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  i_debouncer/FSM_sequential_state_reg[1]/Q
                         net (fo=31, routed)          1.233     6.865    i_debouncer/state[1]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.319     7.184 r  i_debouncer/FSM_onehot_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.990     8.175    i_candado/s_boton
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.328     8.503 r  i_candado/intentos_restantes[3]_i_3/O
                         net (fo=5, routed)           0.632     9.134    i_debouncer/intentos_restantes_reg[3]
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     9.258 r  i_debouncer/intentos_restantes[3]_i_1/O
                         net (fo=4, routed)           0.379     9.637    i_candado/intentos_restantes_reg[3]_0[0]
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.850    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[3]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.870    i_candado/intentos_restantes_reg[3]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 i_debouncer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/intentos_restantes_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.249ns (27.700%)  route 3.260ns (72.300%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  i_debouncer/FSM_sequential_state_reg[1]/Q
                         net (fo=31, routed)          1.233     6.865    i_debouncer/state[1]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.319     7.184 r  i_debouncer/FSM_onehot_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.990     8.175    i_candado/s_boton
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.328     8.503 r  i_candado/intentos_restantes[3]_i_3/O
                         net (fo=5, routed)           1.037     9.539    i_candado/clave_reg[7]_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.124     9.663 r  i_candado/intentos_restantes[2]_i_1/O
                         net (fo=1, routed)           0.000     9.663    i_candado/p_0_in[2]
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.850    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[2]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.031    15.106    i_candado/intentos_restantes_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 i_debouncer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/intentos_restantes_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.249ns (27.712%)  route 3.258ns (72.288%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  i_debouncer/FSM_sequential_state_reg[1]/Q
                         net (fo=31, routed)          1.233     6.865    i_debouncer/state[1]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.319     7.184 r  i_debouncer/FSM_onehot_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.990     8.175    i_candado/s_boton
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.328     8.503 r  i_candado/intentos_restantes[3]_i_3/O
                         net (fo=5, routed)           1.035     9.537    i_candado/clave_reg[7]_0
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.124     9.661 r  i_candado/intentos_restantes[0]_i_1/O
                         net (fo=1, routed)           0.000     9.661    i_candado/p_0_in[0]
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.850    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.029    15.104    i_candado/intentos_restantes_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 i_debouncer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/intentos_restantes_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.277ns (28.158%)  route 3.258ns (71.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  i_debouncer/FSM_sequential_state_reg[1]/Q
                         net (fo=31, routed)          1.233     6.865    i_debouncer/state[1]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.319     7.184 r  i_debouncer/FSM_onehot_estado_actual[1]_i_2/O
                         net (fo=2, routed)           0.990     8.175    i_candado/s_boton
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.328     8.503 r  i_candado/intentos_restantes[3]_i_3/O
                         net (fo=5, routed)           1.035     9.537    i_candado/clave_reg[7]_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.152     9.689 r  i_candado/intentos_restantes[1]_i_1/O
                         net (fo=1, routed)           0.000     9.689    i_candado/p_0_in[1]
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.850    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.075    15.150    i_candado/intentos_restantes_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 i_debouncer/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.828ns (20.702%)  route 3.172ns (79.298%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  i_debouncer/count_reg[6]/Q
                         net (fo=2, routed)           1.094     6.705    i_debouncer/count_reg[6]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.124     6.829 f  i_debouncer/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.822     7.650    i_debouncer/FSM_sequential_state[1]_i_7_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  i_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.607     8.381    i_debouncer/count[0]_i_4_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.124     8.505 r  i_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.649     9.154    i_debouncer/count[0]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.515    14.856    i_debouncer/CLK
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[0]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.890    i_debouncer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 i_debouncer/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.828ns (20.702%)  route 3.172ns (79.298%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  i_debouncer/count_reg[6]/Q
                         net (fo=2, routed)           1.094     6.705    i_debouncer/count_reg[6]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.124     6.829 f  i_debouncer/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.822     7.650    i_debouncer/FSM_sequential_state[1]_i_7_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  i_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.607     8.381    i_debouncer/count[0]_i_4_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.124     8.505 r  i_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.649     9.154    i_debouncer/count[0]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.515    14.856    i_debouncer/CLK
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.890    i_debouncer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 i_debouncer/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.828ns (20.702%)  route 3.172ns (79.298%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  i_debouncer/count_reg[6]/Q
                         net (fo=2, routed)           1.094     6.705    i_debouncer/count_reg[6]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.124     6.829 f  i_debouncer/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.822     7.650    i_debouncer/FSM_sequential_state[1]_i_7_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  i_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.607     8.381    i_debouncer/count[0]_i_4_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.124     8.505 r  i_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.649     9.154    i_debouncer/count[0]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.515    14.856    i_debouncer/CLK
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[2]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    14.890    i_debouncer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i_candado/intentos_restantes_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/intentos_restantes_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.470    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  i_candado/intentos_restantes_reg[1]/Q
                         net (fo=11, routed)          0.099     1.697    i_candado/intentos_restantes_reg[1]
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.099     1.796 r  i_candado/intentos_restantes[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    i_candado/p_0_in[2]
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.856     1.983    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.092     1.562    i_candado/intentos_restantes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i_candado/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/FSM_onehot_estado_actual_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.588     1.471    i_candado/CLK
    SLICE_X5Y16          FDCE                                         r  i_candado/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_candado/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.146     1.758    i_candado/FSM_onehot_estado_actual_reg_n_0_[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  i_candado/FSM_onehot_estado_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    i_candado/FSM_onehot_estado_actual[0]_i_1_n_0
    SLICE_X5Y16          FDPE                                         r  i_candado/FSM_onehot_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     1.984    i_candado/CLK
    SLICE_X5Y16          FDPE                                         r  i_candado/FSM_onehot_estado_actual_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDPE (Hold_fdpe_C_D)         0.091     1.562    i_candado/FSM_onehot_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_candado/intentos_restantes_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/intentos_restantes_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.289%)  route 0.157ns (45.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.470    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  i_candado/intentos_restantes_reg[0]/Q
                         net (fo=12, routed)          0.157     1.768    i_candado/intentos_restantes_reg[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  i_candado/intentos_restantes[3]_i_2/O
                         net (fo=1, routed)           0.000     1.813    i_candado/p_0_in[3]
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.856     1.983    i_candado/CLK
    SLICE_X5Y17          FDCE                                         r  i_candado/intentos_restantes_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.092     1.562    i_candado/intentos_restantes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 i_debouncer/XSyncAnterior_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/XSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X2Y14          FDPE                                         r  i_debouncer/XSyncAnterior_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  i_debouncer/XSyncAnterior_reg/Q
                         net (fo=1, routed)           0.170     1.808    i_debouncer/XSyncAnterior
    SLICE_X2Y14          FDPE                                         r  i_debouncer/XSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.861     1.988    i_debouncer/CLK
    SLICE_X2Y14          FDPE                                         r  i_debouncer/XSync_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDPE (Hold_fdpe_C_D)         0.063     1.537    i_debouncer/XSync_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.794%)  route 0.119ns (30.206%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X2Y14          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  i_debouncer/XSync_reg/Q
                         net (fo=30, routed)          0.119     1.757    i_debouncer/XSync
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.045     1.802 r  i_debouncer/count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.802    i_debouncer/count[8]_i_4_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.867 r  i_debouncer/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.867    i_debouncer/count_reg[8]_i_1_n_6
    SLICE_X3Y14          FDCE                                         r  i_debouncer/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.861     1.988    i_debouncer/CLK
    SLICE_X3Y14          FDCE                                         r  i_debouncer/count_reg[9]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.592    i_debouncer/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_candado/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/FSM_onehot_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.588     1.471    i_candado/CLK
    SLICE_X5Y16          FDPE                                         r  i_candado/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  i_candado/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=19, routed)          0.181     1.793    i_candado/Q[0]
    SLICE_X5Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.838 r  i_candado/FSM_onehot_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    i_candado/FSM_onehot_estado_actual[1]_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  i_candado/FSM_onehot_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     1.984    i_candado/CLK
    SLICE_X5Y16          FDCE                                         r  i_candado/FSM_onehot_estado_actual_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.092     1.563    i_candado/FSM_onehot_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 i_debouncer/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.631%)  route 0.132ns (34.369%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X3Y15          FDCE                                         r  i_debouncer/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  i_debouncer/count_reg[14]/Q
                         net (fo=3, routed)           0.132     1.747    i_debouncer/count_reg[14]
    SLICE_X3Y15          LUT4 (Prop_lut4_I0_O)        0.045     1.792 r  i_debouncer/count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.792    i_debouncer/count[12]_i_3_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.858 r  i_debouncer/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    i_debouncer/count_reg[12]_i_1_n_5
    SLICE_X3Y15          FDCE                                         r  i_debouncer/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.987    i_debouncer/CLK
    SLICE_X3Y15          FDCE                                         r  i_debouncer/count_reg[14]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    i_debouncer/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.279ns (69.998%)  route 0.120ns (30.002%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X2Y14          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  i_debouncer/XSync_reg/Q
                         net (fo=30, routed)          0.120     1.758    i_debouncer/XSync
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.045     1.803 r  i_debouncer/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.803    i_debouncer/count[8]_i_5_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.873 r  i_debouncer/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    i_debouncer/count_reg[8]_i_1_n_7
    SLICE_X3Y14          FDCE                                         r  i_debouncer/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.861     1.988    i_debouncer/CLK
    SLICE_X3Y14          FDCE                                         r  i_debouncer/count_reg[8]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.592    i_debouncer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 i_debouncer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.207ns (47.175%)  route 0.232ns (52.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  i_debouncer/FSM_sequential_state_reg[0]/Q
                         net (fo=31, routed)          0.232     1.870    i_debouncer/state[0]
    SLICE_X2Y14          LUT4 (Prop_lut4_I2_O)        0.043     1.913 r  i_debouncer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    i_debouncer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.861     1.988    i_debouncer/CLK
    SLICE_X2Y14          FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.131     1.605    i_debouncer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 i_debouncer/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.285ns (68.351%)  route 0.132ns (31.649%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X3Y15          FDCE                                         r  i_debouncer/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  i_debouncer/count_reg[14]/Q
                         net (fo=3, routed)           0.132     1.747    i_debouncer/count_reg[14]
    SLICE_X3Y15          LUT4 (Prop_lut4_I0_O)        0.045     1.792 r  i_debouncer/count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.792    i_debouncer/count[12]_i_3_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.891 r  i_debouncer/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    i_debouncer/count_reg[12]_i_1_n_4
    SLICE_X3Y15          FDCE                                         r  i_debouncer/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.987    i_debouncer/CLK
    SLICE_X3Y15          FDCE                                         r  i_debouncer/count_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    i_debouncer/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    i_candado/FSM_onehot_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    i_candado/clave_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    i_candado/clave_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    i_candado/clave_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    i_candado/clave_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    i_candado/clave_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    i_candado/clave_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    i_candado/clave_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    i_candado/clave_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    i_candado/FSM_onehot_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    i_candado/clave_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    i_candado/clave_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/clave_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/clave_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/clave_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    i_candado/clave_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    i_candado/clave_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    i_candado/clave_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    i_candado/intentos_restantes_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    i_debouncer/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    i_debouncer/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    i_debouncer/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    i_debouncer/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_debouncer/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_debouncer/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_debouncer/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_debouncer/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_debouncer/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    i_debouncer/count_reg[18]/C



