`include "./helper/header.vt"
`include "../modules/processor.v"
`include "../modules/controller.v"
`include "../modules/alu.v"
`include "../modules/shifter.v"
`include "../modules/register.v"
`include "../devices/ram_inc.v"

module processor_test();

  reg clock, reset;
  wire m_wren;
  wire [11:0] m_addr;
  wire [15:0] m_data, m_q;
    ram_inc #("../../memories/test_all_inst.mif") ram_inc_ (
    .data(m_data), .wren(m_wren), .address(m_addr),
    .clock(~clock),
    .q(m_q)
  );
  //mock_ram #("../../test/helper/some_inst.ram") mock_ram_ (
   // .clock(clock), .wren(wren), .addr(m_addr), .data(m_data),
  //  .q(m_q)
  //);
  processor processor_(
    .clock(clock), .reset(reset),
    .m_q(m_q),
    .m_addr(m_addr), .m_data(m_data), .m_rw(m_wren)
  );

  wire [15:0] r0 = processor_.register_.r[0];
  wire [15:0] r1 = processor_.register_.r[1];
  wire [15:0] r2 = processor_.register_.r[2];
  wire [15:0] r3 = processor_.register_.r[3];
  wire [15:0] r4 = processor_.register_.r[4];
  wire [15:0] r5 = processor_.register_.r[5];
  wire [15:0] r6 = processor_.register_.r[6];
  wire [15:0] r7 = processor_.register_.r[7];

  initial begin
    clock <= 0;
    reset <= 1;
    # 40
    reset <= 0;
    # 10000
    $finish();
  end

  always begin
    # 10
    clock <= ~clock;
  end
endmodule
