Classic Timing Analyzer report for fp4
Sat Apr 28 13:03:58 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.955 ns   ; b[0] ; s[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 10.955 ns       ; b[0] ; s[2] ;
; N/A   ; None              ; 10.869 ns       ; a[0] ; s[2] ;
; N/A   ; None              ; 10.790 ns       ; a[1] ; s[2] ;
; N/A   ; None              ; 10.789 ns       ; b[1] ; s[2] ;
; N/A   ; None              ; 10.582 ns       ; a[2] ; cout ;
; N/A   ; None              ; 10.331 ns       ; a[2] ; s[3] ;
; N/A   ; None              ; 10.276 ns       ; b[0] ; s[3] ;
; N/A   ; None              ; 10.226 ns       ; a[0] ; s[3] ;
; N/A   ; None              ; 10.184 ns       ; b[1] ; s[3] ;
; N/A   ; None              ; 10.182 ns       ; b[0] ; cout ;
; N/A   ; None              ; 10.132 ns       ; a[0] ; cout ;
; N/A   ; None              ; 10.086 ns       ; b[1] ; cout ;
; N/A   ; None              ; 10.060 ns       ; cin  ; s[2] ;
; N/A   ; None              ; 10.003 ns       ; b[2] ; cout ;
; N/A   ; None              ; 9.782 ns        ; a[1] ; s[3] ;
; N/A   ; None              ; 9.752 ns        ; b[2] ; s[3] ;
; N/A   ; None              ; 9.737 ns        ; b[3] ; cout ;
; N/A   ; None              ; 9.708 ns        ; a[1] ; cout ;
; N/A   ; None              ; 9.679 ns        ; a[3] ; cout ;
; N/A   ; None              ; 9.567 ns        ; a[2] ; s[2] ;
; N/A   ; None              ; 9.444 ns        ; cin  ; s[3] ;
; N/A   ; None              ; 9.350 ns        ; cin  ; cout ;
; N/A   ; None              ; 8.988 ns        ; b[2] ; s[2] ;
; N/A   ; None              ; 8.672 ns        ; b[1] ; s[1] ;
; N/A   ; None              ; 8.644 ns        ; b[0] ; s[1] ;
; N/A   ; None              ; 8.572 ns        ; a[0] ; s[1] ;
; N/A   ; None              ; 8.515 ns        ; a[3] ; s[3] ;
; N/A   ; None              ; 8.367 ns        ; b[3] ; s[3] ;
; N/A   ; None              ; 8.356 ns        ; cin  ; s[1] ;
; N/A   ; None              ; 8.193 ns        ; a[1] ; s[1] ;
; N/A   ; None              ; 8.017 ns        ; b[0] ; s[0] ;
; N/A   ; None              ; 7.962 ns        ; a[0] ; s[0] ;
; N/A   ; None              ; 7.189 ns        ; cin  ; s[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Apr 28 13:03:57 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fp4 -c fp4
Info: Only one processor detected - disabling parallel compilation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "b[0]" to destination pin "s[2]" is 10.955 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'b[0]'
    Info: 2: + IC(2.692 ns) + CELL(0.511 ns) = 4.335 ns; Loc. = LC_X2_Y2_N2; Fanout = 1; COMB Node = 'c~14'
    Info: 3: + IC(1.819 ns) + CELL(0.511 ns) = 6.665 ns; Loc. = LC_X2_Y3_N6; Fanout = 1; COMB Node = 'fp1:fa2|s'
    Info: 4: + IC(1.968 ns) + CELL(2.322 ns) = 10.955 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 's[2]'
    Info: Total cell delay = 4.476 ns ( 40.86 % )
    Info: Total interconnect delay = 6.479 ns ( 59.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Sat Apr 28 13:03:58 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


