;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/27/2016 5:46:45 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x00300B07  JMP	_main
0x0004	0x00300B01  JMP	___GenExcept
0x0008	0x00300B01  JMP	___GenExcept
0x000C	0x00300B01  JMP	___GenExcept
0x0010	0x00300B01  JMP	___GenExcept
0x0014	0x00300B01  JMP	___GenExcept
0x0018	0x00300B01  JMP	___GenExcept
0x001C	0x00300B01  JMP	___GenExcept
0x0020	0x00300B01  JMP	___GenExcept
0x0024	0x00300B01  JMP	___GenExcept
0x0028	0x00300B01  JMP	___GenExcept
0x002C	0x00300B01  JMP	___GenExcept
0x0030	0x00300B01  JMP	___GenExcept
0x0034	0x00300B01  JMP	___GenExcept
0x0038	0x00300B01  JMP	___GenExcept
0x003C	0x00300B01  JMP	___GenExcept
0x0040	0x00300B01  JMP	___GenExcept
0x0044	0x00300B01  JMP	___GenExcept
0x0048	0x00300B01  JMP	___GenExcept
0x004C	0x00300B01  JMP	___GenExcept
0x0050	0x00300B01  JMP	___GenExcept
0x0054	0x00300B01  JMP	___GenExcept
0x0058	0x00300B01  JMP	___GenExcept
0x005C	0x00300B01  JMP	___GenExcept
0x0060	0x00300B01  JMP	___GenExcept
0x0064	0x00300B01  JMP	___GenExcept
0x0068	0x00300B01  JMP	___GenExcept
0x006C	0x00300B01  JMP	___GenExcept
0x0070	0x00300B01  JMP	___GenExcept
0x0074	0x00300B01  JMP	___GenExcept
0x0078	0x00300B01  JMP	___GenExcept
0x007C	0x00300B01  JMP	___GenExcept
0x0080	0x00300B01  JMP	___GenExcept
0x0084	0x00300B01  JMP	___GenExcept
0x0088	0x00300B01  JMP	___GenExcept
0x008C	0x00300B01  JMP	___GenExcept
; end of ____SysVT
_main:
;Voltmeter_click_FT90.c, 16 :: 		void main()
0x2C1C	0x65F0FFFC  LDK.L	SP, #65532
0x2C20	0x00340B79  CALL	_ZeroStaticLink
0x2C24	0x00340B03  CALL	__Lib_System_InitialSetUpCLKPMC
0x2C28	0x00340B70  CALL	_InitStaticLink
;Voltmeter_click_FT90.c, 18 :: 		system_setup();
0x2C2C	0x003409F4  CALL	_system_setup+0
;Voltmeter_click_FT90.c, 20 :: 		while (1)
L_main0:
;Voltmeter_click_FT90.c, 23 :: 		voltage = 0;
0x2C30	0x64000000  LDK.L	R0, #0
0x2C34	0xBC0000F0  STA.L	_voltage+0, R0
;Voltmeter_click_FT90.c, 25 :: 		measurement = getADC()/2;        // Get ADC result
0x2C38	0x003409C0  CALL	_getADC+0
0x2C3C	0x44004019  LSHR.L	R0, R0, #1
0x2C40	0x4400400D  BEXTU.L	R0, R0, #0
0x2C44	0x4440400D  BEXTU.L	R4, R0, #0
0x2C48	0x003409E1  CALL	__Unsigned16IntToFloat+0
0x2C4C	0xBC0000F4  STA.L	_measurement+0, R0
;Voltmeter_click_FT90.c, 26 :: 		voltage = (measurement - calibration)*33.3405;
0x2C50	0xC24000F8  LDA.S	R4, _calibration+0
0x2C54	0x003409E1  CALL	__Unsigned16IntToFloat+0
0x2C58	0x44604000  MOVE.L	R6, R0
0x2C5C	0xC44000F4  LDA.L	R4, _measurement+0
0x2C60	0x003409EF  CALL	__Sub_FP+0
0x2C64	0x44404000  MOVE.L	R4, R0
0x2C68	0x6C600B34  LPM.L	R6, $+104
0x2C6C	0x003408A5  CALL	__Mul_FP+0
0x2C70	0xBC0000F0  STA.L	_voltage+0, R0
;Voltmeter_click_FT90.c, 28 :: 		FloatToStr(voltage, txt);
0x2C74	0x641000FA  LDK.L	R1, #_txt+0
0x2C78	0x00340A1F  CALL	_FloatToStr+0
;Voltmeter_click_FT90.c, 30 :: 		UART1_Write_Text(txt);
0x2C7C	0x640000FA  LDK.L	R0, #_txt+0
0x2C80	0x003409AD  CALL	_UART1_Write_Text+0
;Voltmeter_click_FT90.c, 31 :: 		UART1_Write(32);
0x2C84	0x64000020  LDK.L	R0, #32
0x2C88	0x00340AF9  CALL	_UART1_Write+0
;Voltmeter_click_FT90.c, 32 :: 		UART1_Write_Text("mV");
0x2C8C	0x64000029  LDK.L	R0, #?lstr1_Voltmeter_click_FT90+0
0x2C90	0x003409AD  CALL	_UART1_Write_Text+0
;Voltmeter_click_FT90.c, 33 :: 		UART1_Write(13);
0x2C94	0x6400000D  LDK.L	R0, #13
0x2C98	0x00340AF9  CALL	_UART1_Write+0
;Voltmeter_click_FT90.c, 34 :: 		UART1_Write(10);
0x2C9C	0x6400000A  LDK.L	R0, #10
0x2CA0	0x00340AF9  CALL	_UART1_Write+0
;Voltmeter_click_FT90.c, 36 :: 		delay_ms(1000);                //Za test moze sa delay da se resi sample rate, za ozbiljnije interrupt + TMR
0x2CA4	0x6DC00B2F  LPM.L	R28, $+24
0x2CA8	0x44004000  NOP	
L_main2:
0x2CAC	0x45CE4012  SUB.L	R28, R28, #1
0x2CB0	0x5DEE4002  CMP.L	R28, #0
0x2CB4	0x00200B2B  JMPC	R30, Z, #0, L_main2
0x2CB8	0x00300B30  JMP	$+8
0x2CBC	0x01FCA053  	#33333331
0x2CC0	0x44004000  NOP	
0x2CC4	0x44004000  NOP	
;Voltmeter_click_FT90.c, 37 :: 		}
0x2CC8	0x00300B0C  JMP	L_main0
;Voltmeter_click_FT90.c, 38 :: 		}
L_end_main:
L__main_end_loop:
0x2CCC	0x00300B33  JMP	L__main_end_loop
0x2CD0	0x42055CAC  	#1107647660
; end of _main
_system_setup:
;Voltmeter_click_FT90.c, 40 :: 		void system_setup( void )
;Voltmeter_click_FT90.c, 42 :: 		GPIO_Digital_Output( &GPIO_PORT_24_31, _GPIO_PINMASK_4 );
0x27D0	0x64100010  LDK.L	R1, #16
0x27D4	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x27D8	0x003409A8  CALL	_GPIO_Digital_Output+0
;Voltmeter_click_FT90.c, 44 :: 		UART1_Init(9600);               // Initialize UART module at 9600 bps
0x27DC	0x64002580  LDK.L	R0, #9600
0x27E0	0x003409B5  CALL	_UART1_Init+0
;Voltmeter_click_FT90.c, 45 :: 		Delay_ms(300);                  // Wait for UART module to stabilize
0x27E4	0x6DC009FF  LPM.L	R28, $+24
0x27E8	0x44004000  NOP	
L_system_setup4:
0x27EC	0x45CE4012  SUB.L	R28, R28, #1
0x27F0	0x5DEE4002  CMP.L	R28, #0
0x27F4	0x002009FB  JMPC	R30, Z, #0, L_system_setup4
0x27F8	0x00300A00  JMP	$+8
0x27FC	0x0098967E  	#9999998
0x2800	0x44004000  NOP	
;Voltmeter_click_FT90.c, 46 :: 		UART1_Write_Text( "UART Initialized\r\n" );
0x2804	0x64000004  LDK.L	R0, #?lstr2_Voltmeter_click_FT90+0
0x2808	0x003409AD  CALL	_UART1_Write_Text+0
;Voltmeter_click_FT90.c, 48 :: 		voltage = 0;
0x280C	0x64000000  LDK.L	R0, #0
0x2810	0xBC0000F0  STA.L	_voltage+0, R0
;Voltmeter_click_FT90.c, 49 :: 		sum = 0;
0x2814	0x64100000  LDK.L	R1, #0
0x2818	0xBA100036  STA.S	_sum+0, R1
;Voltmeter_click_FT90.c, 50 :: 		measurement = 0;
0x281C	0x64000000  LDK.L	R0, #0
0x2820	0xBC0000F4  STA.L	_measurement+0, R0
;Voltmeter_click_FT90.c, 51 :: 		calibration = 0;
0x2824	0xBA1000F8  STA.S	_calibration+0, R1
;Voltmeter_click_FT90.c, 53 :: 		Chip_Select = 1;                 // Deselect MCP3204
0x2828	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x282C	0x440063CB  BINS.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)=1
0x2830	0xBC010084  STA.L	GPIO_PIN28_bit+0, R0
;Voltmeter_click_FT90.c, 58 :: 		_SPI_CFG_FIFO_DISABLE, _SPI_SS_LINE_NONE );
0x2834	0x64200000  LDK.L	R2, #0
0x2838	0x64100065  LDK.L	R1, #101
;Voltmeter_click_FT90.c, 56 :: 		SPIM1_Init_Advanced( _SPI_MASTER_CLK_RATIO_64, _SPI_CFG_PHASE_CAPTURE_RISING |
0x283C	0x64000020  LDK.L	R0, #32
;Voltmeter_click_FT90.c, 58 :: 		_SPI_CFG_FIFO_DISABLE, _SPI_SS_LINE_NONE );
0x2840	0x0034095E  CALL	_SPIM1_Init_Advanced+0
;Voltmeter_click_FT90.c, 59 :: 		Delay_ms(300);
0x2844	0x6DC00A17  LPM.L	R28, $+24
0x2848	0x44004000  NOP	
L_system_setup6:
0x284C	0x45CE4012  SUB.L	R28, R28, #1
0x2850	0x5DEE4002  CMP.L	R28, #0
0x2854	0x00200A13  JMPC	R30, Z, #0, L_system_setup6
0x2858	0x00300A18  JMP	$+8
0x285C	0x0098967E  	#9999998
0x2860	0x44004000  NOP	
;Voltmeter_click_FT90.c, 60 :: 		UART1_Write_Text( "SPI Initialized\r\n" );
0x2864	0x64000017  LDK.L	R0, #?lstr3_Voltmeter_click_FT90+0
0x2868	0x003409AD  CALL	_UART1_Write_Text+0
;Voltmeter_click_FT90.c, 62 :: 		calibration = getADC()/2;
0x286C	0x003409C0  CALL	_getADC+0
0x2870	0x44004019  LSHR.L	R0, R0, #1
0x2874	0xBA0000F8  STA.S	_calibration+0, R0
;Voltmeter_click_FT90.c, 64 :: 		}
L_end_system_setup:
0x2878	0xA0000000  RETURN	
; end of _system_setup
_GPIO_Digital_Output:
;__Lib_GPIO.c, 472 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 474 :: 		
0x26A0	0x6C3009AC  LPM.L	R3, $+16
0x26A4	0x64200004  LDK.L	R2, #4
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x26A8	0x0034063B  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 475 :: 		
L_end_GPIO_Digital_Output:
0x26AC	0xA0000000  RETURN	
0x26B0	0x00100215  	#1049109
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO.c, 378 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x18EC	0x95D00004  LINK	LR, #4
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; dir start address is: 8 (R2)
; config start address is: 12 (R3)
;__Lib_GPIO.c, 389 :: 		
; configLow start address is: 20 (R5)
0x18F0	0x4451C00D  BEXTU.L	R5, R3, #0
;__Lib_GPIO.c, 390 :: 		
0x18F4	0x4441C109  LSHR.L	R4, R3, #16
; config end address is: 12 (R3)
; configHigh start address is: 24 (R6)
0x18F8	0x4462400D  BEXTU.L	R6, R4, #0
;__Lib_GPIO.c, 392 :: 		
0x18FC	0x6441008C  LDK.L	R4, #GPIO_PORT_64_66+0
0x1900	0x5DE00042  CMP.L	R0, R4
0x1904	0x00200644  JMPC	R30, Z, #0, L_GPIO_Config22
;__Lib_GPIO.c, 394 :: 		
; portNumOfPins start address is: 12 (R3)
0x1908	0x64300003  LDK.L	R3, #3
;__Lib_GPIO.c, 395 :: 		
; portNumOfPins end address is: 12 (R3)
0x190C	0x00300645  JMP	L_GPIO_Config23
L_GPIO_Config22:
;__Lib_GPIO.c, 398 :: 		
; portNumOfPins start address is: 12 (R3)
0x1910	0x64300008  LDK.L	R3, #8
; portNumOfPins end address is: 12 (R3)
;__Lib_GPIO.c, 399 :: 		
L_GPIO_Config23:
;__Lib_GPIO.c, 402 :: 		
; portNumOfPins start address is: 12 (R3)
; clearMask start address is: 32 (R8)
0x1914	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 403 :: 		
; setMask start address is: 28 (R7)
0x1918	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 405 :: 		
0x191C	0x64410003  LDK.L	R4, #65539
0x1920	0x44428044  AND.L	R4, R5, R4
0x1924	0x5DE24002  CMP.L	R4, #0
0x1928	0x00280650  JMPC	R30, Z, #1, L__GPIO_Config53
;__Lib_GPIO.c, 407 :: 		
0x192C	0x44844015  OR.L	R8, R8, #1
;__Lib_GPIO.c, 408 :: 		
0x1930	0x44434014  AND.L	R4, R6, #1
0x1934	0x4442400D  BEXTU.L	R4, R4, #0
0x1938	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 409 :: 		
0x193C	0x00300650  JMP	L_GPIO_Config24
L__GPIO_Config53:
;__Lib_GPIO.c, 405 :: 		
;__Lib_GPIO.c, 409 :: 		
L_GPIO_Config24:
;__Lib_GPIO.c, 411 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1940	0x6442000C  LDK.L	R4, #131084
0x1944	0x44428044  AND.L	R4, R5, R4
0x1948	0x5DE24002  CMP.L	R4, #0
0x194C	0x00280659  JMPC	R30, Z, #1, L__GPIO_Config54
;__Lib_GPIO.c, 413 :: 		
0x1950	0x44844025  OR.L	R8, R8, #2
;__Lib_GPIO.c, 414 :: 		
0x1954	0x44434024  AND.L	R4, R6, #2
0x1958	0x4442400D  BEXTU.L	R4, R4, #0
0x195C	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 415 :: 		
0x1960	0x00300659  JMP	L_GPIO_Config25
L__GPIO_Config54:
;__Lib_GPIO.c, 411 :: 		
;__Lib_GPIO.c, 415 :: 		
L_GPIO_Config25:
;__Lib_GPIO.c, 417 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1964	0x6C4006B5  LPM.L	R4, $+368
0x1968	0x44428044  AND.L	R4, R5, R4
0x196C	0x5DE24002  CMP.L	R4, #0
0x1970	0x00280665  JMPC	R30, Z, #1, L__GPIO_Config55
;__Lib_GPIO.c, 419 :: 		
0x1974	0x448440C5  OR.L	R8, R8, #12
;__Lib_GPIO.c, 420 :: 		
0x1978	0x444340C4  AND.L	R4, R6, #12
0x197C	0x4442400D  BEXTU.L	R4, R4, #0
0x1980	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
0x1984	0xB5F38000  STI.L	SP, #0, R7
0x1988	0x44744000  MOVE.L	R7, R8
0x198C	0xAC8F8000  LDI.L	R8, SP, #0
;__Lib_GPIO.c, 421 :: 		
0x1990	0x00300668  JMP	L_GPIO_Config26
L__GPIO_Config55:
;__Lib_GPIO.c, 417 :: 		
0x1994	0xB5F40000  STI.L	SP, #0, R8
0x1998	0x4483C000  MOVE.L	R8, R7
0x199C	0xAC7F8000  LDI.L	R7, SP, #0
;__Lib_GPIO.c, 421 :: 		
L_GPIO_Config26:
;__Lib_GPIO.c, 423 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x19A0	0x6C4006B6  LPM.L	R4, $+312
0x19A4	0x44428044  AND.L	R4, R5, R4
; configLow end address is: 20 (R5)
0x19A8	0x5DE24002  CMP.L	R4, #0
0x19AC	0x00280671  JMPC	R30, Z, #1, L__GPIO_Config56
;__Lib_GPIO.c, 425 :: 		
0x19B0	0x4473C305  OR.L	R7, R7, #48
;__Lib_GPIO.c, 426 :: 		
0x19B4	0x44434304  AND.L	R4, R6, #48
0x19B8	0x4442400D  BEXTU.L	R4, R4, #0
; configHigh end address is: 24 (R6)
0x19BC	0x44840045  OR.L	R8, R8, R4
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 427 :: 		
0x19C0	0x00300671  JMP	L_GPIO_Config27
L__GPIO_Config56:
;__Lib_GPIO.c, 423 :: 		
;__Lib_GPIO.c, 427 :: 		
L_GPIO_Config27:
;__Lib_GPIO.c, 429 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x19C4	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x19C8	0x44400042  SUB.L	R4, R0, R4
0x19CC	0x44524038  ASHL.L	R5, R4, #3
0x19D0	0x6441001C  LDK.L	R4, #PIN_00_03+0
0x19D4	0x44420050  ADD.L	R4, R4, R5
; regByteAddr start address is: 16 (R4)
;__Lib_GPIO.c, 431 :: 		
; tmpPinMask start address is: 44 (R11)
0x19D8	0x44B0D00D  BEXTU.L	R11, R1, #256
;__Lib_GPIO.c, 432 :: 		
; cnt start address is: 40 (R10)
0x19DC	0x64A00000  LDK.L	R10, #0
; portNumOfPins end address is: 12 (R3)
; regByteAddr end address is: 16 (R4)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
; port end address is: 0 (R0)
0x19E0	0x4491D00D  BEXTU.L	R9, R3, #256
0x19E4	0x44324000  MOVE.L	R3, R4
L_GPIO_Config28:
; cnt start address is: 40 (R10)
; regByteAddr start address is: 12 (R3)
; tmpPinMask start address is: 44 (R11)
; regByteAddr start address is: 12 (R3)
; regByteAddr end address is: 12 (R3)
; clearMask start address is: 28 (R7)
; clearMask end address is: 28 (R7)
; setMask start address is: 32 (R8)
; setMask end address is: 32 (R8)
; portNumOfPins start address is: 36 (R9)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x19E8	0x5DE50092  CMP.L	R10, R9
0x19EC	0x0060068F  JMPC	R30, C, #0, L_GPIO_Config29
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 434 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
; regByteAddr start address is: 12 (R3)
0x19F0	0x4445C014  AND.L	R4, R11, #1
0x19F4	0x5DE24002  CMP.L	R4, #0
0x19F8	0x0028068C  JMPC	R30, Z, #1, L_GPIO_Config31
;__Lib_GPIO.c, 436 :: 		
0x19FC	0x445180A0  ADD.L	R5, R3, R10
0x1A00	0xA8428000  LDI.B	R4, R5, #0
0x1A04	0x444243F4  AND.L	R4, R4, #63
0x1A08	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 437 :: 		
0x1A0C	0x446180A0  ADD.L	R6, R3, R10
0x1A10	0x4453FFF6  XOR.L	R5, R7, #-1
0x1A14	0xA8430000  LDI.B	R4, R6, #0
0x1A18	0x44420054  AND.L	R4, R4, R5
0x1A1C	0xB0620000  STI.B	R6, #0, R4
;__Lib_GPIO.c, 438 :: 		
0x1A20	0x445180A0  ADD.L	R5, R3, R10
0x1A24	0xA8428000  LDI.B	R4, R5, #0
0x1A28	0x44420085  OR.L	R4, R4, R8
0x1A2C	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 439 :: 		
L_GPIO_Config31:
;__Lib_GPIO.c, 440 :: 		
0x1A30	0x44B5C019  LSHR.L	R11, R11, #1
;__Lib_GPIO.c, 432 :: 		
0x1A34	0x44A54010  ADD.L	R10, R10, #1
;__Lib_GPIO.c, 441 :: 		
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
; portNumOfPins end address is: 36 (R9)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
0x1A38	0x0030067A  JMP	L_GPIO_Config28
L_GPIO_Config29:
;__Lib_GPIO.c, 447 :: 		
; clearMask start address is: 32 (R8)
0x1A3C	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 448 :: 		
; setMask start address is: 28 (R7)
0x1A40	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 450 :: 		
; tmpPinMask start address is: 12 (R3)
0x1A44	0x4430D00D  BEXTU.L	R3, R1, #256
; pinMask end address is: 4 (R1)
;__Lib_GPIO.c, 451 :: 		
; cnt start address is: 4 (R1)
0x1A48	0x64100000  LDK.L	R1, #0
; dir end address is: 8 (R2)
; cnt end address is: 4 (R1)
; port end address is: 0 (R0)
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; tmpPinMask end address is: 12 (R3)
0x1A4C	0xB5F08000  STI.L	SP, #0, R1
0x1A50	0x4411500D  BEXTU.L	R1, R2, #256
0x1A54	0xAC2F8000  LDI.L	R2, SP, #0
L_GPIO_Config32:
; cnt start address is: 8 (R2)
; dir start address is: 4 (R1)
; tmpPinMask start address is: 12 (R3)
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
; port start address is: 0 (R0)
; dir start address is: 4 (R1)
; dir end address is: 4 (R1)
0x1A58	0x5DE14202  CMP.L	R2, #32
0x1A5C	0x006006A5  JMPC	R30, C, #0, L_GPIO_Config33
; dir end address is: 4 (R1)
;__Lib_GPIO.c, 453 :: 		
; dir start address is: 4 (R1)
0x1A60	0x4441C014  AND.L	R4, R3, #1
0x1A64	0x5DE24002  CMP.L	R4, #0
0x1A68	0x002806A2  JMPC	R30, Z, #1, L__GPIO_Config57
;__Lib_GPIO.c, 455 :: 		
0x1A6C	0x6440000C  LDK.L	R4, #12
0x1A70	0x44420028  ASHL.L	R4, R4, R2
0x1A74	0x44840045  OR.L	R8, R8, R4
;__Lib_GPIO.c, 456 :: 		
0x1A78	0x4440D00D  BEXTU.L	R4, R1, #256
0x1A7C	0x44420028  ASHL.L	R4, R4, R2
0x1A80	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 457 :: 		
0x1A84	0x003006A2  JMP	L_GPIO_Config35
L__GPIO_Config57:
;__Lib_GPIO.c, 453 :: 		
;__Lib_GPIO.c, 457 :: 		
L_GPIO_Config35:
;__Lib_GPIO.c, 458 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1A88	0x4431C019  LSHR.L	R3, R3, #1
;__Lib_GPIO.c, 451 :: 		
0x1A8C	0x44214040  ADD.L	R2, R2, #4
;__Lib_GPIO.c, 459 :: 		
; dir end address is: 4 (R1)
; tmpPinMask end address is: 12 (R3)
; cnt end address is: 8 (R2)
0x1A90	0x00300696  JMP	L_GPIO_Config32
L_GPIO_Config33:
;__Lib_GPIO.c, 461 :: 		
0x1A94	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x1A98	0x44400042  SUB.L	R4, R0, R4
; port end address is: 0 (R0)
0x1A9C	0x44524028  ASHL.L	R5, R4, #2
0x1AA0	0x64410060  LDK.L	R4, #GPIO_CFG_00_07+0
0x1AA4	0x44620050  ADD.L	R6, R4, R5
; regLongAddr start address is: 0 (R0)
0x1AA8	0x44034000  MOVE.L	R0, R6
;__Lib_GPIO.c, 462 :: 		
0x1AAC	0x44547FF6  XOR.L	R5, R8, #-1
; clearMask end address is: 32 (R8)
0x1AB0	0xAC430000  LDI.L	R4, R6, #0
0x1AB4	0x44420054  AND.L	R4, R4, R5
0x1AB8	0xB4620000  STI.L	R6, #0, R4
;__Lib_GPIO.c, 463 :: 		
0x1ABC	0xAC400000  LDI.L	R4, R0, #0
0x1AC0	0x44420075  OR.L	R4, R4, R7
; setMask end address is: 28 (R7)
0x1AC4	0xB4020000  STI.L	R0, #0, R4
; regLongAddr end address is: 0 (R0)
;__Lib_GPIO.c, 465 :: 		
0x1AC8	0x640000FF  LDK.L	R0, #255
;__Lib_GPIO.c, 466 :: 		
L_end_GPIO_Config:
0x1ACC	0x99D00000  UNLINK	LR
0x1AD0	0xA0000000  RETURN	
0x1AD4	0x000C00F0  	#786672
0x1AD8	0x00300F00  	#3149568
; end of _GPIO_Config
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x26D4	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 626 :: 		
0x26D8	0xC41000E8  LDA.L	R1, __Lib_UART_UART1+0
0x26DC	0xB5F08000  STI.L	SP, #0, R1
0x26E0	0x64400000  LDK.L	R4, #0
0x26E4	0x64300000  LDK.L	R3, #0
0x26E8	0x64200003  LDK.L	R2, #3
0x26EC	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x26F0	0xAC0F8000  LDI.L	R0, SP, #0
0x26F4	0x003405FD  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x26F8	0x99D00000  UNLINK	LR
0x26FC	0xA0000000  RETURN	
; end of _UART1_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x17F4	0x95D0000C  LINK	LR, #12
0x17F8	0x44B04000  MOVE.L	R11, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 44 (R11)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x17FC	0xC45000E8  LDA.L	R5, __Lib_UART_UART1+0
0x1800	0x5DE58052  CMP.L	R11, R5
0x1804	0x0020060B  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x1808	0x645FFFFF  LDK.L	R5, #_UART1_Read+0
0x180C	0xBC50013C  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 1993 :: 		
0x1810	0x64502BE4  LDK.L	R5, #_UART1_Write+0
0x1814	0xBC500140  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 1994 :: 		
0x1818	0x645FFFFF  LDK.L	R5, #_UART1_Data_Ready+0
0x181C	0xBC500144  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 1995 :: 		
0x1820	0x645FFFFF  LDK.L	R5, #_UART1_Tx_Idle+0
0x1824	0xBC500148  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 1996 :: 		
0x1828	0x00300616  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x182C	0xC45000EC  LDA.L	R5, __Lib_UART_UART2+0
0x1830	0x5DE58052  CMP.L	R11, R5
0x1834	0x00200616  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x1838	0x645FFFFF  LDK.L	R5, #_UART2_Read+0
0x183C	0xBC50013C  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 2000 :: 		
0x1840	0x645FFFFF  LDK.L	R5, #_UART2_Write+0
0x1844	0xBC500140  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 2001 :: 		
0x1848	0x645FFFFF  LDK.L	R5, #_UART2_Data_Ready+0
0x184C	0xBC500144  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 2002 :: 		
0x1850	0x645FFFFF  LDK.L	R5, #_UART2_Tx_Idle+0
0x1854	0xBC500148  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x1858	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x185C	0x003403BE  CALL	_Get_Peripheral_Clock_kHz+0
0x1860	0x645003E8  LDK.L	R5, #1000
0x1864	0xF4500058  MUL.L	R5, R0, R5
0x1868	0xB5F28000  STI.L	SP, #0, R5
;__Lib_UART.c, 2007 :: 		
0x186C	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x1870	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x1874	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x1878	0x4405C000  MOVE.L	R0, R11
0x187C	0x00340391  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x1880	0x4405C000  MOVE.L	R0, R11
0x1884	0x003403CD  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x1888	0x6410000F  LDK.L	R1, #15
0x188C	0x4405C000  MOVE.L	R0, R11
0x1890	0x003403D1  CALL	__Lib_UART_UARTx_Read_ICR+0
0x1894	0x44507FE4  AND.L	R5, R0, #-2
0x1898	0x64200026  LDK.L	R2, #38
0x189C	0x4412D00D  BEXTU.L	R1, R5, #256
0x18A0	0x4405C000  MOVE.L	R0, R11
0x18A4	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x18A8	0xAC2F8000  LDI.L	R2, SP, #0
0x18AC	0xAC1F8008  LDI.L	R1, SP, #8
0x18B0	0x4405C000  MOVE.L	R0, R11
0x18B4	0x003402AF  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x18B8	0xA81F8005  LDI.B	R1, SP, #5
0x18BC	0x4405C000  MOVE.L	R0, R11
0x18C0	0x003402FF  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x18C4	0xA81F8004  LDI.B	R1, SP, #4
0x18C8	0x4405C000  MOVE.L	R0, R11
0x18CC	0x00340336  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x18D0	0xA81F8006  LDI.B	R1, SP, #6
0x18D4	0x4405C000  MOVE.L	R0, R11
0x18D8	0x0034034B  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x18DC	0x4405C000  MOVE.L	R0, R11
; UARTx end address is: 44 (R11)
0x18E0	0x003402F6  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x18E4	0x99D00000  UNLINK	LR
0x18E8	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x0EF8	0xC4010008  LDA.L	R0, CLKCFG+0
0x0EFC	0x440043FD  BEXTU.L	R0, R0, #63
0x0F00	0x5DE04002  CMP.L	R0, #0
0x0F04	0x002803CB  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x0F08	0xC4010008  LDA.L	R0, CLKCFG+0
0x0F0C	0x44004109  LSHR.L	R0, R0, #16
0x0F10	0x441040F4  AND.L	R1, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x0F14	0x64000001  LDK.L	R0, #1
0x0F18	0x44100018  ASHL.L	R1, R0, R1
0x0F1C	0x4410C00C  BEXTS.L	R1, R1, #0
0x0F20	0x640186A0  LDK.L	R0, #100000
0x0F24	0xF4000012  DIV.L	R0, R0, R1
0x0F28	0x003003CC  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x0F2C	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x0F30	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x0E44	0xC41000E8  LDA.L	R1, __Lib_UART_UART1+0
0x0E48	0x5DE00012  CMP.L	R0, R1
0x0E4C	0x002003A8  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x0E50	0xC4110008  LDA.L	R1, CLKCFG+0
0x0E54	0x4410C105  OR.L	R1, R1, #16
0x0E58	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 851 :: 		
0x0E5C	0xC421004C  LDA.L	R2, PIN_48_51+0
0x0E60	0x641F0000  LDK.L	R1, #-65536
0x0E64	0x44110014  AND.L	R1, R2, R1
0x0E68	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 852 :: 		
0x0E6C	0xC421004C  LDA.L	R2, PIN_48_51+0
0x0E70	0x6410D0D0  LDK.L	R1, #53456
0x0E74	0x44110015  OR.L	R1, R2, R1
0x0E78	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 856 :: 		
0x0E7C	0xC4210018  LDA.L	R2, MSC0CFG+0
0x0E80	0x6C1003BC  LPM.L	R1, $+112
0x0E84	0x44110014  AND.L	R1, R2, R1
0x0E88	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 857 :: 		
0x0E8C	0xC4210018  LDA.L	R2, MSC0CFG+0
0x0E90	0x6C1003BD  LPM.L	R1, $+100
0x0E94	0x44110015  OR.L	R1, R2, R1
0x0E98	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 858 :: 		
0x0E9C	0x003003BB  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x0EA0	0xC4110008  LDA.L	R1, CLKCFG+0
0x0EA4	0x4410C085  OR.L	R1, R1, #8
0x0EA8	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 865 :: 		
0x0EAC	0xC4210050  LDA.L	R2, PIN_52_55+0
0x0EB0	0x641F0000  LDK.L	R1, #-65536
0x0EB4	0x44110014  AND.L	R1, R2, R1
0x0EB8	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 866 :: 		
0x0EBC	0xC4210050  LDA.L	R2, PIN_52_55+0
0x0EC0	0x64109090  LDK.L	R1, #37008
0x0EC4	0x44110015  OR.L	R1, R2, R1
0x0EC8	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 869 :: 		
0x0ECC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x0ED0	0x6C1003BC  LPM.L	R1, $+32
0x0ED4	0x44110014  AND.L	R1, R2, R1
0x0ED8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 870 :: 		
0x0EDC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x0EE0	0x64150000  LDK.L	R1, #327680
0x0EE4	0x44110015  OR.L	R1, R2, R1
0x0EE8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x0EEC	0xA0000000  RETURN	
0x0EF0	0xFF00FFFF  	#-16711681
0x0EF4	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x0F34	0x6420000C  LDK.L	R2, #12
0x0F38	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x0F3C	0x00340272  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x0F40	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x09C8	0x44504000  MOVE.L	R5, R0
0x09CC	0x4460D00D  BEXTU.L	R6, R1, #256
0x09D0	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 0 (R0)
0x09D4	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1595 :: 		
0x09D8	0x4432C560  ADD.L	R3, R5, #86
0x09DC	0xA8318000  LDI.B	R3, R3, #0
0x09E0	0x59E1CBF2  CMP.B	R3, #191
0x09E4	0x00200289  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 0 (R0)
;__Lib_UART.c, 1597 :: 		
0x09E8	0x4442C560  ADD.L	R4, R5, #86
0x09EC	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 32 (R8)
0x09F0	0x4481D00D  BEXTU.L	R8, R3, #256
;__Lib_UART.c, 1598 :: 		
0x09F4	0x4432C550  ADD.L	R3, R5, #85
0x09F8	0xA8318000  LDI.B	R3, R3, #0
0x09FC	0x4431C7F4  AND.L	R3, R3, #127
0x0A00	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1599 :: 		
0x0A04	0x4432C560  ADD.L	R3, R5, #86
0x0A08	0xA8318000  LDI.B	R3, R3, #0
0x0A0C	0x64200027  LDK.L	R2, #39
0x0A10	0x4411D00D  BEXTU.L	R1, R3, #256
0x0A14	0x4402C000  MOVE.L	R0, R5
0x0A18	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
0x0A1C	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1600 :: 		
0x0A20	0x0030028A  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
0x0A24	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 16 (R4)
0x0A28	0x59E3C002  CMP.B	R7, #0
0x0A2C	0x0020028E  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x0A30	0x4432C540  ADD.L	R3, R5, #84
0x0A34	0xB0330000  STI.B	R3, #0, R6
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x0A38	0x6420002B  LDK.L	R2, #43
0x0A3C	0x4413D00D  BEXTU.L	R1, R7, #256
; addr end address is: 28 (R7)
0x0A40	0x4402C000  MOVE.L	R0, R5
0x0A44	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x0A48	0x64200035  LDK.L	R2, #53
0x0A4C	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0A50	0x4402C000  MOVE.L	R0, R5
0x0A54	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x0A58	0x59E24BF2  CMP.B	R4, #191
0x0A5C	0x002002A0  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x0A60	0x4432C560  ADD.L	R3, R5, #86
0x0A64	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1617 :: 		
0x0A68	0x4432C560  ADD.L	R3, R5, #86
0x0A6C	0xA8318000  LDI.B	R3, R3, #0
0x0A70	0x64200027  LDK.L	R2, #39
0x0A74	0x4411D00D  BEXTU.L	R1, R3, #256
0x0A78	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0A7C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x0A80	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0090	0x00300062  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0094	0x44304040  ADD.L	R3, R0, #4
; UARTx end address is: 0 (R0)
0x0098	0xAC318000  LDI.L	R3, R3, #0
0x009C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00A0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00A4	0x443040C0  ADD.L	R3, R0, #12
; UARTx end address is: 0 (R0)
0x00A8	0xAC318000  LDI.L	R3, R3, #0
0x00AC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00B0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00B4	0x44304080  ADD.L	R3, R0, #8
; UARTx end address is: 0 (R0)
0x00B8	0xAC318000  LDI.L	R3, R3, #0
0x00BC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00C0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C4	0x44304100  ADD.L	R3, R0, #16
; UARTx end address is: 0 (R0)
0x00C8	0xAC318000  LDI.L	R3, R3, #0
0x00CC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00D0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D4	0x44304180  ADD.L	R3, R0, #24
; UARTx end address is: 0 (R0)
0x00D8	0xAC318000  LDI.L	R3, R3, #0
0x00DC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00E0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E4	0x443041C0  ADD.L	R3, R0, #28
; UARTx end address is: 0 (R0)
0x00E8	0xAC318000  LDI.L	R3, R3, #0
0x00EC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x00F0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F4	0x44304200  ADD.L	R3, R0, #32
; UARTx end address is: 0 (R0)
0x00F8	0xAC318000  LDI.L	R3, R3, #0
0x00FC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0100	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0104	0x443042C0  ADD.L	R3, R0, #44
; UARTx end address is: 0 (R0)
0x0108	0xAC318000  LDI.L	R3, R3, #0
0x010C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0110	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0114	0x44304300  ADD.L	R3, R0, #48
; UARTx end address is: 0 (R0)
0x0118	0xAC318000  LDI.L	R3, R3, #0
0x011C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0120	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0124	0x44304340  ADD.L	R3, R0, #52
; UARTx end address is: 0 (R0)
0x0128	0xAC318000  LDI.L	R3, R3, #0
0x012C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0130	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0134	0x44304380  ADD.L	R3, R0, #56
; UARTx end address is: 0 (R0)
0x0138	0xAC318000  LDI.L	R3, R3, #0
0x013C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0140	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0144	0x443043C0  ADD.L	R3, R0, #60
; UARTx end address is: 0 (R0)
0x0148	0xAC318000  LDI.L	R3, R3, #0
0x014C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0150	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0154	0x44304400  ADD.L	R3, R0, #64
; UARTx end address is: 0 (R0)
0x0158	0xAC318000  LDI.L	R3, R3, #0
0x015C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0160	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0164	0x44304440  ADD.L	R3, R0, #68
; UARTx end address is: 0 (R0)
0x0168	0xAC318000  LDI.L	R3, R3, #0
0x016C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0170	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0174	0x44304500  ADD.L	R3, R0, #80
; UARTx end address is: 0 (R0)
0x0178	0xAC318000  LDI.L	R3, R3, #0
0x017C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0180	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0184	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0188	0x59E14212  CMP.B	R2, #33
0x018C	0x00280025  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0190	0x59E14232  CMP.B	R2, #35
0x0194	0x00280029  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0198	0x59E14222  CMP.B	R2, #34
0x019C	0x0028002D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01A0	0x59E14242  CMP.B	R2, #36
0x01A4	0x00280031  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01A8	0x59E14262  CMP.B	R2, #38
0x01AC	0x00280035  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01B0	0x59E14272  CMP.B	R2, #39
0x01B4	0x00280039  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01B8	0x59E14282  CMP.B	R2, #40
0x01BC	0x0028003D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01C0	0x59E142B2  CMP.B	R2, #43
0x01C4	0x00280041  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01C8	0x59E142C2  CMP.B	R2, #44
0x01CC	0x00280045  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01D0	0x59E142D2  CMP.B	R2, #45
0x01D4	0x00280049  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01D8	0x59E142E2  CMP.B	R2, #46
0x01DC	0x0028004D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01E0	0x59E14302  CMP.B	R2, #48
0x01E4	0x00280051  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x01E8	0x59E14312  CMP.B	R2, #49
0x01EC	0x00280055  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x01F0	0x59E14322  CMP.B	R2, #50
0x01F4	0x00280059  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x01F8	0x59E14352  CMP.B	R2, #53
0x01FC	0x0028005D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0200	0x00300061  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0204	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1090	0x44504000  MOVE.L	R5, R0
0x1094	0x4460D00D  BEXTU.L	R6, R1, #256
0x1098	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 32 (R8)
0x109C	0x64800000  LDK.L	R8, #0
; tmpLCR1 start address is: 36 (R9)
0x10A0	0x64900000  LDK.L	R9, #0
;__Lib_UART.c, 1268 :: 		
0x10A4	0x003004F2  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 28 (R7)
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x10A8	0x4432C560  ADD.L	R3, R5, #86
0x10AC	0xA8318000  LDI.B	R3, R3, #0
0x10B0	0x4431C804  AND.L	R3, R3, #128
0x10B4	0x59E1C802  CMP.B	R3, #128
0x10B8	0x0020043E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1275 :: 		
0x10BC	0x4442C560  ADD.L	R4, R5, #86
0x10C0	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 28 (R7)
0x10C4	0x4471D00D  BEXTU.L	R7, R3, #256
;__Lib_UART.c, 1276 :: 		
0x10C8	0x4432C550  ADD.L	R3, R5, #85
0x10CC	0xA8318000  LDI.B	R3, R3, #0
0x10D0	0x4431C7F4  AND.L	R3, R3, #127
0x10D4	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1277 :: 		
0x10D8	0x4432C560  ADD.L	R3, R5, #86
0x10DC	0xA8318000  LDI.B	R3, R3, #0
0x10E0	0x64200027  LDK.L	R2, #39
0x10E4	0x4411D00D  BEXTU.L	R1, R3, #256
0x10E8	0x4402C000  MOVE.L	R0, R5
0x10EC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x10F0	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1278 :: 		
0x10F4	0x0030043F  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
0x10F8	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 16 (R4)
0x10FC	0x64200021  LDK.L	R2, #33
0x1100	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1104	0x4402C000  MOVE.L	R0, R5
0x1108	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x110C	0x44324804  AND.L	R3, R4, #128
0x1110	0x59E1C802  CMP.B	R3, #128
0x1114	0x0020044E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x1118	0x4432C560  ADD.L	R3, R5, #86
0x111C	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1286 :: 		
0x1120	0x4432C560  ADD.L	R3, R5, #86
0x1124	0xA8318000  LDI.B	R3, R3, #0
0x1128	0x64200027  LDK.L	R2, #39
0x112C	0x4411D00D  BEXTU.L	R1, R3, #256
0x1130	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1134	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x1138	0x003004FF  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 32 (R8)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x113C	0x4432C560  ADD.L	R3, R5, #86
0x1140	0xA8318000  LDI.B	R3, R3, #0
0x1144	0x4431C804  AND.L	R3, R3, #128
0x1148	0x59E1C802  CMP.B	R3, #128
0x114C	0x00200462  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1297 :: 		
0x1150	0x4442C560  ADD.L	R4, R5, #86
0x1154	0xA8720000  LDI.B	R7, R4, #0
; tmpLCR start address is: 28 (R7)
;__Lib_UART.c, 1298 :: 		
0x1158	0x4432C550  ADD.L	R3, R5, #85
0x115C	0xA8318000  LDI.B	R3, R3, #0
0x1160	0x4431C7F4  AND.L	R3, R3, #127
0x1164	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1299 :: 		
0x1168	0x4432C560  ADD.L	R3, R5, #86
0x116C	0xA8318000  LDI.B	R3, R3, #0
0x1170	0x64200027  LDK.L	R2, #39
0x1174	0x4411D00D  BEXTU.L	R1, R3, #256
0x1178	0x4402C000  MOVE.L	R0, R5
0x117C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x1180	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1300 :: 		
0x1184	0x00300463  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
0x1188	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 16 (R4)
0x118C	0x4432C540  ADD.L	R3, R5, #84
0x1190	0xA8318000  LDI.B	R3, R3, #0
0x1194	0x4431C804  AND.L	R3, R3, #128
0x1198	0x59E1C802  CMP.B	R3, #128
0x119C	0x00200473  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x11A0	0x6420002B  LDK.L	R2, #43
0x11A4	0x64100000  LDK.L	R1, #0
0x11A8	0x4402C000  MOVE.L	R0, R5
0x11AC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x11B0	0x4432C540  ADD.L	R3, R5, #84
0x11B4	0xA8318000  LDI.B	R3, R3, #0
0x11B8	0x4431C7F4  AND.L	R3, R3, #127
0x11BC	0x64200035  LDK.L	R2, #53
0x11C0	0x4411D00D  BEXTU.L	R1, R3, #256
0x11C4	0x4402C000  MOVE.L	R0, R5
0x11C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x11CC	0x64200024  LDK.L	R2, #36
0x11D0	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x11D4	0x4402C000  MOVE.L	R0, R5
0x11D8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x11DC	0x4432C540  ADD.L	R3, R5, #84
0x11E0	0xA8318000  LDI.B	R3, R3, #0
0x11E4	0x4431C804  AND.L	R3, R3, #128
0x11E8	0x59E1C802  CMP.B	R3, #128
0x11EC	0x00200487  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x11F0	0x6420002B  LDK.L	R2, #43
0x11F4	0x64100000  LDK.L	R1, #0
0x11F8	0x4402C000  MOVE.L	R0, R5
0x11FC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x1200	0x4432C540  ADD.L	R3, R5, #84
0x1204	0xA8318000  LDI.B	R3, R3, #0
0x1208	0x4431C805  OR.L	R3, R3, #128
0x120C	0x64200035  LDK.L	R2, #53
0x1210	0x4411D00D  BEXTU.L	R1, R3, #256
0x1214	0x4402C000  MOVE.L	R0, R5
0x1218	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x121C	0x44324804  AND.L	R3, R4, #128
0x1220	0x59E1C802  CMP.B	R3, #128
0x1224	0x00200492  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x1228	0x4432C560  ADD.L	R3, R5, #86
0x122C	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1325 :: 		
0x1230	0x4432C560  ADD.L	R3, R5, #86
0x1234	0xA8318000  LDI.B	R3, R3, #0
0x1238	0x64200027  LDK.L	R2, #39
0x123C	0x4411D00D  BEXTU.L	R1, R3, #256
0x1240	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1244	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x1248	0x003004FF  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x124C	0x4432C560  ADD.L	R3, R5, #86
0x1250	0xA8318000  LDI.B	R3, R3, #0
0x1254	0x59E1CBF2  CMP.B	R3, #191
0x1258	0x002004A4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1338 :: 		
0x125C	0x4442C560  ADD.L	R4, R5, #86
0x1260	0xA8820000  LDI.B	R8, R4, #0
; tmpLCR start address is: 32 (R8)
;__Lib_UART.c, 1339 :: 		
0x1264	0x4432C550  ADD.L	R3, R5, #85
0x1268	0xA8318000  LDI.B	R3, R3, #0
0x126C	0x4431C7F4  AND.L	R3, R3, #127
0x1270	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1340 :: 		
0x1274	0x4432C560  ADD.L	R3, R5, #86
0x1278	0xA8318000  LDI.B	R3, R3, #0
0x127C	0x64200027  LDK.L	R2, #39
0x1280	0x4411D00D  BEXTU.L	R1, R3, #256
0x1284	0x4402C000  MOVE.L	R0, R5
0x1288	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1341 :: 		
0x128C	0x003004A4  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 32 (R8)
0x1290	0x59E3C262  CMP.B	R7, #38
0x1294	0x002004BC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x1298	0x4432C560  ADD.L	R3, R5, #86
0x129C	0xA8318000  LDI.B	R3, R3, #0
0x12A0	0x4431C804  AND.L	R3, R3, #128
0x12A4	0x59E1C002  CMP.B	R3, #0
0x12A8	0x002004BA  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1349 :: 		
0x12AC	0x4442C560  ADD.L	R4, R5, #86
0x12B0	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR1 start address is: 36 (R9)
0x12B4	0x4491D00D  BEXTU.L	R9, R3, #256
;__Lib_UART.c, 1350 :: 		
0x12B8	0x4432C550  ADD.L	R3, R5, #85
0x12BC	0xA8318000  LDI.B	R3, R3, #0
0x12C0	0x4431C805  OR.L	R3, R3, #128
0x12C4	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1351 :: 		
0x12C8	0x4432C560  ADD.L	R3, R5, #86
0x12CC	0xA8318000  LDI.B	R3, R3, #0
0x12D0	0x64200027  LDK.L	R2, #39
0x12D4	0x4411D00D  BEXTU.L	R1, R3, #256
0x12D8	0x4402C000  MOVE.L	R0, R5
0x12DC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 36 (R9)
0x12E0	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
0x12E4	0x003004BB  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
0x12E8	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 16 (R4)
; tmpLCR1 end address is: 16 (R4)
0x12EC	0x003004BD  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
0x12F0	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 16 (R4)
0x12F4	0x4433D00D  BEXTU.L	R3, R7, #256
0x12F8	0x4421D00D  BEXTU.L	R2, R3, #256
0x12FC	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1300	0x4402C000  MOVE.L	R0, R5
0x1304	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x1308	0x59E3C262  CMP.B	R7, #38
0x130C	0x002004CF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 28 (R7)
;__Lib_UART.c, 1360 :: 		
0x1310	0x44324804  AND.L	R3, R4, #128
0x1314	0x59E1C002  CMP.B	R3, #0
0x1318	0x002004CF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x131C	0x4432C560  ADD.L	R3, R5, #86
0x1320	0xB0320000  STI.B	R3, #0, R4
; tmpLCR1 end address is: 16 (R4)
;__Lib_UART.c, 1363 :: 		
0x1324	0x4432C560  ADD.L	R3, R5, #86
0x1328	0xA8318000  LDI.B	R3, R3, #0
0x132C	0x64200027  LDK.L	R2, #39
0x1330	0x4411D00D  BEXTU.L	R1, R3, #256
0x1334	0x4402C000  MOVE.L	R0, R5
0x1338	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x133C	0x59E44BF2  CMP.B	R8, #191
0x1340	0x002004D9  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x1344	0x4432C560  ADD.L	R3, R5, #86
0x1348	0xB0340000  STI.B	R3, #0, R8
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1371 :: 		
0x134C	0x4432C560  ADD.L	R3, R5, #86
0x1350	0xA8318000  LDI.B	R3, R3, #0
0x1354	0x64200027  LDK.L	R2, #39
0x1358	0x4411D00D  BEXTU.L	R1, R3, #256
0x135C	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1360	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x1364	0x003004FF  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x1368	0x4432C560  ADD.L	R3, R5, #86
0x136C	0xB0330000  STI.B	R3, #0, R6
; val end address is: 24 (R6)
;__Lib_UART.c, 1382 :: 		
0x1370	0x4443D00D  BEXTU.L	R4, R7, #256
; addr end address is: 28 (R7)
0x1374	0x4432C560  ADD.L	R3, R5, #86
0x1378	0xA8318000  LDI.B	R3, R3, #0
0x137C	0x4422500D  BEXTU.L	R2, R4, #256
0x1380	0x4411D00D  BEXTU.L	R1, R3, #256
0x1384	0x4402C000  MOVE.L	R0, R5
0x1388	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x138C	0x4432C560  ADD.L	R3, R5, #86
0x1390	0xA8318000  LDI.B	R3, R3, #0
0x1394	0x59E1CBF2  CMP.B	R3, #191
0x1398	0x002004EC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x139C	0x4442C550  ADD.L	R4, R5, #85
; UARTx end address is: 20 (R5)
0x13A0	0xA8320000  LDI.B	R3, R4, #0
0x13A4	0x4431C805  OR.L	R3, R3, #128
0x13A8	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1387 :: 		
0x13AC	0x003004F0  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x13B0	0x4442C550  ADD.L	R4, R5, #85
0x13B4	0x4432C560  ADD.L	R3, R5, #86
; UARTx end address is: 20 (R5)
0x13B8	0xA8318000  LDI.B	R3, R3, #0
0x13BC	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x13C0	0x003004FF  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x13C4	0x003004FF  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x13C8	0x59E3C212  CMP.B	R7, #33
0x13CC	0x0028042A  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x13D0	0x59E3C242  CMP.B	R7, #36
0x13D4	0x0028044F  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x13D8	0x59E3C262  CMP.B	R7, #38
0x13DC	0x00280493  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x13E0	0x59E3C282  CMP.B	R7, #40
0x13E4	0x00280493  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x13E8	0x59E3C2B2  CMP.B	R7, #43
0x13EC	0x00280493  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR end address is: 32 (R8)
; tmpLCR1 end address is: 36 (R9)
0x13F0	0x59E3C272  CMP.B	R7, #39
0x13F4	0x002804DA  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 24 (R6)
; addr end address is: 28 (R7)
0x13F8	0x003004F1  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x13FC	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0F44	0x44404000  MOVE.L	R4, R0
0x0F48	0x4460D00D  BEXTU.L	R6, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 24 (R6)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 20 (R5)
0x0F4C	0x64500000  LDK.L	R5, #0
;__Lib_UART.c, 1535 :: 		
0x0F50	0x44224560  ADD.L	R2, R4, #86
0x0F54	0xA8210000  LDI.B	R2, R2, #0
0x0F58	0x59E14BF2  CMP.B	R2, #191
0x0F5C	0x002003E5  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1537 :: 		
0x0F60	0x44324560  ADD.L	R3, R4, #86
0x0F64	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1538 :: 		
0x0F68	0x44224550  ADD.L	R2, R4, #85
0x0F6C	0xA8210000  LDI.B	R2, R2, #0
0x0F70	0x442147F4  AND.L	R2, R2, #127
0x0F74	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1539 :: 		
0x0F78	0x44224560  ADD.L	R2, R4, #86
0x0F7C	0xA8210000  LDI.B	R2, R2, #0
0x0F80	0x4411500D  BEXTU.L	R1, R2, #256
0x0F84	0x64200027  LDK.L	R2, #39
0x0F88	0x44024000  MOVE.L	R0, R4
0x0F8C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1540 :: 		
0x0F90	0x003003E5  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 20 (R5)
0x0F94	0x59E34002  CMP.B	R6, #0
0x0F98	0x002003F4  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 24 (R6)
;__Lib_UART.c, 1547 :: 		
0x0F9C	0x6420002B  LDK.L	R2, #43
0x0FA0	0x64100000  LDK.L	R1, #0
0x0FA4	0x44024000  MOVE.L	R0, R4
0x0FA8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x0FAC	0x44224540  ADD.L	R2, R4, #84
0x0FB0	0xA8210000  LDI.B	R2, R2, #0
0x0FB4	0x4411500D  BEXTU.L	R1, R2, #256
0x0FB8	0x64200035  LDK.L	R2, #53
0x0FBC	0x44024000  MOVE.L	R0, R4
0x0FC0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x0FC4	0x44224540  ADD.L	R2, R4, #84
0x0FC8	0xA8610000  LDI.B	R6, R2, #0
; regVal start address is: 24 (R6)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 24 (R6)
0x0FCC	0x00300418  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 24 (R6)
0x0FD0	0x6420002B  LDK.L	R2, #43
0x0FD4	0x64100000  LDK.L	R1, #0
0x0FD8	0x44024000  MOVE.L	R0, R4
0x0FDC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x0FE0	0x44324540  ADD.L	R3, R4, #84
0x0FE4	0xA8218000  LDI.B	R2, R3, #0
0x0FE8	0x44214405  OR.L	R2, R2, #64
0x0FEC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1557 :: 		
0x0FF0	0x44224540  ADD.L	R2, R4, #84
0x0FF4	0xA8210000  LDI.B	R2, R2, #0
0x0FF8	0x4411500D  BEXTU.L	R1, R2, #256
0x0FFC	0x64200035  LDK.L	R2, #53
0x1000	0x44024000  MOVE.L	R0, R4
0x1004	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x1008	0x6420002B  LDK.L	R2, #43
0x100C	0x4413500D  BEXTU.L	R1, R6, #256
; addr end address is: 24 (R6)
0x1010	0x44024000  MOVE.L	R0, R4
0x1014	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x1018	0x64100035  LDK.L	R1, #53
0x101C	0x44024000  MOVE.L	R0, R4
0x1020	0x003401FB  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x1024	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1563 :: 		
0x1028	0x6420002B  LDK.L	R2, #43
0x102C	0x64100000  LDK.L	R1, #0
0x1030	0x44024000  MOVE.L	R0, R4
0x1034	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x1038	0x44324540  ADD.L	R3, R4, #84
0x103C	0xA8218000  LDI.B	R2, R3, #0
0x1040	0x44217BF4  AND.L	R2, R2, #-65
0x1044	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1565 :: 		
0x1048	0x44224540  ADD.L	R2, R4, #84
0x104C	0xA8210000  LDI.B	R2, R2, #0
0x1050	0x4411500D  BEXTU.L	R1, R2, #256
0x1054	0x64200035  LDK.L	R2, #53
0x1058	0x44024000  MOVE.L	R0, R4
0x105C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 24 (R6)
0x1060	0x59E2CBF2  CMP.B	R5, #191
0x1064	0x00200422  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x1068	0x44224560  ADD.L	R2, R4, #86
0x106C	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1572 :: 		
0x1070	0x44224560  ADD.L	R2, R4, #86
0x1074	0xA8210000  LDI.B	R2, R2, #0
0x1078	0x4411500D  BEXTU.L	R1, R2, #256
0x107C	0x64200027  LDK.L	R2, #39
0x1080	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x1084	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x1088	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x108C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x07EC	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x07F0	0x0030024A  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x07F4	0xAC200000  LDI.L	R2, R0, #0
; UARTx end address is: 0 (R0)
0x07F8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x07FC	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x0800	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x0804	0xAC210000  LDI.L	R2, R2, #0
0x0808	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x080C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x0810	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x0814	0xAC210000  LDI.L	R2, R2, #0
0x0818	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x081C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x0820	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x0824	0xAC210000  LDI.L	R2, R2, #0
0x0828	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x082C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x0830	0x44204140  ADD.L	R2, R0, #20
; UARTx end address is: 0 (R0)
0x0834	0xAC210000  LDI.L	R2, R2, #0
0x0838	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x083C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x0840	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x0844	0xAC210000  LDI.L	R2, R2, #0
0x0848	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x084C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x0850	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x0854	0xAC210000  LDI.L	R2, R2, #0
0x0858	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x085C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x0860	0x44204240  ADD.L	R2, R0, #36
; UARTx end address is: 0 (R0)
0x0864	0xAC210000  LDI.L	R2, R2, #0
0x0868	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x086C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x0870	0x44204280  ADD.L	R2, R0, #40
; UARTx end address is: 0 (R0)
0x0874	0xAC210000  LDI.L	R2, R2, #0
0x0878	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x087C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x0880	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x0884	0xAC210000  LDI.L	R2, R2, #0
0x0888	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x088C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x0890	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x0894	0xAC210000  LDI.L	R2, R2, #0
0x0898	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x089C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x08A0	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x08A4	0xAC210000  LDI.L	R2, R2, #0
0x08A8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x08AC	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x08B0	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x08B4	0xAC210000  LDI.L	R2, R2, #0
0x08B8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x08BC	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x08C0	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x08C4	0xAC210000  LDI.L	R2, R2, #0
0x08C8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x08CC	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x08D0	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x08D4	0xAC210000  LDI.L	R2, R2, #0
0x08D8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x08DC	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x08E0	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x08E4	0xAC210000  LDI.L	R2, R2, #0
0x08E8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x08EC	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x08F0	0x442044C0  ADD.L	R2, R0, #76
; UARTx end address is: 0 (R0)
0x08F4	0xAC210000  LDI.L	R2, R2, #0
0x08F8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x08FC	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x0900	0x44204480  ADD.L	R2, R0, #72
; UARTx end address is: 0 (R0)
0x0904	0xAC210000  LDI.L	R2, R2, #0
0x0908	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x090C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x0910	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x0914	0xAC210000  LDI.L	R2, R2, #0
0x0918	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x091C	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x0920	0x4401500D  BEXTU.L	R0, R2, #256
0x0924	0x00300271  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0928	0x59E0C202  CMP.B	R1, #32
0x092C	0x002801FD  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x0930	0x59E0C232  CMP.B	R1, #35
0x0934	0x00280200  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x0938	0x59E0C222  CMP.B	R1, #34
0x093C	0x00280204  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x0940	0x59E0C242  CMP.B	R1, #36
0x0944	0x00280208  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x0948	0x59E0C252  CMP.B	R1, #37
0x094C	0x0028020C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x0950	0x59E0C272  CMP.B	R1, #39
0x0954	0x00280210  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x0958	0x59E0C282  CMP.B	R1, #40
0x095C	0x00280214  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x0960	0x59E0C292  CMP.B	R1, #41
0x0964	0x00280218  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x0968	0x59E0C2A2  CMP.B	R1, #42
0x096C	0x0028021C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x0970	0x59E0C2B2  CMP.B	R1, #43
0x0974	0x00280220  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x0978	0x59E0C2C2  CMP.B	R1, #44
0x097C	0x00280224  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x0980	0x59E0C2D2  CMP.B	R1, #45
0x0984	0x00280228  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x0988	0x59E0C2E2  CMP.B	R1, #46
0x098C	0x0028022C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x0990	0x59E0C302  CMP.B	R1, #48
0x0994	0x00280230  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x0998	0x59E0C312  CMP.B	R1, #49
0x099C	0x00280234  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x09A0	0x59E0C322  CMP.B	R1, #50
0x09A4	0x00280238  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x09A8	0x59E0C342  CMP.B	R1, #52
0x09AC	0x0028023C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x09B0	0x59E0C332  CMP.B	R1, #51
0x09B4	0x00280240  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x09B8	0x59E0C352  CMP.B	R1, #53
0x09BC	0x00280244  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x09C0	0x00300248  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x09C4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0ABC	0x44704000  MOVE.L	R7, R0
0x0AC0	0x4480C000  MOVE.L	R8, R1
0x0AC4	0x44914000  MOVE.L	R9, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 36 (R9)
;__Lib_UART.c, 1642 :: 		
0x0AC8	0x64100028  LDK.L	R1, #40
0x0ACC	0x4403C000  MOVE.L	R0, R7
0x0AD0	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0AD4	0x44304804  AND.L	R3, R0, #128
0x0AD8	0x59E1C002  CMP.B	R3, #0
0x0ADC	0x002802C1  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x0AE0	0x64100001  LDK.L	R1, #1
0x0AE4	0x4403C000  MOVE.L	R0, R7
0x0AE8	0x003403D1  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0AEC	0x4430500D  BEXTU.L	R3, R0, #256
0x0AF0	0x44A1C039  LSHR.L	R10, R3, #3
0x0AF4	0x44A5500D  BEXTU.L	R10, R10, #256
0x0AF8	0x44A541F4  AND.L	R10, R10, #31
0x0AFC	0x44A5500D  BEXTU.L	R10, R10, #256
; prescaler start address is: 40 (R10)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 40 (R10)
0x0B00	0x003002C2  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 40 (R10)
0x0B04	0x64A00001  LDK.L	R10, #1
; prescaler end address is: 40 (R10)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 40 (R10)
0x0B08	0x64100002  LDK.L	R1, #2
0x0B0C	0x4403C000  MOVE.L	R0, R7
0x0B10	0x003403D1  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0B14	0x443040F4  AND.L	R3, R0, #15
; sample_clock start address is: 0 (R0)
0x0B18	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_UART.c, 1653 :: 		
0x0B1C	0x59E1C032  CMP.B	R3, #3
0x0B20	0x01A802CB  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x0B24	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x0B28	0x003002CB  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x0B2C	0x4430500D  BEXTU.L	R3, R0, #256
; sample_clock end address is: 0 (R0)
0x0B30	0xF4418088  MUL.L	R4, R3, R8
; baudrate end address is: 32 (R8)
0x0B34	0x4435500D  BEXTU.L	R3, R10, #256
; prescaler end address is: 40 (R10)
0x0B38	0xF4320038  MUL.L	R3, R4, R3
0x0B3C	0xF4348030  UDIV.L	R3, R9, R3
; clk_freq end address is: 36 (R9)
; divisior start address is: 32 (R8)
0x0B40	0x4481C00D  BEXTU.L	R8, R3, #0
;__Lib_UART.c, 1660 :: 		
0x0B44	0x4431C00D  BEXTU.L	R3, R3, #0
0x0B48	0x4431C089  LSHR.L	R3, R3, #8
0x0B4C	0x4431C00D  BEXTU.L	R3, R3, #0
0x0B50	0x4431CFF4  AND.L	R3, R3, #255
0x0B54	0x4411D00D  BEXTU.L	R1, R3, #256
0x0B58	0x4403C000  MOVE.L	R0, R7
0x0B5C	0x00340082  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x0B60	0x44344FF4  AND.L	R3, R8, #255
; divisior end address is: 32 (R8)
0x0B64	0x4411D00D  BEXTU.L	R1, R3, #256
0x0B68	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0B6C	0x0034009E  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x0B70	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x02E8	0x44404000  MOVE.L	R4, R0
0x02EC	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 24 (R6)
0x02F0	0x64600000  LDK.L	R6, #0
; regVal start address is: 0 (R0)
0x02F4	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x02F8	0x003001E9  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 20 (R5)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x02FC	0x44224560  ADD.L	R2, R4, #86
0x0300	0xA8210000  LDI.B	R2, R2, #0
0x0304	0x44214804  AND.L	R2, R2, #128
0x0308	0x59E14802  CMP.B	R2, #128
0x030C	0x002000D3  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1054 :: 		
0x0310	0x44324560  ADD.L	R3, R4, #86
0x0314	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 20 (R5)
0x0318	0x4451500D  BEXTU.L	R5, R2, #256
;__Lib_UART.c, 1055 :: 		
0x031C	0x44224550  ADD.L	R2, R4, #85
0x0320	0xA8210000  LDI.B	R2, R2, #0
0x0324	0x442147F4  AND.L	R2, R2, #127
0x0328	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1056 :: 		
0x032C	0x44224560  ADD.L	R2, R4, #86
0x0330	0xA8210000  LDI.B	R2, R2, #0
0x0334	0x4411500D  BEXTU.L	R1, R2, #256
0x0338	0x64200027  LDK.L	R2, #39
0x033C	0x44024000  MOVE.L	R0, R4
0x0340	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
0x0344	0x4432D00D  BEXTU.L	R3, R5, #256
;__Lib_UART.c, 1057 :: 		
0x0348	0x003000D4  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
0x034C	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 12 (R3)
0x0350	0x64100020  LDK.L	R1, #32
0x0354	0x44024000  MOVE.L	R0, R4
0x0358	0x003401FB  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x035C	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1063 :: 		
0x0360	0x4421C804  AND.L	R2, R3, #128
0x0364	0x59E14802  CMP.B	R2, #128
0x0368	0x002000E3  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x036C	0x44224560  ADD.L	R2, R4, #86
0x0370	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1066 :: 		
0x0374	0x44224560  ADD.L	R2, R4, #86
0x0378	0xA8210000  LDI.B	R2, R2, #0
0x037C	0x4411500D  BEXTU.L	R1, R2, #256
0x0380	0x64200027  LDK.L	R2, #39
0x0384	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0388	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x038C	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0390	0x003001FA  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x0394	0x44224560  ADD.L	R2, R4, #86
0x0398	0xA8210000  LDI.B	R2, R2, #0
0x039C	0x44214804  AND.L	R2, R2, #128
0x03A0	0x59E14802  CMP.B	R2, #128
0x03A4	0x002000F7  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1076 :: 		
0x03A8	0x44324560  ADD.L	R3, R4, #86
0x03AC	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x03B0	0x44224550  ADD.L	R2, R4, #85
0x03B4	0xA8210000  LDI.B	R2, R2, #0
0x03B8	0x442147F4  AND.L	R2, R2, #127
0x03BC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1078 :: 		
0x03C0	0x44224560  ADD.L	R2, R4, #86
0x03C4	0xA8210000  LDI.B	R2, R2, #0
0x03C8	0x4411500D  BEXTU.L	R1, R2, #256
0x03CC	0x64200027  LDK.L	R2, #39
0x03D0	0x44024000  MOVE.L	R0, R4
0x03D4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x03D8	0x003000F8  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
0x03DC	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x03E0	0x44224540  ADD.L	R2, R4, #84
0x03E4	0xA8210000  LDI.B	R2, R2, #0
0x03E8	0x44214804  AND.L	R2, R2, #128
0x03EC	0x59E14802  CMP.B	R2, #128
0x03F0	0x00200108  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x03F4	0x6420002B  LDK.L	R2, #43
0x03F8	0x64100000  LDK.L	R1, #0
0x03FC	0x44024000  MOVE.L	R0, R4
0x0400	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x0404	0x44224540  ADD.L	R2, R4, #84
0x0408	0xA8210000  LDI.B	R2, R2, #0
0x040C	0x442147F4  AND.L	R2, R2, #127
0x0410	0x4411500D  BEXTU.L	R1, R2, #256
0x0414	0x64200035  LDK.L	R2, #53
0x0418	0x44024000  MOVE.L	R0, R4
0x041C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x0420	0x64100024  LDK.L	R1, #36
0x0424	0x44024000  MOVE.L	R0, R4
0x0428	0x003401FB  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x042C	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1094 :: 		
0x0430	0x44224540  ADD.L	R2, R4, #84
0x0434	0xA8210000  LDI.B	R2, R2, #0
0x0438	0x44214804  AND.L	R2, R2, #128
0x043C	0x59E14802  CMP.B	R2, #128
0x0440	0x0020011C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x0444	0x6420002B  LDK.L	R2, #43
0x0448	0x64100000  LDK.L	R1, #0
0x044C	0x44024000  MOVE.L	R0, R4
0x0450	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x0454	0x44224540  ADD.L	R2, R4, #84
0x0458	0xA8210000  LDI.B	R2, R2, #0
0x045C	0x44214805  OR.L	R2, R2, #128
0x0460	0x4411500D  BEXTU.L	R1, R2, #256
0x0464	0x64200035  LDK.L	R2, #53
0x0468	0x44024000  MOVE.L	R0, R4
0x046C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x0470	0x4422C804  AND.L	R2, R5, #128
0x0474	0x59E14802  CMP.B	R2, #128
0x0478	0x00200127  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x047C	0x44224560  ADD.L	R2, R4, #86
0x0480	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x0484	0x44224560  ADD.L	R2, R4, #86
0x0488	0xA8210000  LDI.B	R2, R2, #0
0x048C	0x4411500D  BEXTU.L	R1, R2, #256
0x0490	0x64200027  LDK.L	R2, #39
0x0494	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0498	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x049C	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x04A0	0x003001FA  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x04A4	0x44224560  ADD.L	R2, R4, #86
0x04A8	0xA8210000  LDI.B	R2, R2, #0
0x04AC	0x59E14BF2  CMP.B	R2, #191
0x04B0	0x0020013C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1120 :: 		
0x04B4	0x44324560  ADD.L	R3, R4, #86
0x04B8	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x04BC	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1121 :: 		
0x04C0	0x44224550  ADD.L	R2, R4, #85
0x04C4	0xA8210000  LDI.B	R2, R2, #0
0x04C8	0x442147F4  AND.L	R2, R2, #127
0x04CC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1122 :: 		
0x04D0	0x44224560  ADD.L	R2, R4, #86
0x04D4	0xA8210000  LDI.B	R2, R2, #0
0x04D8	0x4411500D  BEXTU.L	R1, R2, #256
0x04DC	0x64200027  LDK.L	R2, #39
0x04E0	0x44024000  MOVE.L	R0, R4
0x04E4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
0x04E8	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
0x04EC	0x0030013D  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
0x04F0	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 12 (R3)
0x04F4	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x04F8	0x4411500D  BEXTU.L	R1, R2, #256
0x04FC	0x44024000  MOVE.L	R0, R4
0x0500	0x003401FB  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0504	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1129 :: 		
0x0508	0x59E1CBF2  CMP.B	R3, #191
0x050C	0x0020014C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x0510	0x44224560  ADD.L	R2, R4, #86
0x0514	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1132 :: 		
0x0518	0x44224560  ADD.L	R2, R4, #86
0x051C	0xA8210000  LDI.B	R2, R2, #0
0x0520	0x4411500D  BEXTU.L	R1, R2, #256
0x0524	0x64200027  LDK.L	R2, #39
0x0528	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x052C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x0530	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0534	0x003001FA  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x0538	0x44224560  ADD.L	R2, R4, #86
0x053C	0xA8210000  LDI.B	R2, R2, #0
0x0540	0x4411500D  BEXTU.L	R1, R2, #256
0x0544	0x64200027  LDK.L	R2, #39
0x0548	0x44024000  MOVE.L	R0, R4
0x054C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x0550	0x44224560  ADD.L	R2, R4, #86
0x0554	0xA8210000  LDI.B	R2, R2, #0
0x0558	0x59E14BF2  CMP.B	R2, #191
0x055C	0x0020015D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x0560	0x44324550  ADD.L	R3, R4, #85
0x0564	0xA8218000  LDI.B	R2, R3, #0
0x0568	0x44214805  OR.L	R2, R2, #128
0x056C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1149 :: 		
0x0570	0x00300161  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x0574	0x44324550  ADD.L	R3, R4, #85
0x0578	0x44224560  ADD.L	R2, R4, #86
0x057C	0xA8210000  LDI.B	R2, R2, #0
0x0580	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x0584	0x44224550  ADD.L	R2, R4, #85
; UARTx end address is: 16 (R4)
0x0588	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x058C	0x003001FA  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x0590	0x44224560  ADD.L	R2, R4, #86
0x0594	0xA8210000  LDI.B	R2, R2, #0
0x0598	0x59E14BF2  CMP.B	R2, #191
0x059C	0x00200175  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1168 :: 		
0x05A0	0x44324560  ADD.L	R3, R4, #86
0x05A4	0xA8618000  LDI.B	R6, R3, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1169 :: 		
0x05A8	0x44224550  ADD.L	R2, R4, #85
0x05AC	0xA8210000  LDI.B	R2, R2, #0
0x05B0	0x442147F4  AND.L	R2, R2, #127
0x05B4	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1170 :: 		
0x05B8	0x44224560  ADD.L	R2, R4, #86
0x05BC	0xA8210000  LDI.B	R2, R2, #0
0x05C0	0x4411500D  BEXTU.L	R1, R2, #256
0x05C4	0x64200027  LDK.L	R2, #39
0x05C8	0x44024000  MOVE.L	R0, R4
0x05CC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1171 :: 		
0x05D0	0x00300175  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 24 (R6)
0x05D4	0x44224540  ADD.L	R2, R4, #84
0x05D8	0xA8210000  LDI.B	R2, R2, #0
0x05DC	0x44214804  AND.L	R2, R2, #128
0x05E0	0x59E14802  CMP.B	R2, #128
0x05E4	0x00200185  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x05E8	0x6420002B  LDK.L	R2, #43
0x05EC	0x64100000  LDK.L	R1, #0
0x05F0	0x44024000  MOVE.L	R0, R4
0x05F4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x05F8	0x44224540  ADD.L	R2, R4, #84
0x05FC	0xA8210000  LDI.B	R2, R2, #0
0x0600	0x442147F4  AND.L	R2, R2, #127
0x0604	0x4411500D  BEXTU.L	R1, R2, #256
0x0608	0x64200035  LDK.L	R2, #53
0x060C	0x44024000  MOVE.L	R0, R4
0x0610	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x0614	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0618	0x4411500D  BEXTU.L	R1, R2, #256
0x061C	0x44024000  MOVE.L	R0, R4
0x0620	0x003401FB  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0624	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1186 :: 		
0x0628	0x44224540  ADD.L	R2, R4, #84
0x062C	0xA8210000  LDI.B	R2, R2, #0
0x0630	0x44214804  AND.L	R2, R2, #128
0x0634	0x59E14802  CMP.B	R2, #128
0x0638	0x0020019A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x063C	0x6420002B  LDK.L	R2, #43
0x0640	0x64100000  LDK.L	R1, #0
0x0644	0x44024000  MOVE.L	R0, R4
0x0648	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x064C	0x44224540  ADD.L	R2, R4, #84
0x0650	0xA8210000  LDI.B	R2, R2, #0
0x0654	0x44214805  OR.L	R2, R2, #128
0x0658	0x4411500D  BEXTU.L	R1, R2, #256
0x065C	0x64200035  LDK.L	R2, #53
0x0660	0x44024000  MOVE.L	R0, R4
0x0664	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x0668	0x59E34BF2  CMP.B	R6, #191
0x066C	0x002001A4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x0670	0x44224560  ADD.L	R2, R4, #86
0x0674	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1196 :: 		
0x0678	0x44224560  ADD.L	R2, R4, #86
0x067C	0xA8210000  LDI.B	R2, R2, #0
0x0680	0x4411500D  BEXTU.L	R1, R2, #256
0x0684	0x64200027  LDK.L	R2, #39
0x0688	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x068C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x0690	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0694	0x003001FA  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x0698	0x44224560  ADD.L	R2, R4, #86
0x069C	0xA8210000  LDI.B	R2, R2, #0
0x06A0	0x59E14BF2  CMP.B	R2, #191
0x06A4	0x002001B7  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1210 :: 		
0x06A8	0x44324560  ADD.L	R3, R4, #86
0x06AC	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x06B0	0x44224550  ADD.L	R2, R4, #85
0x06B4	0xA8210000  LDI.B	R2, R2, #0
0x06B8	0x442147F4  AND.L	R2, R2, #127
0x06BC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1212 :: 		
0x06C0	0x44224560  ADD.L	R2, R4, #86
0x06C4	0xA8210000  LDI.B	R2, R2, #0
0x06C8	0x4411500D  BEXTU.L	R1, R2, #256
0x06CC	0x64200027  LDK.L	R2, #39
0x06D0	0x44024000  MOVE.L	R0, R4
0x06D4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x06D8	0x003001B8  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
0x06DC	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x06E0	0x44224540  ADD.L	R2, R4, #84
0x06E4	0xA8210000  LDI.B	R2, R2, #0
0x06E8	0x44214404  AND.L	R2, R2, #64
0x06EC	0x59E14402  CMP.B	R2, #64
0x06F0	0x002001C8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x06F4	0x6420002B  LDK.L	R2, #43
0x06F8	0x64100000  LDK.L	R1, #0
0x06FC	0x44024000  MOVE.L	R0, R4
0x0700	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x0704	0x44224540  ADD.L	R2, R4, #84
0x0708	0xA8210000  LDI.B	R2, R2, #0
0x070C	0x44217BF4  AND.L	R2, R2, #-65
0x0710	0x4411500D  BEXTU.L	R1, R2, #256
0x0714	0x64200035  LDK.L	R2, #53
0x0718	0x44024000  MOVE.L	R0, R4
0x071C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x0720	0x64100029  LDK.L	R1, #41
0x0724	0x44024000  MOVE.L	R0, R4
0x0728	0x003401FB  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x072C	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1226 :: 		
0x0730	0x44224540  ADD.L	R2, R4, #84
0x0734	0xA8210000  LDI.B	R2, R2, #0
0x0738	0x44214404  AND.L	R2, R2, #64
0x073C	0x59E14402  CMP.B	R2, #64
0x0740	0x002001DC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x0744	0x6420002B  LDK.L	R2, #43
0x0748	0x64100000  LDK.L	R1, #0
0x074C	0x44024000  MOVE.L	R0, R4
0x0750	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x0754	0x44224540  ADD.L	R2, R4, #84
0x0758	0xA8210000  LDI.B	R2, R2, #0
0x075C	0x44214405  OR.L	R2, R2, #64
0x0760	0x4411500D  BEXTU.L	R1, R2, #256
0x0764	0x64200035  LDK.L	R2, #53
0x0768	0x44024000  MOVE.L	R0, R4
0x076C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x0770	0x59E2CBF2  CMP.B	R5, #191
0x0774	0x002001E6  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x0778	0x44224560  ADD.L	R2, R4, #86
0x077C	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x0780	0x44224560  ADD.L	R2, R4, #86
0x0784	0xA8210000  LDI.B	R2, R2, #0
0x0788	0x4411500D  BEXTU.L	R1, R2, #256
0x078C	0x64200027  LDK.L	R2, #39
0x0790	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0794	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x0798	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x079C	0x003001FA  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x07A0	0x003001FA  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x07A4	0x59E2C202  CMP.B	R5, #32
0x07A8	0x002800BF  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x07AC	0x59E2C242  CMP.B	R5, #36
0x07B0	0x002800E5  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x07B4	0x59E2C252  CMP.B	R5, #37
0x07B8	0x00280129  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x07BC	0x59E2C2A2  CMP.B	R5, #42
0x07C0	0x00280129  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x07C4	0x59E2C2B2  CMP.B	R5, #43
0x07C8	0x00280129  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x07CC	0x59E2C272  CMP.B	R5, #39
0x07D0	0x0028014E  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x07D4	0x59E2C282  CMP.B	R5, #40
0x07D8	0x00280164  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x07DC	0x59E2C292  CMP.B	R5, #41
0x07E0	0x002801A6  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 20 (R5)
; tmpLCR end address is: 24 (R6)
0x07E4	0x003001E8  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x07E8	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0208	0x44404000  MOVE.L	R4, R0
0x020C	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x0210	0x44324560  ADD.L	R3, R4, #86
0x0214	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0218	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1506 :: 		
0x021C	0x44224550  ADD.L	R2, R4, #85
0x0220	0xA8210000  LDI.B	R2, R2, #0
0x0224	0x44214805  OR.L	R2, R2, #128
0x0228	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1507 :: 		
0x022C	0x44224560  ADD.L	R2, R4, #86
0x0230	0xA8210000  LDI.B	R2, R2, #0
0x0234	0x4411500D  BEXTU.L	R1, R2, #256
0x0238	0x64200027  LDK.L	R2, #39
0x023C	0x44024000  MOVE.L	R0, R4
0x0240	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x0244	0x64200022  LDK.L	R2, #34
0x0248	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x024C	0x44024000  MOVE.L	R0, R4
0x0250	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x0254	0x44224560  ADD.L	R2, R4, #86
0x0258	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1512 :: 		
0x025C	0x44224560  ADD.L	R2, R4, #86
0x0260	0xA8210000  LDI.B	R2, R2, #0
0x0264	0x4411500D  BEXTU.L	R1, R2, #256
0x0268	0x64200027  LDK.L	R2, #39
0x026C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0270	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x0274	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0278	0x44404000  MOVE.L	R4, R0
0x027C	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x0280	0x44324560  ADD.L	R3, R4, #86
0x0284	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0288	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1449 :: 		
0x028C	0x44224550  ADD.L	R2, R4, #85
0x0290	0xA8210000  LDI.B	R2, R2, #0
0x0294	0x44214805  OR.L	R2, R2, #128
0x0298	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1450 :: 		
0x029C	0x44224560  ADD.L	R2, R4, #86
0x02A0	0xA8210000  LDI.B	R2, R2, #0
0x02A4	0x4411500D  BEXTU.L	R1, R2, #256
0x02A8	0x64200027  LDK.L	R2, #39
0x02AC	0x44024000  MOVE.L	R0, R4
0x02B0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x02B4	0x64200023  LDK.L	R2, #35
0x02B8	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x02BC	0x44024000  MOVE.L	R0, R4
0x02C0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x02C4	0x44224560  ADD.L	R2, R4, #86
0x02C8	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1455 :: 		
0x02CC	0x44224560  ADD.L	R2, R4, #86
0x02D0	0xA8210000  LDI.B	R2, R2, #0
0x02D4	0x4411500D  BEXTU.L	R1, R2, #256
0x02D8	0x64200027  LDK.L	R2, #39
0x02DC	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x02E0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x02E4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0BFC	0x44704000  MOVE.L	R7, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x0C00	0x0030032C  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x0C04	0x64100027  LDK.L	R1, #39
0x0C08	0x4403C000  MOVE.L	R0, R7
0x0C0C	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0C10	0x44207FC4  AND.L	R2, R0, #-4
0x0C14	0x4411500D  BEXTU.L	R1, R2, #256
0x0C18	0x64200027  LDK.L	R2, #39
0x0C1C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0C20	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x0C24	0x00300335  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 28 (R7)
0x0C28	0x64100027  LDK.L	R1, #39
0x0C2C	0x4403C000  MOVE.L	R0, R7
0x0C30	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0C34	0x44207FD4  AND.L	R2, R0, #-3
0x0C38	0x4421400C  BEXTS.L	R2, R2, #0
0x0C3C	0x44214015  OR.L	R2, R2, #1
0x0C40	0x4411500D  BEXTU.L	R1, R2, #256
0x0C44	0x64200027  LDK.L	R2, #39
0x0C48	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0C4C	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x0C50	0x00300335  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 28 (R7)
0x0C54	0x64100027  LDK.L	R1, #39
0x0C58	0x4403C000  MOVE.L	R0, R7
0x0C5C	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0C60	0x44207FE4  AND.L	R2, R0, #-2
0x0C64	0x4421400C  BEXTS.L	R2, R2, #0
0x0C68	0x44214025  OR.L	R2, R2, #2
0x0C6C	0x4411500D  BEXTU.L	R1, R2, #256
0x0C70	0x64200027  LDK.L	R2, #39
0x0C74	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0C78	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x0C7C	0x00300335  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 28 (R7)
0x0C80	0x64100027  LDK.L	R1, #39
0x0C84	0x4403C000  MOVE.L	R0, R7
0x0C88	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0C8C	0x44204025  OR.L	R2, R0, #2
0x0C90	0x4421500D  BEXTU.L	R2, R2, #256
0x0C94	0x44214015  OR.L	R2, R2, #1
0x0C98	0x4411500D  BEXTU.L	R1, R2, #256
0x0C9C	0x64200027  LDK.L	R2, #39
0x0CA0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0CA4	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x0CA8	0x00300335  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x0CAC	0x00300335  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x0CB0	0x59E0C002  CMP.B	R1, #0
0x0CB4	0x00280301  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x0CB8	0x59E0C012  CMP.B	R1, #1
0x0CBC	0x0028030A  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x0CC0	0x59E0C022  CMP.B	R1, #2
0x0CC4	0x00280315  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x0CC8	0x59E0C032  CMP.B	R1, #3
0x0CCC	0x00280320  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 28 (R7)
; bits end address is: 4 (R1)
0x0CD0	0x0030032B  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x0CD4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0CD8	0x44704000  MOVE.L	R7, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x0CDC	0x59E0C002  CMP.B	R1, #0
0x0CE0	0x00200342  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x0CE4	0x64100027  LDK.L	R1, #39
0x0CE8	0x4403C000  MOVE.L	R0, R7
0x0CEC	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0CF0	0x44207FB4  AND.L	R2, R0, #-5
0x0CF4	0x4411500D  BEXTU.L	R1, R2, #256
0x0CF8	0x64200027  LDK.L	R2, #39
0x0CFC	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0D00	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x0D04	0x0030034A  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 28 (R7)
0x0D08	0x64100027  LDK.L	R1, #39
0x0D0C	0x4403C000  MOVE.L	R0, R7
0x0D10	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0D14	0x44204045  OR.L	R2, R0, #4
0x0D18	0x4411500D  BEXTU.L	R1, R2, #256
0x0D1C	0x64200027  LDK.L	R2, #39
0x0D20	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0D24	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x0D28	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D2C	0x44704000  MOVE.L	R7, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x0D30	0x00300386  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x0D34	0x64100027  LDK.L	R1, #39
0x0D38	0x4403C000  MOVE.L	R0, R7
0x0D3C	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0D40	0x44207F74  AND.L	R2, R0, #-9
0x0D44	0x4411500D  BEXTU.L	R1, R2, #256
0x0D48	0x64200027  LDK.L	R2, #39
0x0D4C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0D50	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x0D54	0x00300390  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 28 (R7)
0x0D58	0x64100027  LDK.L	R1, #39
0x0D5C	0x4403C000  MOVE.L	R0, R7
0x0D60	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0D64	0x44204085  OR.L	R2, R0, #8
0x0D68	0x4421500D  BEXTU.L	R2, R2, #256
0x0D6C	0x44217EF4  AND.L	R2, R2, #-17
0x0D70	0x4411500D  BEXTU.L	R1, R2, #256
0x0D74	0x64200027  LDK.L	R2, #39
0x0D78	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0D7C	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x0D80	0x00300390  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 28 (R7)
0x0D84	0x64100027  LDK.L	R1, #39
0x0D88	0x4403C000  MOVE.L	R0, R7
0x0D8C	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0D90	0x44204085  OR.L	R2, R0, #8
0x0D94	0x4421500D  BEXTU.L	R2, R2, #256
0x0D98	0x44214105  OR.L	R2, R2, #16
0x0D9C	0x4411500D  BEXTU.L	R1, R2, #256
0x0DA0	0x64200027  LDK.L	R2, #39
0x0DA4	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0DA8	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x0DAC	0x00300390  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 28 (R7)
0x0DB0	0x64100027  LDK.L	R1, #39
0x0DB4	0x4403C000  MOVE.L	R0, R7
0x0DB8	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0DBC	0x44204085  OR.L	R2, R0, #8
0x0DC0	0x4421500D  BEXTU.L	R2, R2, #256
0x0DC4	0x44214205  OR.L	R2, R2, #32
0x0DC8	0x4421500D  BEXTU.L	R2, R2, #256
0x0DCC	0x44217EF4  AND.L	R2, R2, #-17
0x0DD0	0x4411500D  BEXTU.L	R1, R2, #256
0x0DD4	0x64200027  LDK.L	R2, #39
0x0DD8	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0DDC	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x0DE0	0x00300390  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 28 (R7)
0x0DE4	0x64100027  LDK.L	R1, #39
0x0DE8	0x4403C000  MOVE.L	R0, R7
0x0DEC	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0DF0	0x44204085  OR.L	R2, R0, #8
0x0DF4	0x4421500D  BEXTU.L	R2, R2, #256
0x0DF8	0x44214205  OR.L	R2, R2, #32
0x0DFC	0x4421500D  BEXTU.L	R2, R2, #256
0x0E00	0x44214105  OR.L	R2, R2, #16
0x0E04	0x4411500D  BEXTU.L	R1, R2, #256
0x0E08	0x64200027  LDK.L	R2, #39
0x0E0C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0E10	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x0E14	0x00300390  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x0E18	0x59E0C002  CMP.B	R1, #0
0x0E1C	0x0028034D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x0E20	0x59E0C012  CMP.B	R1, #1
0x0E24	0x00280356  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x0E28	0x59E0C022  CMP.B	R1, #2
0x0E2C	0x00280361  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x0E30	0x59E0C032  CMP.B	R1, #3
0x0E34	0x0028036C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x0E38	0x59E0C042  CMP.B	R1, #4
0x0E3C	0x00280379  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 28 (R7)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x0E40	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x0BD8	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
;__Lib_UART.c, 1797 :: 		
0x0BDC	0x64100028  LDK.L	R1, #40
0x0BE0	0x4403C000  MOVE.L	R0, R7
0x0BE4	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x0BE8	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x0BEC	0x64200028  LDK.L	R2, #40
0x0BF0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0BF4	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x0BF8	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
_UART1_Write_Text:
;__Lib_UART.c, 645 :: 		
; bufferOut start address is: 0 (R0)
0x26B4	0x95D00004  LINK	LR, #4
; bufferOut end address is: 0 (R0)
; bufferOut start address is: 0 (R0)
;__Lib_UART.c, 647 :: 		
0x26B8	0xC41000E8  LDA.L	R1, __Lib_UART_UART1+0
0x26BC	0xB5F08000  STI.L	SP, #0, R1
; bufferOut end address is: 0 (R0)
0x26C0	0x44104000  MOVE.L	R1, R0
0x26C4	0xAC0F8000  LDI.L	R0, SP, #0
0x26C8	0x0034057C  CALL	__Lib_UART_UARTx_Write_Text+0
;__Lib_UART.c, 648 :: 		
L_end_UART1_Write_Text:
0x26CC	0x99D00000  UNLINK	LR
0x26D0	0xA0000000  RETURN	
; end of _UART1_Write_Text
__Lib_UART_UARTx_Write_Text:
;__Lib_UART.c, 1837 :: 		
; bufferOut start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; bufferOut end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; bufferOut start address is: 4 (R1)
;__Lib_UART.c, 1842 :: 		
; cnt start address is: 48 (R12)
0x15F0	0x64C00000  LDK.L	R12, #0
;__Lib_UART.c, 1843 :: 		
0x15F4	0xA8208000  LDI.B	R2, R1, #0
; dataOut start address is: 12 (R3)
0x15F8	0x4431500D  BEXTU.L	R3, R2, #256
; UARTx end address is: 0 (R0)
; bufferOut end address is: 4 (R1)
; dataOut end address is: 12 (R3)
; cnt end address is: 48 (R12)
0x15FC	0x44B04000  MOVE.L	R11, R0
0x1600	0x4401D00D  BEXTU.L	R0, R3, #256
0x1604	0x44A0C000  MOVE.L	R10, R1
;__Lib_UART.c, 1844 :: 		
L___Lib_UART_UARTx_Write_Text135:
; dataOut start address is: 0 (R0)
; UARTx start address is: 44 (R11)
; bufferOut start address is: 40 (R10)
; cnt start address is: 48 (R12)
; bufferOut start address is: 40 (R10)
; bufferOut end address is: 40 (R10)
; UARTx start address is: 44 (R11)
; UARTx end address is: 44 (R11)
0x1608	0x59E04002  CMP.B	R0, #0
0x160C	0x0028058D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Text136
; bufferOut end address is: 40 (R10)
; UARTx end address is: 44 (R11)
;__Lib_UART.c, 1846 :: 		
; UARTx start address is: 44 (R11)
; bufferOut start address is: 40 (R10)
0x1610	0x4410500D  BEXTU.L	R1, R0, #256
; dataOut end address is: 0 (R0)
0x1614	0x4405C000  MOVE.L	R0, R11
0x1618	0x003402A1  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 1847 :: 		
0x161C	0x44264010  ADD.L	R2, R12, #1
0x1620	0x44C14000  MOVE.L	R12, R2
;__Lib_UART.c, 1848 :: 		
0x1624	0x44250020  ADD.L	R2, R10, R2
0x1628	0xA8210000  LDI.B	R2, R2, #0
; dataOut start address is: 0 (R0)
0x162C	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_UART.c, 1849 :: 		
; bufferOut end address is: 40 (R10)
; UARTx end address is: 44 (R11)
; cnt end address is: 48 (R12)
; dataOut end address is: 0 (R0)
0x1630	0x00300582  JMP	L___Lib_UART_UARTx_Write_Text135
L___Lib_UART_UARTx_Write_Text136:
;__Lib_UART.c, 1850 :: 		
L_end_UARTx_Write_Text:
0x1634	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Text
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x0A84	0x44804000  MOVE.L	R8, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x0A88	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 32 (R8)
0x0A8C	0x64100029  LDK.L	R1, #41
0x0A90	0x44044000  MOVE.L	R0, R8
0x0A94	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0A98	0x44204604  AND.L	R2, R0, #96
0x0A9C	0x59E14602  CMP.B	R2, #96
0x0AA0	0x002802AA  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x0AA4	0x003002A3  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x0AA8	0x64200021  LDK.L	R2, #33
0x0AAC	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x0AB0	0x44044000  MOVE.L	R0, R8
; UARTx end address is: 32 (R8)
0x0AB4	0x00340424  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x0AB8	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_SPIM1_Init_Advanced:
;__Lib_SPI.c, 342 :: 		
; ssLine start address is: 8 (R2)
; config start address is: 4 (R1)
; masterClkRatio start address is: 0 (R0)
; ssLine end address is: 8 (R2)
; config end address is: 4 (R1)
; masterClkRatio end address is: 0 (R0)
; masterClkRatio start address is: 0 (R0)
; config start address is: 4 (R1)
; ssLine start address is: 8 (R2)
;__Lib_SPI.c, 345 :: 		
0x2578	0x643FFFFF  LDK.L	R3, #_SPIM1_Write_Bytes+0
0x257C	0xBC30010C  STA.L	_SPIM_WrBytes_Ptr+0, R3
;__Lib_SPI.c, 346 :: 		
0x2580	0x643FFFFF  LDK.L	R3, #_SPIM1_Write+0
0x2584	0xBC300110  STA.L	_SPIM_Wr_Ptr+0, R3
;__Lib_SPI.c, 347 :: 		
0x2588	0x643FFFFF  LDK.L	R3, #_SPIM1_Read_Bytes+0
0x258C	0xBC300114  STA.L	_SPIM_RdBytes_Ptr+0, R3
;__Lib_SPI.c, 348 :: 		
0x2590	0x643017D8  LDK.L	R3, #_SPIM1_Read+0
0x2594	0xBC300118  STA.L	_SPIM_Rd_Ptr+0, R3
;__Lib_SPI.c, 349 :: 		
0x2598	0x643FFFFF  LDK.L	R3, #_SPIM1_Enable_SS+0
0x259C	0xBC30011C  STA.L	_SPIM_EnSS_Ptr+0, R3
;__Lib_SPI.c, 350 :: 		
0x25A0	0x643FFFFF  LDK.L	R3, #_SPIM1_Disable_SS+0
0x25A4	0xBC300120  STA.L	_SPIM_DisSS_Ptr+0, R3
;__Lib_SPI.c, 352 :: 		
0x25A8	0x643102A0  LDK.L	R3, #SPIM_CNTL+0
0x25AC	0xBC300124  STA.L	__Lib_SPI_spiBase+0, R3
;__Lib_SPI.c, 353 :: 		
0x25B0	0x64300001  LDK.L	R3, #1
0x25B4	0xB8300128  STA.B	__Lib_SPI_spiConf+0, R3
;__Lib_SPI.c, 354 :: 		
0x25B8	0x64300001  LDK.L	R3, #1
0x25BC	0xB830012A  STA.B	__Lib_SPI_spiConf+2, R3
;__Lib_SPI.c, 355 :: 		
0x25C0	0xB800012C  STA.B	__Lib_SPI_spiConf+4, R0
; masterClkRatio end address is: 0 (R0)
;__Lib_SPI.c, 356 :: 		
0x25C4	0x4430C084  AND.L	R3, R1, #8
0x25C8	0x5BE1C002  CMP.S	R3, #0
0x25CC	0x00280976  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced0
; ?FLOC___SPIM1_Init_Advanced?T8 start address is: 0 (R0)
0x25D0	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T8 end address is: 0 (R0)
0x25D4	0x00300977  JMP	L_SPIM1_Init_Advanced1
L_SPIM1_Init_Advanced0:
; ?FLOC___SPIM1_Init_Advanced?T8 start address is: 0 (R0)
0x25D8	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T8 end address is: 0 (R0)
L_SPIM1_Init_Advanced1:
; ?FLOC___SPIM1_Init_Advanced?T8 start address is: 0 (R0)
0x25DC	0xB800012D  STA.B	__Lib_SPI_spiConf+5, R0
; ?FLOC___SPIM1_Init_Advanced?T8 end address is: 0 (R0)
;__Lib_SPI.c, 357 :: 		
0x25E0	0x4430C014  AND.L	R3, R1, #1
0x25E4	0x5BE1C002  CMP.S	R3, #0
0x25E8	0x0028097D  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced2
; ?FLOC___SPIM1_Init_Advanced?T10 start address is: 0 (R0)
0x25EC	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T10 end address is: 0 (R0)
0x25F0	0x0030097E  JMP	L_SPIM1_Init_Advanced3
L_SPIM1_Init_Advanced2:
; ?FLOC___SPIM1_Init_Advanced?T10 start address is: 0 (R0)
0x25F4	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T10 end address is: 0 (R0)
L_SPIM1_Init_Advanced3:
; ?FLOC___SPIM1_Init_Advanced?T10 start address is: 0 (R0)
0x25F8	0xB800012E  STA.B	__Lib_SPI_spiConf+6, R0
; ?FLOC___SPIM1_Init_Advanced?T10 end address is: 0 (R0)
;__Lib_SPI.c, 358 :: 		
0x25FC	0x4430C104  AND.L	R3, R1, #16
0x2600	0x5BE1C002  CMP.S	R3, #0
0x2604	0x00280984  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced4
; ?FLOC___SPIM1_Init_Advanced?T12 start address is: 0 (R0)
0x2608	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T12 end address is: 0 (R0)
0x260C	0x00300985  JMP	L_SPIM1_Init_Advanced5
L_SPIM1_Init_Advanced4:
; ?FLOC___SPIM1_Init_Advanced?T12 start address is: 0 (R0)
0x2610	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T12 end address is: 0 (R0)
L_SPIM1_Init_Advanced5:
; ?FLOC___SPIM1_Init_Advanced?T12 start address is: 0 (R0)
0x2614	0xB800012F  STA.B	__Lib_SPI_spiConf+7, R0
; ?FLOC___SPIM1_Init_Advanced?T12 end address is: 0 (R0)
;__Lib_SPI.c, 359 :: 		
0x2618	0x4430C804  AND.L	R3, R1, #128
0x261C	0x5BE1C002  CMP.S	R3, #0
0x2620	0x0028098B  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced6
; ?FLOC___SPIM1_Init_Advanced?T14 start address is: 0 (R0)
0x2624	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T14 end address is: 0 (R0)
0x2628	0x0030098C  JMP	L_SPIM1_Init_Advanced7
L_SPIM1_Init_Advanced6:
; ?FLOC___SPIM1_Init_Advanced?T14 start address is: 0 (R0)
0x262C	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T14 end address is: 0 (R0)
L_SPIM1_Init_Advanced7:
; ?FLOC___SPIM1_Init_Advanced?T14 start address is: 0 (R0)
0x2630	0xB8000130  STA.B	__Lib_SPI_spiConf+8, R0
; ?FLOC___SPIM1_Init_Advanced?T14 end address is: 0 (R0)
;__Lib_SPI.c, 360 :: 		
0x2634	0x64300200  LDK.L	R3, #512
0x2638	0x44308034  AND.L	R3, R1, R3
; config end address is: 4 (R1)
0x263C	0x5BE1C002  CMP.S	R3, #0
0x2640	0x00280993  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced8
; ?FLOC___SPIM1_Init_Advanced?T16 start address is: 0 (R0)
0x2644	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T16 end address is: 0 (R0)
0x2648	0x00300994  JMP	L_SPIM1_Init_Advanced9
L_SPIM1_Init_Advanced8:
; ?FLOC___SPIM1_Init_Advanced?T16 start address is: 0 (R0)
0x264C	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T16 end address is: 0 (R0)
L_SPIM1_Init_Advanced9:
; ?FLOC___SPIM1_Init_Advanced?T16 start address is: 0 (R0)
0x2650	0xB8000131  STA.B	__Lib_SPI_spiConf+9, R0
; ?FLOC___SPIM1_Init_Advanced?T16 end address is: 0 (R0)
;__Lib_SPI.c, 363 :: 		
0x2654	0x64300000  LDK.L	R3, #0
0x2658	0xB830012B  STA.B	__Lib_SPI_spiConf+3, R3
;__Lib_SPI.c, 364 :: 		
0x265C	0x64300000  LDK.L	R3, #0
0x2660	0xB8300132  STA.B	__Lib_SPI_spiConf+10, R3
;__Lib_SPI.c, 365 :: 		
0x2664	0x64300000  LDK.L	R3, #0
0x2668	0xB8300133  STA.B	__Lib_SPI_spiConf+11, R3
;__Lib_SPI.c, 366 :: 		
0x266C	0x64300000  LDK.L	R3, #0
0x2670	0xB8300134  STA.B	__Lib_SPI_spiConf+12, R3
;__Lib_SPI.c, 367 :: 		
0x2674	0x64300000  LDK.L	R3, #0
0x2678	0xB8300135  STA.B	__Lib_SPI_spiConf+13, R3
;__Lib_SPI.c, 369 :: 		
0x267C	0xC4300124  LDA.L	R3, __Lib_SPI_spiBase+0
0x2680	0x4411400D  BEXTU.L	R1, R2, #0
; ssLine end address is: 8 (R2)
0x2684	0x4401C000  MOVE.L	R0, R3
0x2688	0x0034058E  CALL	__Lib_SPI_SPIx_Pad_Init+0
;__Lib_SPI.c, 370 :: 		
0x268C	0xC4300124  LDA.L	R3, __Lib_SPI_spiBase+0
0x2690	0x64100128  LDK.L	R1, #__Lib_SPI_spiConf+0
0x2694	0x4401C000  MOVE.L	R0, R3
0x2698	0x00340500  CALL	__Lib_SPI_SPIx_Init_Advanced+0
;__Lib_SPI.c, 371 :: 		
L_end_SPIM1_Init_Advanced:
0x269C	0xA0000000  RETURN	
; end of _SPIM1_Init_Advanced
__Lib_SPI_SPIx_Pad_Init:
;__Lib_SPI.c, 646 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
0x1638	0x95D00004  LINK	LR, #4
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 648 :: 		
0x163C	0x642102A0  LDK.L	R2, #SPIM_CNTL+0
0x1640	0x5DE00022  CMP.L	R0, R2
0x1644	0x002005DA  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Pad_Init10
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 653 :: 		
0x1648	0xC4210008  LDA.L	R2, CLKCFG+0
0x164C	0x44214805  OR.L	R2, R2, #128
0x1650	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SPI.c, 655 :: 		
0x1654	0xC4310034  LDA.L	R3, PIN_24_27+0
0x1658	0x6C2005EE  LPM.L	R2, $+352
0x165C	0x44218024  AND.L	R2, R3, R2
0x1660	0xBC210034  STA.L	PIN_24_27+0, R2
;__Lib_SPI.c, 656 :: 		
0x1664	0xC4310034  LDA.L	R3, PIN_24_27+0
0x1668	0x6C2005EF  LPM.L	R2, $+340
0x166C	0x44218025  OR.L	R2, R3, R2
0x1670	0xBC210034  STA.L	PIN_24_27+0, R2
;__Lib_SPI.c, 658 :: 		
; setMask start address is: 0 (R0)
0x1674	0x6C0005F0  LPM.L	R0, $+332
;__Lib_SPI.c, 659 :: 		
0x1678	0x4420C014  AND.L	R2, R1, #1
0x167C	0x5BE14002  CMP.S	R2, #0
0x1680	0x002805A3  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init11
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 start address is: 12 (R3)
0x1684	0x64300050  LDK.L	R3, #80
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 end address is: 12 (R3)
0x1688	0x003005A4  JMP	L___Lib_SPI_SPIx_Pad_Init12
L___Lib_SPI_SPIx_Pad_Init11:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 start address is: 12 (R3)
0x168C	0x64300000  LDK.L	R3, #0
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 end address is: 12 (R3)
L___Lib_SPI_SPIx_Pad_Init12:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 start address is: 12 (R3)
0x1690	0x44000035  OR.L	R0, R0, R3
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 end address is: 12 (R3)
;__Lib_SPI.c, 660 :: 		
0x1694	0x4420C014  AND.L	R2, R1, #1
0x1698	0x5BE14002  CMP.S	R2, #0
0x169C	0x002805AA  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init13
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 start address is: 16 (R4)
0x16A0	0x6C4005F1  LPM.L	R4, $+292
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 end address is: 16 (R4)
0x16A4	0x003005AB  JMP	L___Lib_SPI_SPIx_Pad_Init14
L___Lib_SPI_SPIx_Pad_Init13:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 start address is: 16 (R4)
0x16A8	0x6C4005F2  LPM.L	R4, $+288
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 end address is: 16 (R4)
L___Lib_SPI_SPIx_Pad_Init14:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 start address is: 16 (R4)
0x16AC	0xAC2F8000  LDI.L	R2, SP, #0
0x16B0	0x44310044  AND.L	R3, R2, R4
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 end address is: 16 (R4)
0x16B4	0xB5F18000  STI.L	SP, #0, R3
;__Lib_SPI.c, 661 :: 		
0x16B8	0xC4210038  LDA.L	R2, PIN_28_31+0
0x16BC	0x44210034  AND.L	R2, R2, R3
0x16C0	0xBC210038  STA.L	PIN_28_31+0, R2
;__Lib_SPI.c, 662 :: 		
0x16C4	0xC4210038  LDA.L	R2, PIN_28_31+0
0x16C8	0x44210005  OR.L	R2, R2, R0
; setMask end address is: 0 (R0)
0x16CC	0xBC210038  STA.L	PIN_28_31+0, R2
;__Lib_SPI.c, 665 :: 		
0x16D0	0x4420C024  AND.L	R2, R1, #2
0x16D4	0x5BE14002  CMP.S	R2, #0
0x16D8	0x002805BB  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init15
;__Lib_SPI.c, 667 :: 		
; setMask start address is: 0 (R0)
0x16DC	0x64005000  LDK.L	R0, #20480
;__Lib_SPI.c, 668 :: 		
0x16E0	0x642F00FF  LDK.L	R2, #-65281
0x16E4	0xB5F10000  STI.L	SP, #0, R2
;__Lib_SPI.c, 669 :: 		
; setMask end address is: 0 (R0)
0x16E8	0x003005BE  JMP	L___Lib_SPI_SPIx_Pad_Init16
L___Lib_SPI_SPIx_Pad_Init15:
;__Lib_SPI.c, 672 :: 		
; setMask start address is: 0 (R0)
0x16EC	0x64000000  LDK.L	R0, #0
;__Lib_SPI.c, 673 :: 		
0x16F0	0x642FFFFF  LDK.L	R2, #-1
0x16F4	0xB5F10000  STI.L	SP, #0, R2
; setMask end address is: 0 (R0)
;__Lib_SPI.c, 674 :: 		
L___Lib_SPI_SPIx_Pad_Init16:
;__Lib_SPI.c, 675 :: 		
; setMask start address is: 0 (R0)
0x16F8	0x4420C044  AND.L	R2, R1, #4
0x16FC	0x5BE14002  CMP.S	R2, #0
0x1700	0x002805C8  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init145
;__Lib_SPI.c, 677 :: 		
0x1704	0x6C2005F3  LPM.L	R2, $+200
0x1708	0x44000025  OR.L	R0, R0, R2
;__Lib_SPI.c, 678 :: 		
0x170C	0xAC3F8000  LDI.L	R3, SP, #0
0x1710	0x6C2005F4  LPM.L	R2, $+192
0x1714	0x44218024  AND.L	R2, R3, R2
0x1718	0xB5F10000  STI.L	SP, #0, R2
; setMask end address is: 0 (R0)
;__Lib_SPI.c, 679 :: 		
0x171C	0x003005C8  JMP	L___Lib_SPI_SPIx_Pad_Init17
L___Lib_SPI_SPIx_Pad_Init145:
;__Lib_SPI.c, 675 :: 		
;__Lib_SPI.c, 679 :: 		
L___Lib_SPI_SPIx_Pad_Init17:
;__Lib_SPI.c, 680 :: 		
; setMask start address is: 0 (R0)
0x1720	0x4420C084  AND.L	R2, R1, #8
; ssLine end address is: 4 (R1)
0x1724	0x5BE14002  CMP.S	R2, #0
0x1728	0x002805D2  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init146
;__Lib_SPI.c, 682 :: 		
0x172C	0x6C2005EF  LPM.L	R2, $+144
0x1730	0x44000025  OR.L	R0, R0, R2
;__Lib_SPI.c, 683 :: 		
0x1734	0xAC3F8000  LDI.L	R3, SP, #0
0x1738	0x6C2005EE  LPM.L	R2, $+128
0x173C	0x44218024  AND.L	R2, R3, R2
0x1740	0xB5F10000  STI.L	SP, #0, R2
; setMask end address is: 0 (R0)
;__Lib_SPI.c, 684 :: 		
0x1744	0x003005D2  JMP	L___Lib_SPI_SPIx_Pad_Init18
L___Lib_SPI_SPIx_Pad_Init146:
;__Lib_SPI.c, 680 :: 		
;__Lib_SPI.c, 684 :: 		
L___Lib_SPI_SPIx_Pad_Init18:
;__Lib_SPI.c, 686 :: 		
; setMask start address is: 0 (R0)
0x1748	0xAC3F8000  LDI.L	R3, SP, #0
0x174C	0xC421003C  LDA.L	R2, PIN_32_35+0
0x1750	0x44210034  AND.L	R2, R2, R3
0x1754	0xBC21003C  STA.L	PIN_32_35+0, R2
;__Lib_SPI.c, 687 :: 		
0x1758	0xC421003C  LDA.L	R2, PIN_32_35+0
0x175C	0x44210005  OR.L	R2, R2, R0
; setMask end address is: 0 (R0)
0x1760	0xBC21003C  STA.L	PIN_32_35+0, R2
;__Lib_SPI.c, 688 :: 		
0x1764	0x003005EC  JMP	L___Lib_SPI_SPIx_Pad_Init19
L___Lib_SPI_SPIx_Pad_Init10:
;__Lib_SPI.c, 689 :: 		
; spiBase start address is: 0 (R0)
0x1768	0x642102C0  LDK.L	R2, #SPIS1_CNTL+0
0x176C	0x5DE00022  CMP.L	R0, R2
0x1770	0x002005E5  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Pad_Init20
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 692 :: 		
0x1774	0xC4210008  LDA.L	R2, CLKCFG+0
0x1778	0x44214405  OR.L	R2, R2, #64
0x177C	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SPI.c, 693 :: 		
0x1780	0xC4310040  LDA.L	R3, PIN_36_39+0
0x1784	0x6C2005F5  LPM.L	R2, $+80
0x1788	0x44218025  OR.L	R2, R3, R2
0x178C	0xBC210040  STA.L	PIN_36_39+0, R2
;__Lib_SPI.c, 694 :: 		
0x1790	0x003005EC  JMP	L___Lib_SPI_SPIx_Pad_Init21
L___Lib_SPI_SPIx_Pad_Init20:
;__Lib_SPI.c, 698 :: 		
0x1794	0xC4210008  LDA.L	R2, CLKCFG+0
0x1798	0x44214205  OR.L	R2, R2, #32
0x179C	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SPI.c, 699 :: 		
0x17A0	0xC4310044  LDA.L	R3, PIN_40_43+0
0x17A4	0x6C2005F5  LPM.L	R2, $+48
0x17A8	0x44218025  OR.L	R2, R3, R2
0x17AC	0xBC210044  STA.L	PIN_40_43+0, R2
;__Lib_SPI.c, 700 :: 		
L___Lib_SPI_SPIx_Pad_Init21:
L___Lib_SPI_SPIx_Pad_Init19:
;__Lib_SPI.c, 701 :: 		
L_end_SPIx_Pad_Init:
0x17B0	0x99D00000  UNLINK	LR
0x17B4	0xA0000000  RETURN	
0x17B8	0x00FFFFFF  	#16777215
0x17BC	0x50000000  	#1342177280
0x17C0	0x00505000  	#5263360
0x17C4	0xFF0000FF  	#-16776961
0x17C8	0xFF000000  	#-16777216
0x17CC	0x00500000  	#5242880
0x17D0	0xFF00FFFF  	#-16711681
0x17D4	0x40404040  	#1077952576
; end of __Lib_SPI_SPIx_Pad_Init
__Lib_SPI_SPIx_Init_Advanced:
;__Lib_SPI.c, 716 :: 		
; conf start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; conf end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; conf start address is: 4 (R1)
;__Lib_SPI.c, 718 :: 		
;__Lib_SPI.c, 720 :: 		
0x1400	0x4420C010  ADD.L	R2, R1, #1
0x1404	0xA8210000  LDI.B	R2, R2, #0
0x1408	0x44414078  ASHL.L	R4, R2, #7
;__Lib_SPI.c, 721 :: 		
0x140C	0xA8208000  LDI.B	R2, R1, #0
0x1410	0x44214068  ASHL.L	R2, R2, #6
0x1414	0x4431500D  BEXTU.L	R3, R2, #256
0x1418	0x4422500D  BEXTU.L	R2, R4, #256
0x141C	0x44410035  OR.L	R4, R2, R3
0x1420	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SPI.c, 722 :: 		
0x1424	0x4420C020  ADD.L	R2, R1, #2
0x1428	0xA8210000  LDI.B	R2, R2, #0
0x142C	0x44214048  ASHL.L	R2, R2, #4
0x1430	0x4421500D  BEXTU.L	R2, R2, #256
0x1434	0x44420025  OR.L	R4, R4, R2
0x1438	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SPI.c, 723 :: 		
0x143C	0x4420C050  ADD.L	R2, R1, #5
0x1440	0xA8210000  LDI.B	R2, R2, #0
0x1444	0x44214038  ASHL.L	R2, R2, #3
0x1448	0x4421500D  BEXTU.L	R2, R2, #256
0x144C	0x44420025  OR.L	R4, R4, R2
0x1450	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SPI.c, 724 :: 		
0x1454	0x4420C060  ADD.L	R2, R1, #6
0x1458	0xA8210000  LDI.B	R2, R2, #0
0x145C	0x44214028  ASHL.L	R2, R2, #2
0x1460	0x4421500D  BEXTU.L	R2, R2, #256
0x1464	0x44420025  OR.L	R4, R4, R2
0x1468	0x4442500D  BEXTU.L	R4, R4, #256
; tmp start address is: 16 (R4)
;__Lib_SPI.c, 726 :: 		
0x146C	0x4420C040  ADD.L	R2, R1, #4
0x1470	0xA8210000  LDI.B	R2, R2, #0
0x1474	0x59E14102  CMP.B	R2, #16
0x1478	0x00200525  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Init_Advanced22
;__Lib_SPI.c, 729 :: 		
0x147C	0x443041C0  ADD.L	R3, R0, #28
0x1480	0xAC218000  LDI.L	R2, R3, #0
0x1484	0x44214105  OR.L	R2, R2, #16
0x1488	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 730 :: 		
0x148C	0x4422500D  BEXTU.L	R2, R4, #256
0x1490	0x0030052E  JMP	L___Lib_SPI_SPIx_Init_Advanced23
L___Lib_SPI_SPIx_Init_Advanced22:
;__Lib_SPI.c, 734 :: 		
0x1494	0x4420C040  ADD.L	R2, R1, #4
0x1498	0xA8210000  LDI.B	R2, R2, #0
0x149C	0x44220020  ADD.L	R2, R4, R2
0x14A0	0x4441500D  BEXTU.L	R4, R2, #256
;__Lib_SPI.c, 735 :: 		
0x14A4	0x44304140  ADD.L	R3, R0, #20
0x14A8	0xAC218000  LDI.L	R2, R3, #0
0x14AC	0x44217EF4  AND.L	R2, R2, #-17
0x14B0	0xB4310000  STI.L	R3, #0, R2
; tmp end address is: 16 (R4)
0x14B4	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_SPI.c, 736 :: 		
L___Lib_SPI_SPIx_Init_Advanced23:
;__Lib_SPI.c, 738 :: 		
; tmp start address is: 8 (R2)
0x14B8	0xB4010000  STI.L	R0, #0, R2
; tmp end address is: 8 (R2)
;__Lib_SPI.c, 740 :: 		
0x14BC	0x4420C020  ADD.L	R2, R1, #2
0x14C0	0xA8210000  LDI.B	R2, R2, #0
0x14C4	0x59E14012  CMP.B	R2, #1
0x14C8	0x0020053C  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Init_Advanced149
0x14CC	0x4420C070  ADD.L	R2, R1, #7
0x14D0	0xA8210000  LDI.B	R2, R2, #0
0x14D4	0x59E14012  CMP.B	R2, #1
0x14D8	0x0020053C  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Init_Advanced148
L___Lib_SPI_SPIx_Init_Advanced147:
;__Lib_SPI.c, 742 :: 		
0x14DC	0x44304040  ADD.L	R3, R0, #4
0x14E0	0xAC218000  LDI.L	R2, R3, #0
0x14E4	0x44214015  OR.L	R2, R2, #1
0x14E8	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 743 :: 		
0x14EC	0x00300540  JMP	L___Lib_SPI_SPIx_Init_Advanced27
;__Lib_SPI.c, 740 :: 		
L___Lib_SPI_SPIx_Init_Advanced149:
L___Lib_SPI_SPIx_Init_Advanced148:
;__Lib_SPI.c, 746 :: 		
0x14F0	0x44304040  ADD.L	R3, R0, #4
0x14F4	0xAC218000  LDI.L	R2, R3, #0
0x14F8	0x44217FE4  AND.L	R2, R2, #-2
0x14FC	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 747 :: 		
L___Lib_SPI_SPIx_Init_Advanced27:
;__Lib_SPI.c, 749 :: 		
0x1500	0x4420C0B0  ADD.L	R2, R1, #11
0x1504	0xA8310000  LDI.B	R3, R2, #0
;__Lib_SPI.c, 750 :: 		
0x1508	0x4420C090  ADD.L	R2, R1, #9
0x150C	0xA8210000  LDI.B	R2, R2, #0
0x1510	0x44214058  ASHL.L	R2, R2, #5
0x1514	0x4421500D  BEXTU.L	R2, R2, #256
0x1518	0x44318025  OR.L	R3, R3, R2
0x151C	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 751 :: 		
0x1520	0x4420C0A0  ADD.L	R2, R1, #10
0x1524	0xA8210000  LDI.B	R2, R2, #0
0x1528	0x44214048  ASHL.L	R2, R2, #4
0x152C	0x4421500D  BEXTU.L	R2, R2, #256
0x1530	0x44318025  OR.L	R3, R3, R2
0x1534	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 752 :: 		
0x1538	0x4420C0D0  ADD.L	R2, R1, #13
0x153C	0xA8210000  LDI.B	R2, R2, #0
0x1540	0x44214038  ASHL.L	R2, R2, #3
0x1544	0x4421500D  BEXTU.L	R2, R2, #256
0x1548	0x44318025  OR.L	R3, R3, R2
0x154C	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 753 :: 		
0x1550	0x4420C080  ADD.L	R2, R1, #8
0x1554	0xA8210000  LDI.B	R2, R2, #0
0x1558	0x44318025  OR.L	R3, R3, R2
0x155C	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 755 :: 		
0x1560	0x44204100  ADD.L	R2, R0, #16
0x1564	0xB4218000  STI.L	R2, #0, R3
;__Lib_SPI.c, 757 :: 		
0x1568	0x44204140  ADD.L	R2, R0, #20
0x156C	0xAC210000  LDI.L	R2, R2, #0
;__Lib_SPI.c, 758 :: 		
0x1570	0x4421500D  BEXTU.L	R2, R2, #256
0x1574	0x44314F44  AND.L	R3, R2, #244
0x1578	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 759 :: 		
0x157C	0x4420C0C0  ADD.L	R2, R1, #12
0x1580	0xA8210000  LDI.B	R2, R2, #0
0x1584	0x44214038  ASHL.L	R2, R2, #3
0x1588	0x4421500D  BEXTU.L	R2, R2, #256
0x158C	0x44218025  OR.L	R2, R3, R2
; tmp start address is: 16 (R4)
0x1590	0x4441500D  BEXTU.L	R4, R2, #256
;__Lib_SPI.c, 761 :: 		
0x1594	0x4430C030  ADD.L	R3, R1, #3
; conf end address is: 4 (R1)
0x1598	0x0030056F  JMP	L___Lib_SPI_SPIx_Init_Advanced28
;__Lib_SPI.c, 763 :: 		
L___Lib_SPI_SPIx_Init_Advanced30:
0x159C	0x4412500D  BEXTU.L	R1, R4, #256
0x15A0	0x00300579  JMP	L___Lib_SPI_SPIx_Init_Advanced29
;__Lib_SPI.c, 764 :: 		
L___Lib_SPI_SPIx_Init_Advanced31:
;__Lib_SPI.c, 766 :: 		
0x15A4	0x44124015  OR.L	R1, R4, #1
0x15A8	0x4410D00D  BEXTU.L	R1, R1, #256
; tmp end address is: 16 (R4)
; tmp start address is: 4 (R1)
;__Lib_SPI.c, 767 :: 		
; tmp end address is: 4 (R1)
0x15AC	0x00300579  JMP	L___Lib_SPI_SPIx_Init_Advanced29
;__Lib_SPI.c, 769 :: 		
L___Lib_SPI_SPIx_Init_Advanced32:
;__Lib_SPI.c, 771 :: 		
; tmp start address is: 16 (R4)
0x15B0	0x44124025  OR.L	R1, R4, #2
0x15B4	0x4410D00D  BEXTU.L	R1, R1, #256
; tmp end address is: 16 (R4)
; tmp start address is: 4 (R1)
;__Lib_SPI.c, 772 :: 		
; tmp end address is: 4 (R1)
0x15B8	0x00300579  JMP	L___Lib_SPI_SPIx_Init_Advanced29
;__Lib_SPI.c, 774 :: 		
L___Lib_SPI_SPIx_Init_Advanced28:
; tmp start address is: 16 (R4)
0x15BC	0xA8218000  LDI.B	R2, R3, #0
0x15C0	0x59E14002  CMP.B	R2, #0
0x15C4	0x00280567  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Init_Advanced30
0x15C8	0xA8218000  LDI.B	R2, R3, #0
0x15CC	0x59E14012  CMP.B	R2, #1
0x15D0	0x00280569  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Init_Advanced31
0x15D4	0xA8218000  LDI.B	R2, R3, #0
0x15D8	0x59E14022  CMP.B	R2, #2
0x15DC	0x0028056C  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Init_Advanced32
; tmp end address is: 16 (R4)
0x15E0	0x4412500D  BEXTU.L	R1, R4, #256
L___Lib_SPI_SPIx_Init_Advanced29:
;__Lib_SPI.c, 776 :: 		
; tmp start address is: 4 (R1)
0x15E4	0x44204140  ADD.L	R2, R0, #20
; spiBase end address is: 0 (R0)
0x15E8	0xB4208000  STI.L	R2, #0, R1
; tmp end address is: 4 (R1)
;__Lib_SPI.c, 777 :: 		
L_end_SPIx_Init_Advanced:
0x15EC	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Init_Advanced
_getADC:
;Voltmeter_click_FT90.c, 66 :: 		unsigned int getADC( void )
0x2700	0x95D00004  LINK	LR, #4
;Voltmeter_click_FT90.c, 73 :: 		sum = 0;
; sum start address is: 20 (R5)
0x2704	0x64500000  LDK.L	R5, #0
;Voltmeter_click_FT90.c, 75 :: 		for(i=0; i<10; i++ )
; i start address is: 16 (R4)
0x2708	0x64400000  LDK.L	R4, #0
; sum end address is: 20 (R5)
; i end address is: 16 (R4)
L_getADC8:
; i start address is: 16 (R4)
; sum start address is: 20 (R5)
0x270C	0x59E240A2  CMP.B	R4, #10
0x2710	0x006009DE  JMPC	R30, C, #0, L_getADC9
;Voltmeter_click_FT90.c, 77 :: 		Chip_Select = 0;               // Select MCP3201
0x2714	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x2718	0x440043CB  BINS.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)=0
0x271C	0xBC010084  STA.L	GPIO_PIN28_bit+0, R0
;Voltmeter_click_FT90.c, 78 :: 		read = SPIM1_Read(buffer);      // Get first 8 bits of ADC value
0x2720	0xA80F8000  LDI.B	R0, SP, #0
0x2724	0x003405F6  CALL	_SPIM1_Read+0
; read start address is: 24 (R6)
0x2728	0x4460500D  BEXTU.L	R6, R0, #256
;Voltmeter_click_FT90.c, 79 :: 		read1 = SPIM1_Read(buffer);     // Get the rest of the ADC value bits
0x272C	0xA80F8000  LDI.B	R0, SP, #0
0x2730	0x003405F6  CALL	_SPIM1_Read+0
; read1 start address is: 4 (R1)
0x2734	0x4410500D  BEXTU.L	R1, R0, #256
;Voltmeter_click_FT90.c, 80 :: 		Chip_Select = 1;               // Deselect MCP3201
0x2738	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x273C	0x440063CB  BINS.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)=1
0x2740	0xBC010084  STA.L	GPIO_PIN28_bit+0, R0
;Voltmeter_click_FT90.c, 81 :: 		read = ((read & 0x1F) << 8);   // Store the first 8 bits of the ADC value in temporary variable
0x2744	0x440341F4  AND.L	R0, R6, #31
0x2748	0x4400400D  BEXTU.L	R0, R0, #0
; read end address is: 24 (R6)
0x274C	0x44004088  ASHL.L	R0, R0, #8
; read start address is: 8 (R2)
0x2750	0x4420400D  BEXTU.L	R2, R0, #0
;Voltmeter_click_FT90.c, 82 :: 		read = ((read | read1) >> 1);  // Store the rest of the ADC value bits in temporary variable
0x2754	0x44010015  OR.L	R0, R2, R1
0x2758	0x4400400D  BEXTU.L	R0, R0, #0
; read1 end address is: 4 (R1)
; read end address is: 8 (R2)
0x275C	0x44004019  LSHR.L	R0, R0, #1
; read start address is: 4 (R1)
0x2760	0x4410400D  BEXTU.L	R1, R0, #0
;Voltmeter_click_FT90.c, 83 :: 		sum = sum + read;              // Sum of the eight ADC readings
0x2764	0x44528010  ADD.L	R5, R5, R1
0x2768	0x4452C00D  BEXTU.L	R5, R5, #0
; read end address is: 4 (R1)
;Voltmeter_click_FT90.c, 75 :: 		for(i=0; i<10; i++ )
0x276C	0x44424010  ADD.L	R4, R4, #1
0x2770	0x4442500D  BEXTU.L	R4, R4, #256
;Voltmeter_click_FT90.c, 84 :: 		}
; i end address is: 16 (R4)
0x2774	0x003009C3  JMP	L_getADC8
L_getADC9:
;Voltmeter_click_FT90.c, 85 :: 		avrg = sum / 10;                  // Average ADC value based on sum of the ADC readings
0x2778	0xF402C0A0  UDIV.L	R0, R5, #10
; sum end address is: 20 (R5)
; avrg start address is: 0 (R0)
;Voltmeter_click_FT90.c, 86 :: 		return avrg;                     // Returns the average ADC value
; avrg end address is: 0 (R0)
;Voltmeter_click_FT90.c, 87 :: 		}
L_end_getADC:
0x277C	0x99D00000  UNLINK	LR
0x2780	0xA0000000  RETURN	
; end of _getADC
_SPIM1_Read:
;__Lib_SPI.c, 413 :: 		
0x17D8	0x95D00004  LINK	LR, #4
0x17DC	0xB1F00000  STI.B	SP, #0, R0
;__Lib_SPI.c, 415 :: 		
0x17E0	0x441FC000  ADD.L	R1, SP, #0
0x17E4	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x17E8	0x003402DD  CALL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 416 :: 		
L_end_SPIM1_Read:
0x17EC	0x99D00000  UNLINK	LR
0x17F0	0xA0000000  RETURN	
; end of _SPIM1_Read
__Lib_SPI_SPIx_Read:
;__Lib_SPI.c, 808 :: 		
; bufferIn start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; bufferIn end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; bufferIn start address is: 4 (R1)
;__Lib_SPI.c, 811 :: 		
0x0B74	0x44304080  ADD.L	R3, R0, #8
0x0B78	0xA8208000  LDI.B	R2, R1, #0
; bufferIn end address is: 4 (R1)
0x0B7C	0xB4310000  STI.L	R3, #0, R2
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 814 :: 		
L___Lib_SPI_SPIx_Read36:
; spiBase start address is: 0 (R0)
0x0B80	0x44204040  ADD.L	R2, R0, #4
0x0B84	0xAC210000  LDI.L	R2, R2, #0
0x0B88	0x44214044  AND.L	R2, R2, #4
0x0B8C	0x5DE14002  CMP.L	R2, #0
0x0B90	0x002002E6  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read37
0x0B94	0x003002E0  JMP	L___Lib_SPI_SPIx_Read36
L___Lib_SPI_SPIx_Read37:
;__Lib_SPI.c, 817 :: 		
L___Lib_SPI_SPIx_Read38:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x0B98	0x44204040  ADD.L	R2, R0, #4
0x0B9C	0xAC210000  LDI.L	R2, R2, #0
0x0BA0	0x44214084  AND.L	R2, R2, #8
0x0BA4	0x5DE14002  CMP.L	R2, #0
0x0BA8	0x002002EC  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read39
0x0BAC	0x003002E6  JMP	L___Lib_SPI_SPIx_Read38
L___Lib_SPI_SPIx_Read39:
;__Lib_SPI.c, 820 :: 		
L___Lib_SPI_SPIx_Read40:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x0BB0	0x44204040  ADD.L	R2, R0, #4
0x0BB4	0xAC210000  LDI.L	R2, R2, #0
0x0BB8	0x44214804  AND.L	R2, R2, #128
0x0BBC	0x5DE14002  CMP.L	R2, #0
0x0BC0	0x002002F2  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read41
0x0BC4	0x003002EC  JMP	L___Lib_SPI_SPIx_Read40
L___Lib_SPI_SPIx_Read41:
;__Lib_SPI.c, 823 :: 		
0x0BC8	0x44204080  ADD.L	R2, R0, #8
; spiBase end address is: 0 (R0)
0x0BCC	0xAC210000  LDI.L	R2, R2, #0
0x0BD0	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_SPI.c, 824 :: 		
L_end_SPIx_Read:
0x0BD4	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Read
_FloatToStr:
;__Lib_Conversions.c, 639 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x287C	0x95D00004  LINK	LR, #4
0x2880	0x44204000  MOVE.L	R2, R0
0x2884	0x4440C000  MOVE.L	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 641 :: 		
; bpoint start address is: 0 (R0)
0x2888	0x64000000  LDK.L	R0, #0
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 4 (R1)
0x288C	0x64100000  LDK.L	R1, #0
;__Lib_Conversions.c, 646 :: 		
0x2890	0xB5F10000  STI.L	SP, #0, R2
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 647 :: 		
0x2894	0xAC3F8000  LDI.L	R3, SP, #0
0x2898	0x642FFFFF  LDK.L	R2, #-1
0x289C	0x5DE18022  CMP.L	R3, R2
0x28A0	0x00200A2F  JMPC	R30, Z, #0, L_FloatToStr90
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 648 :: 		
0x28A4	0x6420002C  LDK.L	R2, #?lstr1___Lib_Conversions+0
0x28A8	0x44114000  MOVE.L	R1, R2
0x28AC	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x28B0	0x003406B7  CALL	_strcpy+0
;__Lib_Conversions.c, 649 :: 		
0x28B4	0x64000003  LDK.L	R0, #3
0x28B8	0x00300AEC  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 650 :: 		
L_FloatToStr90:
;__Lib_Conversions.c, 651 :: 		
; dexpon start address is: 4 (R1)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x28BC	0x64500001  LDK.L	R5, #1
;__Lib_Conversions.c, 652 :: 		
0x28C0	0x442FC000  ADD.L	R2, SP, #0
0x28C4	0x44214030  ADD.L	R2, R2, #3
0x28C8	0xA8210000  LDI.B	R2, R2, #0
0x28CC	0x44214804  AND.L	R2, R2, #128
0x28D0	0x59E14002  CMP.B	R2, #0
0x28D4	0x00280A42  JMPC	R30, Z, #1, L__FloatToStr125
;__Lib_Conversions.c, 653 :: 		
0x28D8	0x442FC000  ADD.L	R2, SP, #0
0x28DC	0x44314030  ADD.L	R3, R2, #3
0x28E0	0xA8218000  LDI.B	R2, R3, #0
0x28E4	0x44214806  XOR.L	R2, R2, #128
0x28E8	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 654 :: 		
0x28EC	0x4422C010  ADD.L	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x28F0	0x4431500D  BEXTU.L	R3, R2, #256
;__Lib_Conversions.c, 655 :: 		
0x28F4	0x6420002D  LDK.L	R2, #45
0x28F8	0xB0410000  STI.B	R4, #0, R2
0x28FC	0x44424010  ADD.L	R4, R4, #1
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x2900	0x4461D00D  BEXTU.L	R6, R3, #256
;__Lib_Conversions.c, 656 :: 		
0x2904	0x00300A43  JMP	L_FloatToStr91
L__FloatToStr125:
;__Lib_Conversions.c, 652 :: 		
0x2908	0x4462D00D  BEXTU.L	R6, R5, #256
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr91:
;__Lib_Conversions.c, 657 :: 		
; str start address is: 16 (R4)
; i start address is: 24 (R6)
0x290C	0xAC2F8000  LDI.L	R2, SP, #0
0x2910	0x5DE14002  CMP.L	R2, #0
0x2914	0x00200A4C  JMPC	R30, Z, #0, L_FloatToStr92
; bpoint end address is: 0 (R0)
; i end address is: 24 (R6)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 658 :: 		
0x2918	0x64200030  LDK.L	R2, #?lstr2___Lib_Conversions+0
0x291C	0x44114000  MOVE.L	R1, R2
0x2920	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x2924	0x003406B7  CALL	_strcpy+0
;__Lib_Conversions.c, 659 :: 		
0x2928	0x64000000  LDK.L	R0, #0
0x292C	0x00300AEC  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 660 :: 		
L_FloatToStr92:
;__Lib_Conversions.c, 661 :: 		
; dexpon start address is: 4 (R1)
; i start address is: 24 (R6)
; str start address is: 16 (R4)
; bpoint start address is: 0 (R0)
0x2930	0xAC3F8000  LDI.L	R3, SP, #0
0x2934	0x6C200AEE  LPM.L	R2, $+644
0x2938	0x5DE18022  CMP.L	R3, R2
0x293C	0x00200A56  JMPC	R30, Z, #0, L_FloatToStr93
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 662 :: 		
0x2940	0x64200032  LDK.L	R2, #?lstr3___Lib_Conversions+0
0x2944	0x44114000  MOVE.L	R1, R2
0x2948	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x294C	0x003406B7  CALL	_strcpy+0
;__Lib_Conversions.c, 663 :: 		
0x2950	0x4403500D  BEXTU.L	R0, R6, #256
; i end address is: 24 (R6)
0x2954	0x00300AEC  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 664 :: 		
L_FloatToStr93:
;__Lib_Conversions.c, 672 :: 		
; dexpon start address is: 4 (R1)
; str start address is: 16 (R4)
; bpoint start address is: 0 (R0)
0x2958	0x44D0500D  BEXTU.L	R13, R0, #256
; str end address is: 16 (R4)
; dexpon end address is: 4 (R1)
0x295C	0x44E24000  MOVE.L	R14, R4
L_FloatToStr94:
; bpoint end address is: 0 (R0)
; str start address is: 56 (R14)
; dexpon start address is: 4 (R1)
; bpoint start address is: 52 (R13)
0x2960	0x6C600AEF  LPM.L	R6, $+604
0x2964	0xAC4F8000  LDI.L	R4, SP, #0
0x2968	0x003406CC  CALL	__Compare_FP+0
0x296C	0x01280A63  JMPC	R30, GTE, #1, L_FloatToStr95
;__Lib_Conversions.c, 673 :: 		
0x2970	0xAC4F8000  LDI.L	R4, SP, #0
0x2974	0x6C600AF0  LPM.L	R6, $+588
0x2978	0x003408A5  CALL	__Mul_FP+0
0x297C	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 674 :: 		
0x2980	0x4410C012  SUB.L	R1, R1, #1
0x2984	0x4410D00C  BEXTS.L	R1, R1, #256
;__Lib_Conversions.c, 675 :: 		
0x2988	0x00300A58  JMP	L_FloatToStr94
L_FloatToStr95:
;__Lib_Conversions.c, 680 :: 		
; str end address is: 56 (R14)
; dexpon end address is: 4 (R1)
L_FloatToStr96:
; bpoint end address is: 52 (R13)
; bpoint start address is: 52 (R13)
; dexpon start address is: 4 (R1)
; str start address is: 56 (R14)
0x298C	0x6C600AF0  LPM.L	R6, $+564
0x2990	0xAC4F8000  LDI.L	R4, SP, #0
0x2994	0x003406CC  CALL	__Compare_FP+0
0x2998	0x64000000  LDK.L	R0, #0
0x299C	0x01200A69  JMPC	R30, GTE, #0, L__FloatToStr176
0x29A0	0x64000001  LDK.L	R0, #1
L__FloatToStr176:
0x29A4	0x5DE04002  CMP.L	R0, #0
0x29A8	0x00280A72  JMPC	R30, Z, #1, L_FloatToStr97
;__Lib_Conversions.c, 681 :: 		
0x29AC	0xAC4F8000  LDI.L	R4, SP, #0
0x29B0	0x6C600AF1  LPM.L	R6, $+532
0x29B4	0x003408A5  CALL	__Mul_FP+0
0x29B8	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 682 :: 		
0x29BC	0x4410C010  ADD.L	R1, R1, #1
0x29C0	0x4410D00C  BEXTS.L	R1, R1, #256
;__Lib_Conversions.c, 683 :: 		
0x29C4	0x00300A63  JMP	L_FloatToStr96
L_FloatToStr97:
;__Lib_Conversions.c, 688 :: 		
0x29C8	0xAC2F8000  LDI.L	R2, SP, #0
0x29CC	0x44214018  ASHL.L	R2, R2, #1
0x29D0	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 697 :: 		
0x29D4	0x442FC000  ADD.L	R2, SP, #0
0x29D8	0x44214030  ADD.L	R2, R2, #3
0x29DC	0xA8210000  LDI.B	R2, R2, #0
0x29E0	0x442147F2  SUB.L	R2, R2, #127
; d start address is: 0 (R0)
0x29E4	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_Conversions.c, 700 :: 		
0x29E8	0x442FC000  ADD.L	R2, SP, #0
0x29EC	0x44314030  ADD.L	R3, R2, #3
0x29F0	0x64200001  LDK.L	R2, #1
0x29F4	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 701 :: 		
0x29F8	0x4430500D  BEXTU.L	R3, R0, #256
; d end address is: 0 (R0)
0x29FC	0xAC2F8000  LDI.L	R2, SP, #0
0x2A00	0x44210038  ASHL.L	R2, R2, R3
0x2A04	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 702 :: 		
0x2A08	0x442FC000  ADD.L	R2, SP, #0
0x2A0C	0x44214030  ADD.L	R2, R2, #3
0x2A10	0xA8210000  LDI.B	R2, R2, #0
0x2A14	0x44214300  ADD.L	R2, R2, #48
0x2A18	0xB0E10000  STI.B	R14, #0, R2
0x2A1C	0x44074010  ADD.L	R0, R14, #1
; str end address is: 56 (R14)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 703 :: 		
0x2A20	0x59E0C012  CMP.B	R1, #1
0x2A24	0x01200A8F  JMPC	R30, GTE, #0, L__FloatToStr124
0x2A28	0x59E0C062  CMP.B	R1, #6
0x2A2C	0x01680A8F  JMPC	R30, GT, #1, L__FloatToStr123
0x2A30	0x44504000  MOVE.L	R5, R0
; bpoint end address is: 52 (R13)
0x2A34	0x4426D00D  BEXTU.L	R2, R13, #256
0x2A38	0x00300A93  JMP	L_FloatToStr100
L__FloatToStr124:
L__FloatToStr123:
;__Lib_Conversions.c, 704 :: 		
0x2A3C	0x6420002E  LDK.L	R2, #46
0x2A40	0xB0010000  STI.B	R0, #0, R2
0x2A44	0x44504010  ADD.L	R5, R0, #1
; str end address is: 0 (R0)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 705 :: 		
; bpoint start address is: 8 (R2)
0x2A48	0x64200001  LDK.L	R2, #1
; bpoint end address is: 8 (R2)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 706 :: 		
L_FloatToStr100:
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 8 (R2)
; str start address is: 20 (R5)
; d start address is: 0 (R0)
0x2A4C	0x64000006  LDK.L	R0, #6
; dexpon end address is: 4 (R1)
; bpoint end address is: 8 (R2)
; str end address is: 20 (R5)
; d end address is: 0 (R0)
0x2A50	0x4440D00C  BEXTS.L	R4, R1, #256
0x2A54	0x4411500D  BEXTU.L	R1, R2, #256
L_FloatToStr101:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x2A58	0x59E04002  CMP.B	R0, #0
0x2A5C	0x00280ABA  JMPC	R30, Z, #1, L_FloatToStr102
;__Lib_Conversions.c, 708 :: 		
0x2A60	0x442FC000  ADD.L	R2, SP, #0
0x2A64	0x44314030  ADD.L	R3, R2, #3
0x2A68	0x64200000  LDK.L	R2, #0
0x2A6C	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 709 :: 		
0x2A70	0xAC2F8000  LDI.L	R2, SP, #0
0x2A74	0x44314028  ASHL.L	R3, R2, #2
0x2A78	0xAC2F8000  LDI.L	R2, SP, #0
0x2A7C	0x44210030  ADD.L	R2, R2, R3
0x2A80	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 710 :: 		
0x2A84	0xAC2F8000  LDI.L	R2, SP, #0
0x2A88	0x44214018  ASHL.L	R2, R2, #1
0x2A8C	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 711 :: 		
0x2A90	0x442FC000  ADD.L	R2, SP, #0
0x2A94	0x44214030  ADD.L	R2, R2, #3
0x2A98	0xA8210000  LDI.B	R2, R2, #0
0x2A9C	0x44214300  ADD.L	R2, R2, #48
0x2AA0	0xB0510000  STI.B	R5, #0, R2
0x2AA4	0x4452C010  ADD.L	R5, R5, #1
;__Lib_Conversions.c, 712 :: 		
0x2AA8	0x59E0C002  CMP.B	R1, #0
0x2AAC	0x00200AB7  JMPC	R30, Z, #0, L__FloatToStr127
;__Lib_Conversions.c, 713 :: 		
0x2AB0	0x44224012  SUB.L	R2, R4, #1
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x2AB4	0x4431500C  BEXTS.L	R3, R2, #256
0x2AB8	0x59E14002  CMP.B	R2, #0
0x2ABC	0x00200AB5  JMPC	R30, Z, #0, L__FloatToStr126
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 714 :: 		
0x2AC0	0x6420002E  LDK.L	R2, #46
0x2AC4	0xB0510000  STI.B	R5, #0, R2
0x2AC8	0x4452C010  ADD.L	R5, R5, #1
;__Lib_Conversions.c, 715 :: 		
; bpoint start address is: 4 (R1)
0x2ACC	0x64100001  LDK.L	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 716 :: 		
0x2AD0	0x00300AB5  JMP	L_FloatToStr105
L__FloatToStr126:
;__Lib_Conversions.c, 713 :: 		
;__Lib_Conversions.c, 716 :: 		
L_FloatToStr105:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x2AD4	0x4441D00C  BEXTS.L	R4, R3, #256
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x2AD8	0x00300AB7  JMP	L_FloatToStr104
L__FloatToStr127:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 716 :: 		
L_FloatToStr104:
;__Lib_Conversions.c, 707 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x2ADC	0x44004012  SUB.L	R0, R0, #1
0x2AE0	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_Conversions.c, 717 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x2AE4	0x00300A96  JMP	L_FloatToStr101
L_FloatToStr102:
;__Lib_Conversions.c, 718 :: 		
0x2AE8	0x4412C000  MOVE.L	R1, R5
; dexpon end address is: 16 (R4)
0x2AEC	0x4402500C  BEXTS.L	R0, R4, #256
L_FloatToStr106:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x2AF0	0x4420FFF0  ADD.L	R2, R1, #-1
0x2AF4	0xA8210000  LDI.B	R2, R2, #0
0x2AF8	0x59E14302  CMP.B	R2, #48
0x2AFC	0x00200AC2  JMPC	R30, Z, #0, L_FloatToStr107
;__Lib_Conversions.c, 719 :: 		
0x2B00	0x4410C012  SUB.L	R1, R1, #1
0x2B04	0x00300ABC  JMP	L_FloatToStr106
L_FloatToStr107:
;__Lib_Conversions.c, 720 :: 		
0x2B08	0x4420FFF0  ADD.L	R2, R1, #-1
0x2B0C	0xA8210000  LDI.B	R2, R2, #0
0x2B10	0x59E142E2  CMP.B	R2, #46
0x2B14	0x00200AC8  JMPC	R30, Z, #0, L__FloatToStr128
;__Lib_Conversions.c, 721 :: 		
0x2B18	0x4410C012  SUB.L	R1, R1, #1
; str end address is: 4 (R1)
0x2B1C	0x00300AC8  JMP	L_FloatToStr108
L__FloatToStr128:
;__Lib_Conversions.c, 720 :: 		
;__Lib_Conversions.c, 721 :: 		
L_FloatToStr108:
;__Lib_Conversions.c, 722 :: 		
; str start address is: 4 (R1)
0x2B20	0x59E04002  CMP.B	R0, #0
0x2B24	0x00280AE8  JMPC	R30, Z, #1, L__FloatToStr131
;__Lib_Conversions.c, 723 :: 		
0x2B28	0x64200065  LDK.L	R2, #101
0x2B2C	0xB0110000  STI.B	R1, #0, R2
0x2B30	0x4410C010  ADD.L	R1, R1, #1
;__Lib_Conversions.c, 724 :: 		
0x2B34	0x59E04002  CMP.B	R0, #0
0x2B38	0x01280AD7  JMPC	R30, GTE, #1, L__FloatToStr129
;__Lib_Conversions.c, 725 :: 		
0x2B3C	0x6420002D  LDK.L	R2, #45
0x2B40	0xB0110000  STI.B	R1, #0, R2
0x2B44	0x4410C010  ADD.L	R1, R1, #1
;__Lib_Conversions.c, 726 :: 		
0x2B48	0x64200000  LDK.L	R2, #0
0x2B4C	0x44210002  SUB.L	R2, R2, R0
0x2B50	0x4401500C  BEXTS.L	R0, R2, #256
; dexpon end address is: 0 (R0)
; str end address is: 4 (R1)
0x2B54	0x4430500C  BEXTS.L	R3, R0, #256
;__Lib_Conversions.c, 727 :: 		
0x2B58	0x00300AD8  JMP	L_FloatToStr110
L__FloatToStr129:
;__Lib_Conversions.c, 724 :: 		
0x2B5C	0x4430500C  BEXTS.L	R3, R0, #256
;__Lib_Conversions.c, 727 :: 		
L_FloatToStr110:
;__Lib_Conversions.c, 728 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x2B60	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_Conversions.c, 729 :: 		
0x2B64	0x4421D00D  BEXTU.L	R2, R3, #256
; dexpon end address is: 12 (R3)
0x2B68	0x59E14092  CMP.B	R2, #9
0x2B6C	0x01A00AE2  JMPC	R30, A, #0, L__FloatToStr130
;__Lib_Conversions.c, 730 :: 		
0x2B70	0xF42040A0  UDIV.L	R2, R0, #10
0x2B74	0x4421500D  BEXTU.L	R2, R2, #256
0x2B78	0x44214300  ADD.L	R2, R2, #48
0x2B7C	0xB0110000  STI.B	R1, #0, R2
0x2B80	0x4410C010  ADD.L	R1, R1, #1
; str end address is: 4 (R1)
0x2B84	0x00300AE2  JMP	L_FloatToStr111
L__FloatToStr130:
;__Lib_Conversions.c, 729 :: 		
;__Lib_Conversions.c, 730 :: 		
L_FloatToStr111:
;__Lib_Conversions.c, 731 :: 		
; str start address is: 4 (R1)
0x2B88	0xF42040A1  UMOD.L	R2, R0, #10
0x2B8C	0x4421500D  BEXTU.L	R2, R2, #256
; d end address is: 0 (R0)
0x2B90	0x44214300  ADD.L	R2, R2, #48
0x2B94	0xB0110000  STI.B	R1, #0, R2
0x2B98	0x4400C010  ADD.L	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 732 :: 		
0x2B9C	0x00300AE9  JMP	L_FloatToStr109
L__FloatToStr131:
;__Lib_Conversions.c, 722 :: 		
0x2BA0	0x4400C000  MOVE.L	R0, R1
;__Lib_Conversions.c, 732 :: 		
L_FloatToStr109:
;__Lib_Conversions.c, 733 :: 		
; str start address is: 0 (R0)
0x2BA4	0x64200000  LDK.L	R2, #0
0x2BA8	0xB0010000  STI.B	R0, #0, R2
; str end address is: 0 (R0)
;__Lib_Conversions.c, 734 :: 		
0x2BAC	0x64000000  LDK.L	R0, #0
;__Lib_Conversions.c, 735 :: 		
L_end_FloatToStr:
0x2BB0	0x99D00000  UNLINK	LR
0x2BB4	0xA0000000  RETURN	
0x2BB8	0x7F800000  	#2139095040
0x2BBC	0x3F800000  	#1065353216
0x2BC0	0x41200000  	#1092616192
0x2BC4	0x3DCCCCCD  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x1ADC	0x95D00004  LINK	LR, #4
0x1AE0	0xB5F08000  STI.L	SP, #0, R1
0x1AE4	0x44104000  MOVE.L	R1, R0
0x1AE8	0xAC0F8000  LDI.L	R0, SP, #0
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x1AEC	0x4430C000  MOVE.L	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x1AF0	0x4441C000  MOVE.L	R4, R3
0x1AF4	0x4421C010  ADD.L	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x1AF8	0x44514000  MOVE.L	R5, R2
; cp end address is: 20 (R5)
0x1AFC	0x44304000  MOVE.L	R3, R0
0x1B00	0x44204010  ADD.L	R2, R0, #1
0x1B04	0x44014000  MOVE.L	R0, R2
; from end address is: 0 (R0)
0x1B08	0xA8218000  LDI.B	R2, R3, #0
0x1B0C	0xB0410000  STI.B	R4, #0, R2
0x1B10	0xA8220000  LDI.B	R2, R4, #0
0x1B14	0x59E14002  CMP.B	R2, #0
0x1B18	0x002806C9  JMPC	R30, Z, #1, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x1B1C	0x4432C000  MOVE.L	R3, R5
0x1B20	0x003006BC  JMP	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x1B24	0x4400C000  MOVE.L	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x1B28	0x99D00000  UNLINK	LR
0x1B2C	0xA0000000  RETURN	
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 1748 :: 		
;__Lib_MathDouble.c, 1751 :: 		
0x1B30	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1753 :: 		
0x1B34	0x44807FE0  ADD.L	R8, R0, #-2
;__Lib_MathDouble.c, 1754 :: 		
0x1B38	0x44524018  ASHL.L	R5, R4, #1
;__Lib_MathDouble.c, 1755 :: 		
0x1B3C	0x44734018  ASHL.L	R7, R6, #1
;__Lib_MathDouble.c, 1756 :: 		
0x1B40	0x44928075  OR.L	R9, R5, R7
;__Lib_MathDouble.c, 1758 :: 		
0x1B44	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1759 :: 		
0x1B48	0x002806FD  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1761 :: 		
0x1B4C	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1762 :: 		
0x1B50	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1764 :: 		
0x1B54	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1766 :: 		
0x1B58	0x5DE280F2  CMP.L	R5, R15
;__Lib_MathDouble.c, 1767 :: 		
0x1B5C	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1768 :: 		
0x1B60	0x006006DA  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1769 :: 		
0x1B64	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1770 :: 		
label_1:
;__Lib_MathDouble.c, 1772 :: 		
0x1B68	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1773 :: 		
0x1B6C	0x002806FF  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1775 :: 		
0x1B70	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1776 :: 		
0x1B74	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1778 :: 		
0x1B78	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1780 :: 		
0x1B7C	0x5DE380F2  CMP.L	R7, R15
;__Lib_MathDouble.c, 1781 :: 		
0x1B80	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1782 :: 		
0x1B84	0x006006E3  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1783 :: 		
0x1B88	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1784 :: 		
label_2:
;__Lib_MathDouble.c, 1786 :: 		
0x1B8C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1787 :: 		
0x1B90	0x002806FF  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1789 :: 		
0x1B94	0x4452C019  LSHR.L	R5, R5, #1
;__Lib_MathDouble.c, 1791 :: 		
0x1B98	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 1792 :: 		
0x1B9C	0x012806E9  JMPC	R30, GTE, #1, label51
;__Lib_MathDouble.c, 1794 :: 		
0x1BA0	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 1796 :: 		
label51:
;__Lib_MathDouble.c, 1798 :: 		
0x1BA4	0x4473C019  LSHR.L	R7, R7, #1
;__Lib_MathDouble.c, 1800 :: 		
0x1BA8	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 1801 :: 		
0x1BAC	0x012806ED  JMPC	R30, GTE, #1, label52
;__Lib_MathDouble.c, 1803 :: 		
0x1BB0	0x44700072  SUB.L	R7, R0, R7
;__Lib_MathDouble.c, 1805 :: 		
label52:
;__Lib_MathDouble.c, 1807 :: 		
0x1BB4	0x5DE28072  CMP.L	R5, R7
;__Lib_MathDouble.c, 1808 :: 		
0x1BB8	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1809 :: 		
0x1BBC	0x012806F1  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 1810 :: 		
0x1BC0	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1811 :: 		
label_3:
;__Lib_MathDouble.c, 1813 :: 		
0x1BC4	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1814 :: 		
0x1BC8	0x002806F5  JMPC	R30, Z, #1, label53
;__Lib_MathDouble.c, 1816 :: 		
0x1BCC	0x44207FF0  ADD.L	R2, R0, #-1
;__Lib_MathDouble.c, 1817 :: 		
0x1BD0	0x003006FE  JMP	label54
;__Lib_MathDouble.c, 1819 :: 		
label53:
;__Lib_MathDouble.c, 1821 :: 		
0x1BD4	0x5DE38052  CMP.L	R7, R5
;__Lib_MathDouble.c, 1822 :: 		
0x1BD8	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1823 :: 		
0x1BDC	0x012806F9  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 1824 :: 		
0x1BE0	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1825 :: 		
label_4:
;__Lib_MathDouble.c, 1827 :: 		
0x1BE4	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1828 :: 		
0x1BE8	0x002806FD  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1830 :: 		
0x1BEC	0x44204010  ADD.L	R2, R0, #1
;__Lib_MathDouble.c, 1831 :: 		
0x1BF0	0x003006FE  JMP	label54
;__Lib_MathDouble.c, 1833 :: 		
label49:
;__Lib_MathDouble.c, 1835 :: 		
0x1BF4	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1837 :: 		
label54:
;__Lib_MathDouble.c, 1839 :: 		
0x1BF8	0x00300701  JMP	label_end
;__Lib_MathDouble.c, 1841 :: 		
label50:
;__Lib_MathDouble.c, 1843 :: 		
0x1BFC	0x44200085  OR.L	R2, R0, R8
;__Lib_MathDouble.c, 1844 :: 		
0x1C00	0x003006FE  JMP	label54
;__Lib_MathDouble.c, 1846 :: 		
label_end:
;__Lib_MathDouble.c, 1848 :: 		
0x1C04	0x5DE14002  CMP.L	R2, #0
;__Lib_MathDouble.c, 1851 :: 		
L_end__Compare_FP:
0x1C08	0xA0000000  RETURN	
; end of __Compare_FP
__Mul_FP:
;__Lib_MathDouble.c, 1116 :: 		
;__Lib_MathDouble.c, 1119 :: 		
0x2294	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1121 :: 		
0x2298	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 1122 :: 		
0x229C	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 1123 :: 		
0x22A0	0x44934179  LSHR.L	R9, R6, #23
;__Lib_MathDouble.c, 1124 :: 		
0x22A4	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 1126 :: 		
0x22A8	0x64A08000  LDK.L	R10, #32768
;__Lib_MathDouble.c, 1127 :: 		
0x22AC	0x44A54108  ASHL.L	R10, R10, #16
;__Lib_MathDouble.c, 1129 :: 		
0x22B0	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 1130 :: 		
0x22B4	0x445280A5  OR.L	R5, R5, R10
;__Lib_MathDouble.c, 1131 :: 		
0x22B8	0x44834088  ASHL.L	R8, R6, #8
;__Lib_MathDouble.c, 1132 :: 		
0x22BC	0x448400A5  OR.L	R8, R8, R10
;__Lib_MathDouble.c, 1133 :: 		
0x22C0	0x44C20066  XOR.L	R12, R4, R6
;__Lib_MathDouble.c, 1134 :: 		
0x22C4	0x44A500C4  AND.L	R10, R10, R12
;__Lib_MathDouble.c, 1135 :: 		
0x22C8	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1137 :: 		
0x22CC	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1138 :: 		
0x22D0	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1139 :: 		
0x22D4	0x006008B7  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1140 :: 		
0x22D8	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1141 :: 		
label_1:
;__Lib_MathDouble.c, 1143 :: 		
0x22DC	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1144 :: 		
0x22E0	0x002808E3  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 1146 :: 		
label8:
;__Lib_MathDouble.c, 1148 :: 		
0x22E4	0x44C4FFF0  ADD.L	R12, R9, #-1
;__Lib_MathDouble.c, 1150 :: 		
0x22E8	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1151 :: 		
0x22EC	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1152 :: 		
0x22F0	0x006008BE  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1153 :: 		
0x22F4	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1154 :: 		
label_2:
;__Lib_MathDouble.c, 1156 :: 		
0x22F8	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1157 :: 		
0x22FC	0x00280903  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 1159 :: 		
label14:
;__Lib_MathDouble.c, 1164 :: 		
0x2300	0xF5928088  MUL.L	R25, R5, R8
;__Lib_MathDouble.c, 1165 :: 		
0x2304	0xF5C28089  MULUH.L	R28, R5, R8
;__Lib_MathDouble.c, 1166 :: 		
0x2308	0x44BCC000  MOVE.L	R11, R25
;__Lib_MathDouble.c, 1167 :: 		
0x230C	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1169 :: 		
0x2310	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1170 :: 		
0x2314	0x002808C7  JMPC	R30, Z, #1, label3
;__Lib_MathDouble.c, 1172 :: 		
0x2318	0x4452C015  OR.L	R5, R5, #1
;__Lib_MathDouble.c, 1174 :: 		
label3:
;__Lib_MathDouble.c, 1176 :: 		
0x231C	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1177 :: 		
0x2320	0x00E808CB  JMPC	R30, S, #1, label4
;__Lib_MathDouble.c, 1179 :: 		
0x2324	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1180 :: 		
0x2328	0x4473FFF0  ADD.L	R7, R7, #-1
;__Lib_MathDouble.c, 1182 :: 		
label4:
;__Lib_MathDouble.c, 1184 :: 		
0x232C	0x44C4F820  ADD.L	R12, R9, #-126
;__Lib_MathDouble.c, 1185 :: 		
0x2330	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1186 :: 		
0x2334	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1188 :: 		
0x2338	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1189 :: 		
0x233C	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1190 :: 		
0x2340	0x006008D2  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 1191 :: 		
0x2344	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1192 :: 		
label_3:
;__Lib_MathDouble.c, 1194 :: 		
0x2348	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1195 :: 		
0x234C	0x00280920  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 1197 :: 		
label17:
;__Lib_MathDouble.c, 1199 :: 		
0x2350	0x4452C800  ADD.L	R5, R5, #128
;__Lib_MathDouble.c, 1201 :: 		
0x2354	0x5DE2C802  CMP.L	R5, #128
;__Lib_MathDouble.c, 1202 :: 		
0x2358	0x64C00000  LDK.L	R12, #0
;__Lib_MathDouble.c, 1203 :: 		
0x235C	0x006008D9  JMPC	R30, C, #0, label_4
;__Lib_MathDouble.c, 1204 :: 		
0x2360	0x64C00001  LDK.L	R12, #1
;__Lib_MathDouble.c, 1205 :: 		
label_4:
;__Lib_MathDouble.c, 1207 :: 		
0x2364	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1208 :: 		
0x2368	0x44C2C089  LSHR.L	R12, R5, #8
;__Lib_MathDouble.c, 1209 :: 		
0x236C	0x44C64014  AND.L	R12, R12, #1
;__Lib_MathDouble.c, 1210 :: 		
0x2370	0x445280C2  SUB.L	R5, R5, R12
;__Lib_MathDouble.c, 1211 :: 		
0x2374	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1212 :: 		
0x2378	0x4452C099  LSHR.L	R5, R5, #9
;__Lib_MathDouble.c, 1213 :: 		
0x237C	0x44C3C178  ASHL.L	R12, R7, #23
;__Lib_MathDouble.c, 1214 :: 		
0x2380	0x445280C5  OR.L	R5, R5, R12
;__Lib_MathDouble.c, 1215 :: 		
0x2384	0x442280A5  OR.L	R2, R5, R10
;__Lib_MathDouble.c, 1217 :: 		
label15:
;__Lib_MathDouble.c, 1219 :: 		
0x2388	0x00300937  JMP	label_end
;__Lib_MathDouble.c, 1221 :: 		
label1:
;__Lib_MathDouble.c, 1223 :: 		
0x238C	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1224 :: 		
0x2390	0x002008F8  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 1226 :: 		
0x2394	0x44528050  ADD.L	R5, R5, R5
;__Lib_MathDouble.c, 1228 :: 		
0x2398	0x5DE28002  CMP.L	R5, R0
;__Lib_MathDouble.c, 1229 :: 		
0x239C	0x002808F4  JMPC	R30, Z, #1, label7
;__Lib_MathDouble.c, 1232 :: 		
0x23A0	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1233 :: 		
0x23A4	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1234 :: 		
0x23A8	0x002808F1  JMPC	R30, Z, #1, label_6
;__Lib_MathDouble.c, 1236 :: 		
0x23AC	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1237 :: 		
0x23B0	0x4592C000  MOVE.L	R25, R5
;__Lib_MathDouble.c, 1239 :: 		
label_5:
;__Lib_MathDouble.c, 1240 :: 		
0x23B4	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1242 :: 		
0x23B8	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1243 :: 		
0x23BC	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1244 :: 		
0x23C0	0x00E008ED  JMPC	R30, S, #0, label_5
;__Lib_MathDouble.c, 1245 :: 		
label_6:
;__Lib_MathDouble.c, 1247 :: 		
0x23C4	0x447380B2  SUB.L	R7, R7, R11
;__Lib_MathDouble.c, 1248 :: 		
0x23C8	0x445280B8  ASHL.L	R5, R5, R11
;__Lib_MathDouble.c, 1249 :: 		
0x23CC	0x003008B9  JMP	label8
;__Lib_MathDouble.c, 1251 :: 		
label7:
;__Lib_MathDouble.c, 1253 :: 		
0x23D0	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1255 :: 		
0x23D4	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1256 :: 		
0x23D8	0x0028091D  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1258 :: 		
0x23DC	0x00300914  JMP	label10
;__Lib_MathDouble.c, 1260 :: 		
label6:
;__Lib_MathDouble.c, 1262 :: 		
0x23E0	0x44C28050  ADD.L	R12, R5, R5
;__Lib_MathDouble.c, 1264 :: 		
0x23E4	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1265 :: 		
0x23E8	0x0020091D  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1267 :: 		
0x23EC	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1268 :: 		
0x23F0	0x00200900  JMPC	R30, Z, #0, label11
;__Lib_MathDouble.c, 1270 :: 		
0x23F4	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1272 :: 		
0x23F8	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1273 :: 		
0x23FC	0x0028091D  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1275 :: 		
label11:
;__Lib_MathDouble.c, 1277 :: 		
0x2400	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1279 :: 		
0x2404	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1280 :: 		
0x2408	0x00200919  JMPC	R30, Z, #0, label12
;__Lib_MathDouble.c, 1282 :: 		
label2:
;__Lib_MathDouble.c, 1284 :: 		
0x240C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1285 :: 		
0x2410	0x00200916  JMPC	R30, Z, #0, label13
;__Lib_MathDouble.c, 1287 :: 		
0x2414	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 1289 :: 		
0x2418	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1290 :: 		
0x241C	0x00280914  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1293 :: 		
0x2420	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1294 :: 		
0x2424	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 1295 :: 		
0x2428	0x00280911  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 1297 :: 		
0x242C	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1298 :: 		
0x2430	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 1300 :: 		
label_7:
;__Lib_MathDouble.c, 1301 :: 		
0x2434	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1303 :: 		
0x2438	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1304 :: 		
0x243C	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1305 :: 		
0x2440	0x00E0090D  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 1306 :: 		
label_8:
;__Lib_MathDouble.c, 1308 :: 		
0x2444	0x449480B2  SUB.L	R9, R9, R11
;__Lib_MathDouble.c, 1309 :: 		
0x2448	0x448400B8  ASHL.L	R8, R8, R11
;__Lib_MathDouble.c, 1310 :: 		
0x244C	0x003008C0  JMP	label14
;__Lib_MathDouble.c, 1312 :: 		
label10:
;__Lib_MathDouble.c, 1314 :: 		
0x2450	0x442000A5  OR.L	R2, R0, R10
;__Lib_MathDouble.c, 1315 :: 		
0x2454	0x003008E2  JMP	label15
;__Lib_MathDouble.c, 1317 :: 		
label13:
;__Lib_MathDouble.c, 1319 :: 		
0x2458	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1321 :: 		
0x245C	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1322 :: 		
0x2460	0x0020091D  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1324 :: 		
label12:
;__Lib_MathDouble.c, 1326 :: 		
0x2464	0x64F07F80  LDK.L	R15, #32640
;__Lib_MathDouble.c, 1327 :: 		
0x2468	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1329 :: 		
0x246C	0x442500F5  OR.L	R2, R10, R15
;__Lib_MathDouble.c, 1330 :: 		
0x2470	0x003008E2  JMP	label15
;__Lib_MathDouble.c, 1332 :: 		
label9:
;__Lib_MathDouble.c, 1334 :: 		
0x2474	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1335 :: 		
0x2478	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1337 :: 		
0x247C	0x003008E2  JMP	label15
;__Lib_MathDouble.c, 1339 :: 		
label5:
;__Lib_MathDouble.c, 1341 :: 		
0x2480	0x5DE3C002  CMP.L	R7, #0
;__Lib_MathDouble.c, 1342 :: 		
0x2484	0x01680919  JMPC	R30, GT, #1, label12
;__Lib_MathDouble.c, 1344 :: 		
0x2488	0x44B04010  ADD.L	R11, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x248C	0x44B58072  SUB.L	R11, R11, R7
;__Lib_MathDouble.c, 1347 :: 		
0x2490	0x5DE5C202  CMP.L	R11, #32
;__Lib_MathDouble.c, 1348 :: 		
0x2494	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1349 :: 		
0x2498	0x00600928  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 1350 :: 		
0x249C	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1351 :: 		
label_9:
;__Lib_MathDouble.c, 1353 :: 		
0x24A0	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1354 :: 		
0x24A4	0x00280914  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1356 :: 		
0x24A8	0x44C04200  ADD.L	R12, R0, #32
;__Lib_MathDouble.c, 1357 :: 		
0x24AC	0x44C600B2  SUB.L	R12, R12, R11
;__Lib_MathDouble.c, 1358 :: 		
0x24B0	0x447280C8  ASHL.L	R7, R5, R12
;__Lib_MathDouble.c, 1359 :: 		
0x24B4	0x445280B9  LSHR.L	R5, R5, R11
;__Lib_MathDouble.c, 1361 :: 		
0x24B8	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1362 :: 		
0x24BC	0x00280931  JMPC	R30, Z, #1, label16
;__Lib_MathDouble.c, 1364 :: 		
0x24C0	0x4452C025  OR.L	R5, R5, #2
;__Lib_MathDouble.c, 1366 :: 		
label16:
;__Lib_MathDouble.c, 1368 :: 		
0x24C4	0x44704000  ADD.L	R7, R0, #0
;__Lib_MathDouble.c, 1369 :: 		
0x24C8	0x44C2C800  ADD.L	R12, R5, #128
;__Lib_MathDouble.c, 1371 :: 		
0x24CC	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 1372 :: 		
0x24D0	0x012808D4  JMPC	R30, GTE, #1, label17
;__Lib_MathDouble.c, 1374 :: 		
0x24D4	0x44704010  ADD.L	R7, R0, #1
;__Lib_MathDouble.c, 1375 :: 		
0x24D8	0x003008D4  JMP	label17
;__Lib_MathDouble.c, 1377 :: 		
label_end:
;__Lib_MathDouble.c, 1379 :: 		
0x24DC	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1382 :: 		
L_end__Mul_FP:
0x24E0	0xA0000000  RETURN	
; end of __Mul_FP
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x2BE4	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 640 :: 		
0x2BE8	0xC41000E8  LDA.L	R1, __Lib_UART_UART1+0
0x2BEC	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x2BF0	0x4410500D  BEXTU.L	R1, R0, #256
0x2BF4	0xAC0F8000  LDI.L	R0, SP, #0
0x2BF8	0x003402A1  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x2BFC	0x99D00000  UNLINK	LR
0x2C00	0xA0000000  RETURN	
; end of _UART1_Write
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x2BC8	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x2BCC	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x2BD0	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x2BD4	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x2BD8	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x2BDC	0x00200AF2  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x2BE0	0xA0000000  RETURN	
; end of ___CC2DB
__Unsigned16IntToFloat:
;__Lib_MathDouble.c, 645 :: 		
;__Lib_MathDouble.c, 648 :: 		
0x2784	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 650 :: 		
0x2788	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 651 :: 		
0x278C	0x012809EB  JMPC	R30, GTE, #1, label_signed
;__Lib_MathDouble.c, 653 :: 		
0x2790	0x00340939  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 654 :: 		
0x2794	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 656 :: 		
0x2798	0x44410005  OR.L	R4, R2, R0
;__Lib_MathDouble.c, 658 :: 		
0x279C	0x64504780  LDK.L	R5, #18304
;__Lib_MathDouble.c, 659 :: 		
0x27A0	0x4452C108  ASHL.L	R5, R5, #16
;__Lib_MathDouble.c, 661 :: 		
0x27A4	0x00340703  CALL	__Lib_MathDouble__UnsignedIntegralToFloat+0
;__Lib_MathDouble.c, 662 :: 		
0x27A8	0x003009ED  JMP	label_end
;__Lib_MathDouble.c, 664 :: 		
label_signed:
;__Lib_MathDouble.c, 666 :: 		
0x27AC	0x00340939  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 667 :: 		
0x27B0	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 670 :: 		
label_end:
;__Lib_MathDouble.c, 672 :: 		
0x27B4	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 674 :: 		
L_end__Unsigned16IntToFloat:
0x27B8	0xA0000000  RETURN	
; end of __Unsigned16IntToFloat
__SignedIntegralToFLoat:
;__Lib_MathDouble.c, 166 :: 		
;__Lib_MathDouble.c, 169 :: 		
0x24E4	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 171 :: 		
0x24E8	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 172 :: 		
0x24EC	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 174 :: 		
0x24F0	0x44620034  AND.L	R6, R4, R3
;__Lib_MathDouble.c, 176 :: 		
0x24F4	0x5DE20002  CMP.L	R4, R0
;__Lib_MathDouble.c, 177 :: 		
0x24F8	0x0028095B  JMPC	R30, Z, #1, label_end
;__Lib_MathDouble.c, 179 :: 		
0x24FC	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 180 :: 		
0x2500	0x01280942  JMPC	R30, GTE, #1, label1
;__Lib_MathDouble.c, 182 :: 		
0x2504	0x44400042  SUB.L	R4, R0, R4
;__Lib_MathDouble.c, 184 :: 		
label1:
;__Lib_MathDouble.c, 186 :: 		
0x2508	0x445049E0  ADD.L	R5, R0, #158
;__Lib_MathDouble.c, 189 :: 		
0x250C	0x64700020  LDK.L	R7, #32
;__Lib_MathDouble.c, 190 :: 		
0x2510	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 191 :: 		
0x2514	0x0028094C  JMPC	R30, Z, #1, label_2
;__Lib_MathDouble.c, 193 :: 		
0x2518	0x647FFFFF  LDK.L	R7, #-1
;__Lib_MathDouble.c, 194 :: 		
0x251C	0x44824000  MOVE.L	R8, R4
;__Lib_MathDouble.c, 196 :: 		
label_1:
;__Lib_MathDouble.c, 197 :: 		
0x2520	0x4473C010  ADD.L	R7, R7, #1
;__Lib_MathDouble.c, 199 :: 		
0x2524	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 200 :: 		
0x2528	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 201 :: 		
0x252C	0x00E00948  JMPC	R30, S, #0, label_1
;__Lib_MathDouble.c, 202 :: 		
label_2:
;__Lib_MathDouble.c, 204 :: 		
0x2530	0x44528072  SUB.L	R5, R5, R7
;__Lib_MathDouble.c, 205 :: 		
0x2534	0x44420078  ASHL.L	R4, R4, R7
;__Lib_MathDouble.c, 206 :: 		
0x2538	0x44424800  ADD.L	R4, R4, #128
;__Lib_MathDouble.c, 208 :: 		
0x253C	0x5DE24802  CMP.L	R4, #128
;__Lib_MathDouble.c, 209 :: 		
0x2540	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 210 :: 		
0x2544	0x00600953  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 211 :: 		
0x2548	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 212 :: 		
label_3:
;__Lib_MathDouble.c, 214 :: 		
0x254C	0x44528080  ADD.L	R5, R5, R8
;__Lib_MathDouble.c, 215 :: 		
0x2550	0x4482408A  ASHR.L	R8, R4, #8
;__Lib_MathDouble.c, 216 :: 		
0x2554	0x44844014  AND.L	R8, R8, #1
;__Lib_MathDouble.c, 217 :: 		
0x2558	0x44420082  SUB.L	R4, R4, R8
;__Lib_MathDouble.c, 218 :: 		
0x255C	0x44424018  ASHL.L	R4, R4, #1
;__Lib_MathDouble.c, 219 :: 		
0x2560	0x44424099  LSHR.L	R4, R4, #9
;__Lib_MathDouble.c, 220 :: 		
0x2564	0x4482C178  ASHL.L	R8, R5, #23
;__Lib_MathDouble.c, 221 :: 		
0x2568	0x44420085  OR.L	R4, R4, R8
;__Lib_MathDouble.c, 223 :: 		
label_end:
;__Lib_MathDouble.c, 225 :: 		
0x256C	0x44220065  OR.L	R2, R4, R6
;__Lib_MathDouble.c, 227 :: 		
0x2570	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 230 :: 		
L_end__SignedIntegralToFLoat:
0x2574	0xA0000000  RETURN	
; end of __SignedIntegralToFLoat
__Lib_MathDouble__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 236 :: 		
;__Lib_MathDouble.c, 239 :: 		
0x1C0C	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 241 :: 		
0x1C10	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 242 :: 		
0x1C14	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 243 :: 		
0x1C18	0x44B2C179  LSHR.L	R11, R5, #23
;__Lib_MathDouble.c, 244 :: 		
0x1C1C	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 246 :: 		
0x1C20	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 247 :: 		
0x1C24	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 249 :: 		
0x1C28	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 250 :: 		
0x1C2C	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 251 :: 		
0x1C30	0x44A2C088  ASHL.L	R10, R5, #8
;__Lib_MathDouble.c, 252 :: 		
0x1C34	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 253 :: 		
0x1C38	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 255 :: 		
0x1C3C	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 256 :: 		
0x1C40	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 257 :: 		
0x1C44	0x00600713  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 258 :: 		
0x1C48	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 259 :: 		
label_1:
;__Lib_MathDouble.c, 261 :: 		
0x1C4C	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 262 :: 		
0x1C50	0x00280794  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 264 :: 		
label18:
;__Lib_MathDouble.c, 266 :: 		
0x1C54	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 268 :: 		
0x1C58	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 269 :: 		
0x1C5C	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 270 :: 		
0x1C60	0x0060071A  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 271 :: 		
0x1C64	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 272 :: 		
label_2:
;__Lib_MathDouble.c, 274 :: 		
0x1C68	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 275 :: 		
0x1C6C	0x002807B6  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 277 :: 		
label23:
;__Lib_MathDouble.c, 279 :: 		
0x1C70	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 281 :: 		
0x1C74	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 282 :: 		
0x1C78	0x00E8072E  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 284 :: 		
0x1C7C	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 285 :: 		
0x1C80	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 286 :: 		
0x1C84	0x01280723  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 287 :: 		
0x1C88	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 288 :: 		
label_3:
;__Lib_MathDouble.c, 290 :: 		
0x1C8C	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 291 :: 		
0x1C90	0x00200727  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 293 :: 		
0x1C94	0x0030073E  JMP	label5
;__Lib_MathDouble.c, 294 :: 		
0x1C98	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 296 :: 		
label4:
;__Lib_MathDouble.c, 298 :: 		
0x1C9C	0x446000A5  OR.L	R6, R0, R10
;__Lib_MathDouble.c, 299 :: 		
0x1CA0	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 300 :: 		
0x1CA4	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 302 :: 		
0x1CA8	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 303 :: 		
0x1CAC	0x0028073E  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 305 :: 		
0x1CB0	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 306 :: 		
0x1CB4	0x0030073E  JMP	label5
;__Lib_MathDouble.c, 308 :: 		
label3:
;__Lib_MathDouble.c, 310 :: 		
0x1CB8	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 311 :: 		
0x1CBC	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 313 :: 		
0x1CC0	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 314 :: 		
0x1CC4	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 315 :: 		
0x1CC8	0x01280734  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 316 :: 		
0x1CCC	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 317 :: 		
label_4:
;__Lib_MathDouble.c, 319 :: 		
0x1CD0	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 320 :: 		
0x1CD4	0x00200738  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 322 :: 		
0x1CD8	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 323 :: 		
0x1CDC	0x0030073E  JMP	label5
;__Lib_MathDouble.c, 325 :: 		
label6:
;__Lib_MathDouble.c, 327 :: 		
0x1CE0	0x44600085  OR.L	R6, R0, R8
;__Lib_MathDouble.c, 328 :: 		
0x1CE4	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 329 :: 		
0x1CE8	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 331 :: 		
0x1CEC	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 332 :: 		
0x1CF0	0x0028073E  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 334 :: 		
0x1CF4	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 336 :: 		
label5:
;__Lib_MathDouble.c, 338 :: 		
0x1CF8	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 339 :: 		
0x1CFC	0x44D60056  XOR.L	R13, R12, R5
;__Lib_MathDouble.c, 341 :: 		
0x1D00	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 342 :: 		
0x1D04	0x00E80754  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 344 :: 		
0x1D08	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 346 :: 		
0x1D0C	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 347 :: 		
0x1D10	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 348 :: 		
0x1D14	0x00600747  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 349 :: 		
0x1D18	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 350 :: 		
label_5:
;__Lib_MathDouble.c, 352 :: 		
0x1D1C	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 353 :: 		
0x1D20	0x0028076B  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 355 :: 		
0x1D24	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 357 :: 		
0x1D28	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 358 :: 		
0x1D2C	0x0028074D  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 360 :: 		
0x1D30	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 362 :: 		
label9:
;__Lib_MathDouble.c, 364 :: 		
0x1D34	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 365 :: 		
0x1D38	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 366 :: 		
0x1D3C	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 368 :: 		
0x1D40	0x5DE48032  CMP.L	R9, R3
;__Lib_MathDouble.c, 369 :: 		
0x1D44	0x0020076B  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 371 :: 		
0x1D48	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 372 :: 		
0x1D4C	0x0030076B  JMP	label8
;__Lib_MathDouble.c, 374 :: 		
label7:
;__Lib_MathDouble.c, 376 :: 		
0x1D50	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 377 :: 		
0x1D54	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 378 :: 		
0x1D58	0x00600758  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 379 :: 		
0x1D5C	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 380 :: 		
label_6:
;__Lib_MathDouble.c, 382 :: 		
0x1D60	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 384 :: 		
0x1D64	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 385 :: 		
0x1D68	0x0028075E  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 387 :: 		
0x1D6C	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 388 :: 		
0x1D70	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 390 :: 		
0x1D74	0x00300760  JMP	label11
;__Lib_MathDouble.c, 392 :: 		
label10:
;__Lib_MathDouble.c, 394 :: 		
0x1D78	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 395 :: 		
0x1D7C	0x002807CE  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 397 :: 		
label11:
;__Lib_MathDouble.c, 400 :: 		
0x1D80	0x64600020  LDK.L	R6, #32
;__Lib_MathDouble.c, 401 :: 		
0x1D84	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 402 :: 		
0x1D88	0x00280769  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 404 :: 		
0x1D8C	0x646FFFFF  LDK.L	R6, #-1
;__Lib_MathDouble.c, 405 :: 		
0x1D90	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 407 :: 		
label_7:
;__Lib_MathDouble.c, 408 :: 		
0x1D94	0x44634010  ADD.L	R6, R6, #1
;__Lib_MathDouble.c, 410 :: 		
0x1D98	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 411 :: 		
0x1D9C	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 412 :: 		
0x1DA0	0x00E00765  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 413 :: 		
label_8:
;__Lib_MathDouble.c, 415 :: 		
0x1DA4	0x44948062  SUB.L	R9, R9, R6
;__Lib_MathDouble.c, 416 :: 		
0x1DA8	0x44840068  ASHL.L	R8, R8, R6
;__Lib_MathDouble.c, 418 :: 		
label8:
;__Lib_MathDouble.c, 420 :: 		
0x1DAC	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 421 :: 		
0x1DB0	0x0160077C  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 423 :: 		
label15:
;__Lib_MathDouble.c, 425 :: 		
0x1DB4	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 427 :: 		
0x1DB8	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 428 :: 		
0x1DBC	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 429 :: 		
0x1DC0	0x00600772  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 430 :: 		
0x1DC4	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 431 :: 		
label_9:
;__Lib_MathDouble.c, 433 :: 		
0x1DC8	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 434 :: 		
0x1DCC	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 435 :: 		
0x1DD0	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 436 :: 		
0x1DD4	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 437 :: 		
0x1DD8	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 438 :: 		
0x1DDC	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 439 :: 		
0x1DE0	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 440 :: 		
0x1DE4	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 441 :: 		
0x1DE8	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 442 :: 		
0x1DEC	0x003007D2  JMP	label_end
;__Lib_MathDouble.c, 444 :: 		
label13:
;__Lib_MathDouble.c, 446 :: 		
0x1DF0	0x44604010  ADD.L	R6, R0, #1
;__Lib_MathDouble.c, 447 :: 		
0x1DF4	0x44630092  SUB.L	R6, R6, R9
;__Lib_MathDouble.c, 449 :: 		
0x1DF8	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 450 :: 		
0x1DFC	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 451 :: 		
0x1E00	0x00600782  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 452 :: 		
0x1E04	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 453 :: 		
label_10:
;__Lib_MathDouble.c, 455 :: 		
0x1E08	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 456 :: 		
0x1E0C	0x002807CE  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 458 :: 		
0x1E10	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 459 :: 		
0x1E14	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 461 :: 		
0x1E18	0x44840035  OR.L	R8, R8, R3
;__Lib_MathDouble.c, 462 :: 		
0x1E1C	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 463 :: 		
0x1E20	0x44D68062  SUB.L	R13, R13, R6
;__Lib_MathDouble.c, 464 :: 		
0x1E24	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 465 :: 		
0x1E28	0x44840069  LSHR.L	R8, R8, R6
;__Lib_MathDouble.c, 467 :: 		
0x1E2C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 468 :: 		
0x1E30	0x0028078E  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 470 :: 		
0x1E34	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 472 :: 		
label14:
;__Lib_MathDouble.c, 474 :: 		
0x1E38	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 475 :: 		
0x1E3C	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 477 :: 		
0x1E40	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 478 :: 		
0x1E44	0x0128076D  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 480 :: 		
0x1E48	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 481 :: 		
0x1E4C	0x0030076D  JMP	label15
;__Lib_MathDouble.c, 483 :: 		
label1:
;__Lib_MathDouble.c, 485 :: 		
0x1E50	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 486 :: 		
0x1E54	0x002007AC  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 488 :: 		
0x1E58	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 490 :: 		
0x1E5C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 491 :: 		
0x1E60	0x002807A5  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 494 :: 		
0x1E64	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 495 :: 		
0x1E68	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 496 :: 		
0x1E6C	0x002807A2  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 497 :: 		
0x1E70	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 498 :: 		
0x1E74	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 499 :: 		
label_11:
;__Lib_MathDouble.c, 500 :: 		
0x1E78	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 501 :: 		
0x1E7C	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 502 :: 		
0x1E80	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 503 :: 		
0x1E84	0x00E0079E  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 504 :: 		
label_12:
;__Lib_MathDouble.c, 506 :: 		
0x1E88	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 507 :: 		
0x1E8C	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 508 :: 		
0x1E90	0x00300715  JMP	label18
;__Lib_MathDouble.c, 510 :: 		
label17:
;__Lib_MathDouble.c, 512 :: 		
0x1E94	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 514 :: 		
0x1E98	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 515 :: 		
0x1E9C	0x002807B6  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 517 :: 		
0x1EA0	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 518 :: 		
0x1EA4	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 520 :: 		
0x1EA8	0x5DE28032  CMP.L	R5, R3
;__Lib_MathDouble.c, 521 :: 		
0x1EAC	0x002007CA  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 523 :: 		
label16:
;__Lib_MathDouble.c, 525 :: 		
0x1EB0	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 527 :: 		
0x1EB4	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 528 :: 		
0x1EB8	0x002007D0  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 530 :: 		
0x1EBC	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 532 :: 		
0x1EC0	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 533 :: 		
0x1EC4	0x002007CC  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 535 :: 		
0x1EC8	0x44D20056  XOR.L	R13, R4, R5
;__Lib_MathDouble.c, 537 :: 		
0x1ECC	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 538 :: 		
0x1ED0	0x00E807D0  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 540 :: 		
0x1ED4	0x003007CA  JMP	label19
;__Lib_MathDouble.c, 542 :: 		
label2:
;__Lib_MathDouble.c, 544 :: 		
0x1ED8	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 545 :: 		
0x1EDC	0x002007C7  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 547 :: 		
0x1EE0	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 549 :: 		
0x1EE4	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 550 :: 		
0x1EE8	0x002807CC  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 553 :: 		
0x1EEC	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 554 :: 		
0x1EF0	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 555 :: 		
0x1EF4	0x002807C4  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 557 :: 		
0x1EF8	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 558 :: 		
0x1EFC	0x44954000  MOVE.L	R9, R10
;__Lib_MathDouble.c, 560 :: 		
label_13:
;__Lib_MathDouble.c, 561 :: 		
0x1F00	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 563 :: 		
0x1F04	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 564 :: 		
0x1F08	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 565 :: 		
0x1F0C	0x00E007C0  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 566 :: 		
label_14:
;__Lib_MathDouble.c, 568 :: 		
0x1F10	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 569 :: 		
0x1F14	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 570 :: 		
0x1F18	0x0030071C  JMP	label23
;__Lib_MathDouble.c, 572 :: 		
label22:
;__Lib_MathDouble.c, 574 :: 		
0x1F1C	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 576 :: 		
0x1F20	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 577 :: 		
0x1F24	0x002007D0  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 579 :: 		
label19:
;__Lib_MathDouble.c, 581 :: 		
0x1F28	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 582 :: 		
0x1F2C	0x003007D2  JMP	label_end
;__Lib_MathDouble.c, 584 :: 		
label21:
;__Lib_MathDouble.c, 586 :: 		
0x1F30	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 587 :: 		
0x1F34	0x003007D2  JMP	label_end
;__Lib_MathDouble.c, 589 :: 		
label12:
;__Lib_MathDouble.c, 591 :: 		
0x1F38	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 592 :: 		
0x1F3C	0x003007D2  JMP	label_end
;__Lib_MathDouble.c, 594 :: 		
label20:
;__Lib_MathDouble.c, 596 :: 		
0x1F40	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 597 :: 		
0x1F44	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 599 :: 		
label_end:
;__Lib_MathDouble.c, 602 :: 		
L_end__UnsignedIntegralToFloat:
0x1F48	0xA0000000  RETURN	
; end of __Lib_MathDouble__UnsignedIntegralToFloat
__Sub_FP:
;__Lib_MathDouble.c, 1101 :: 		
;__Lib_MathDouble.c, 1104 :: 		
0x27BC	0x64508000  LDK.L	R5, #32768
;__Lib_MathDouble.c, 1105 :: 		
0x27C0	0x4452C108  ASHL.L	R5, R5, #16
;__Lib_MathDouble.c, 1107 :: 		
0x27C4	0x44630056  XOR.L	R6, R6, R5
;__Lib_MathDouble.c, 1109 :: 		
0x27C8	0x003407D3  CALL	__Add_FP+0
;__Lib_MathDouble.c, 1110 :: 		
L_end__Sub_FP:
0x27CC	0xA0000000  RETURN	
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 721 :: 		
;__Lib_MathDouble.c, 724 :: 		
0x1F4C	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 726 :: 		
0x1F50	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 727 :: 		
0x1F54	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 728 :: 		
0x1F58	0x44B34179  LSHR.L	R11, R6, #23
;__Lib_MathDouble.c, 729 :: 		
0x1F5C	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 731 :: 		
0x1F60	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 732 :: 		
0x1F64	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 734 :: 		
0x1F68	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 735 :: 		
0x1F6C	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 736 :: 		
0x1F70	0x44A34088  ASHL.L	R10, R6, #8
;__Lib_MathDouble.c, 737 :: 		
0x1F74	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 738 :: 		
0x1F78	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 740 :: 		
0x1F7C	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 741 :: 		
0x1F80	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 742 :: 		
0x1F84	0x006007E3  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 743 :: 		
0x1F88	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 744 :: 		
label_1:
;__Lib_MathDouble.c, 746 :: 		
0x1F8C	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 747 :: 		
0x1F90	0x00280864  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 749 :: 		
label18:
;__Lib_MathDouble.c, 751 :: 		
0x1F94	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 753 :: 		
0x1F98	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 754 :: 		
0x1F9C	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 755 :: 		
0x1FA0	0x006007EA  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 756 :: 		
0x1FA4	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 757 :: 		
label_2:
;__Lib_MathDouble.c, 759 :: 		
0x1FA8	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 760 :: 		
0x1FAC	0x00280886  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 762 :: 		
label23:
;__Lib_MathDouble.c, 764 :: 		
0x1FB0	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 766 :: 		
0x1FB4	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 767 :: 		
0x1FB8	0x00E807FE  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 769 :: 		
0x1FBC	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 770 :: 		
0x1FC0	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 771 :: 		
0x1FC4	0x012807F3  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 772 :: 		
0x1FC8	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 773 :: 		
label_3:
;__Lib_MathDouble.c, 775 :: 		
0x1FCC	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 776 :: 		
0x1FD0	0x002007F7  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 778 :: 		
0x1FD4	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 779 :: 		
0x1FD8	0x0030080E  JMP	label5
;__Lib_MathDouble.c, 781 :: 		
label4:
;__Lib_MathDouble.c, 783 :: 		
0x1FDC	0x445000A5  OR.L	R5, R0, R10
;__Lib_MathDouble.c, 784 :: 		
0x1FE0	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 785 :: 		
0x1FE4	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 787 :: 		
0x1FE8	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 788 :: 		
0x1FEC	0x0028080E  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 790 :: 		
0x1FF0	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 791 :: 		
0x1FF4	0x0030080E  JMP	label5
;__Lib_MathDouble.c, 793 :: 		
label3:
;__Lib_MathDouble.c, 795 :: 		
0x1FF8	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 796 :: 		
0x1FFC	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 798 :: 		
0x2000	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 799 :: 		
0x2004	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 800 :: 		
0x2008	0x01280804  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 801 :: 		
0x200C	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 802 :: 		
label_4:
;__Lib_MathDouble.c, 804 :: 		
0x2010	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 805 :: 		
0x2014	0x00200808  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 807 :: 		
0x2018	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 808 :: 		
0x201C	0x0030080E  JMP	label5
;__Lib_MathDouble.c, 810 :: 		
label6:
;__Lib_MathDouble.c, 812 :: 		
0x2020	0x44500085  OR.L	R5, R0, R8
;__Lib_MathDouble.c, 813 :: 		
0x2024	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 814 :: 		
0x2028	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 816 :: 		
0x202C	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 817 :: 		
0x2030	0x0028080E  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 819 :: 		
0x2034	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 821 :: 		
label5:
;__Lib_MathDouble.c, 823 :: 		
0x2038	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 824 :: 		
0x203C	0x44D60066  XOR.L	R13, R12, R6
;__Lib_MathDouble.c, 826 :: 		
0x2040	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 827 :: 		
0x2044	0x00E80824  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 829 :: 		
0x2048	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 831 :: 		
0x204C	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 832 :: 		
0x2050	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 833 :: 		
0x2054	0x00600817  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 834 :: 		
0x2058	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 835 :: 		
label_5:
;__Lib_MathDouble.c, 837 :: 		
0x205C	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 838 :: 		
0x2060	0x0028083B  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 840 :: 		
0x2064	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 842 :: 		
0x2068	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 843 :: 		
0x206C	0x0028081D  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 845 :: 		
0x2070	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 847 :: 		
label9:
;__Lib_MathDouble.c, 849 :: 		
0x2074	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 850 :: 		
0x2078	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 851 :: 		
0x207C	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 853 :: 		
0x2080	0x5DE480E2  CMP.L	R9, R14
;__Lib_MathDouble.c, 854 :: 		
0x2084	0x0020083B  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 856 :: 		
0x2088	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 857 :: 		
0x208C	0x0030083B  JMP	label8
;__Lib_MathDouble.c, 859 :: 		
label7:
;__Lib_MathDouble.c, 861 :: 		
0x2090	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 862 :: 		
0x2094	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 863 :: 		
0x2098	0x00600828  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 864 :: 		
0x209C	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 865 :: 		
label_6:
;__Lib_MathDouble.c, 867 :: 		
0x20A0	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 869 :: 		
0x20A4	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 870 :: 		
0x20A8	0x0028082E  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 872 :: 		
0x20AC	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 873 :: 		
0x20B0	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 874 :: 		
0x20B4	0x00300830  JMP	label11
;__Lib_MathDouble.c, 876 :: 		
label10:
;__Lib_MathDouble.c, 878 :: 		
0x20B8	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 879 :: 		
0x20BC	0x0028089E  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 881 :: 		
label11:
;__Lib_MathDouble.c, 884 :: 		
0x20C0	0x64500020  LDK.L	R5, #32
;__Lib_MathDouble.c, 885 :: 		
0x20C4	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 886 :: 		
0x20C8	0x00280839  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 888 :: 		
0x20CC	0x645FFFFF  LDK.L	R5, #-1
;__Lib_MathDouble.c, 889 :: 		
0x20D0	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 891 :: 		
label_7:
;__Lib_MathDouble.c, 892 :: 		
0x20D4	0x4452C010  ADD.L	R5, R5, #1
;__Lib_MathDouble.c, 894 :: 		
0x20D8	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 895 :: 		
0x20DC	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 896 :: 		
0x20E0	0x00E00835  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 897 :: 		
label_8:
;__Lib_MathDouble.c, 899 :: 		
0x20E4	0x44948052  SUB.L	R9, R9, R5
;__Lib_MathDouble.c, 900 :: 		
0x20E8	0x44840058  ASHL.L	R8, R8, R5
;__Lib_MathDouble.c, 902 :: 		
label8:
;__Lib_MathDouble.c, 904 :: 		
0x20EC	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 905 :: 		
0x20F0	0x0160084C  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 907 :: 		
label15:
;__Lib_MathDouble.c, 909 :: 		
0x20F4	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 911 :: 		
0x20F8	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 912 :: 		
0x20FC	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 913 :: 		
0x2100	0x00600842  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 914 :: 		
0x2104	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 915 :: 		
label_9:
;__Lib_MathDouble.c, 917 :: 		
0x2108	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 918 :: 		
0x210C	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 919 :: 		
0x2110	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 920 :: 		
0x2114	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 921 :: 		
0x2118	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 922 :: 		
0x211C	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 923 :: 		
0x2120	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 924 :: 		
0x2124	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 925 :: 		
0x2128	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 927 :: 		
label24:
;__Lib_MathDouble.c, 929 :: 		
0x212C	0x003008A3  JMP	label_end
;__Lib_MathDouble.c, 931 :: 		
label13:
;__Lib_MathDouble.c, 933 :: 		
0x2130	0x44504010  ADD.L	R5, R0, #1
;__Lib_MathDouble.c, 934 :: 		
0x2134	0x44528092  SUB.L	R5, R5, R9
;__Lib_MathDouble.c, 936 :: 		
0x2138	0x5DE2C202  CMP.L	R5, #32
;__Lib_MathDouble.c, 937 :: 		
0x213C	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 938 :: 		
0x2140	0x00600852  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 939 :: 		
0x2144	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 940 :: 		
label_10:
;__Lib_MathDouble.c, 942 :: 		
0x2148	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 943 :: 		
0x214C	0x0028089E  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 945 :: 		
0x2150	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 946 :: 		
0x2154	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 948 :: 		
0x2158	0x448400E5  OR.L	R8, R8, R14
;__Lib_MathDouble.c, 949 :: 		
0x215C	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 950 :: 		
0x2160	0x44D68052  SUB.L	R13, R13, R5
;__Lib_MathDouble.c, 951 :: 		
0x2164	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 952 :: 		
0x2168	0x44840059  LSHR.L	R8, R8, R5
;__Lib_MathDouble.c, 954 :: 		
0x216C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 955 :: 		
0x2170	0x0028085E  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 957 :: 		
0x2174	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 959 :: 		
label14:
;__Lib_MathDouble.c, 961 :: 		
0x2178	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 962 :: 		
0x217C	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 964 :: 		
0x2180	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 965 :: 		
0x2184	0x0128083D  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 967 :: 		
0x2188	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 968 :: 		
0x218C	0x0030083D  JMP	label15
;__Lib_MathDouble.c, 970 :: 		
label1:
;__Lib_MathDouble.c, 972 :: 		
0x2190	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 973 :: 		
0x2194	0x0020087C  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 975 :: 		
0x2198	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 977 :: 		
0x219C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 978 :: 		
0x21A0	0x00280875  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 981 :: 		
0x21A4	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 982 :: 		
0x21A8	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 983 :: 		
0x21AC	0x00280872  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 985 :: 		
0x21B0	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 986 :: 		
0x21B4	0x44F44000  MOVE.L	R15, R8
;__Lib_MathDouble.c, 988 :: 		
label_11:
;__Lib_MathDouble.c, 989 :: 		
0x21B8	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 991 :: 		
0x21BC	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 992 :: 		
0x21C0	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 993 :: 		
0x21C4	0x00E0086E  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 994 :: 		
label_12:
;__Lib_MathDouble.c, 996 :: 		
0x21C8	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 997 :: 		
0x21CC	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 998 :: 		
0x21D0	0x003007E5  JMP	label18
;__Lib_MathDouble.c, 1000 :: 		
label17:
;__Lib_MathDouble.c, 1002 :: 		
0x21D4	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1004 :: 		
0x21D8	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1005 :: 		
0x21DC	0x0028089E  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 1007 :: 		
0x21E0	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 1008 :: 		
0x21E4	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 1010 :: 		
0x21E8	0x5DE300E2  CMP.L	R6, R14
;__Lib_MathDouble.c, 1011 :: 		
0x21EC	0x0020089A  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 1013 :: 		
label16:
;__Lib_MathDouble.c, 1015 :: 		
0x21F0	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 1017 :: 		
0x21F4	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1018 :: 		
0x21F8	0x002008A0  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1020 :: 		
0x21FC	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1022 :: 		
0x2200	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1023 :: 		
0x2204	0x0020089C  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 1025 :: 		
0x2208	0x44D20066  XOR.L	R13, R4, R6
;__Lib_MathDouble.c, 1027 :: 		
0x220C	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 1028 :: 		
0x2210	0x00E808A0  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 1030 :: 		
0x2214	0x0030089A  JMP	label19
;__Lib_MathDouble.c, 1032 :: 		
label2:
;__Lib_MathDouble.c, 1034 :: 		
0x2218	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1035 :: 		
0x221C	0x00200897  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 1037 :: 		
0x2220	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 1039 :: 		
0x2224	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 1040 :: 		
0x2228	0x0028089C  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 1043 :: 		
0x222C	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1044 :: 		
0x2230	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 1045 :: 		
0x2234	0x00280894  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 1047 :: 		
0x2238	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1048 :: 		
0x223C	0x44F54000  MOVE.L	R15, R10
;__Lib_MathDouble.c, 1050 :: 		
label_13:
;__Lib_MathDouble.c, 1051 :: 		
0x2240	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1053 :: 		
0x2244	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 1054 :: 		
0x2248	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 1055 :: 		
0x224C	0x00E00890  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 1056 :: 		
label_14:
;__Lib_MathDouble.c, 1058 :: 		
0x2250	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 1059 :: 		
0x2254	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 1060 :: 		
0x2258	0x003007EC  JMP	label23
;__Lib_MathDouble.c, 1062 :: 		
label22:
;__Lib_MathDouble.c, 1064 :: 		
0x225C	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 1066 :: 		
0x2260	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1067 :: 		
0x2264	0x002008A0  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1069 :: 		
label19:
;__Lib_MathDouble.c, 1071 :: 		
0x2268	0x44200065  OR.L	R2, R0, R6
;__Lib_MathDouble.c, 1072 :: 		
0x226C	0x0030084B  JMP	label24
;__Lib_MathDouble.c, 1074 :: 		
label21:
;__Lib_MathDouble.c, 1076 :: 		
0x2270	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 1077 :: 		
0x2274	0x0030084B  JMP	label24
;__Lib_MathDouble.c, 1079 :: 		
label12:
;__Lib_MathDouble.c, 1081 :: 		
0x2278	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1082 :: 		
0x227C	0x0030084B  JMP	label24
;__Lib_MathDouble.c, 1084 :: 		
label20:
;__Lib_MathDouble.c, 1086 :: 		
0x2280	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1087 :: 		
0x2284	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1088 :: 		
0x2288	0x0030084B  JMP	label24
;__Lib_MathDouble.c, 1090 :: 		
label_end:
;__Lib_MathDouble.c, 1092 :: 		
0x228C	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1095 :: 		
L_end__Add_FP:
0x2290	0xA0000000  RETURN	
; end of __Add_FP
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x2C0C	0x6C000B06  LPM.L	R0, $+12
0x2C10	0xBC000138  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x2C14	0xA0000000  RETURN	
0x2C18	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x2C04	0x00300B01  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x2C08	0xA0000000  RETURN	
; end of ___GenExcept
0x2DC0	0x65B00004  LDK.L	R27, #4
0x2DC4	0x65A00036  LDK.L	R26, #54
0x2DC8	0x65C02D8C  LDK.L	R28, #11660
0x2DCC	0x00340AF2  CALL	___CC2DB
0x2DD0	0x65B00038  LDK.L	R27, #56
0x2DD4	0x65A000F0  LDK.L	R26, #240
0x2DD8	0x65C02CD4  LDK.L	R28, #11476
0x2DDC	0x00340AF2  CALL	___CC2DB
0x2DE0	0xA0000000  RETURN	
0x2DE4	0x64000004  LDK.L	R0, #4
0x2DE8	0x64100000  LDK.L	R1, #0
0x2DEC	0xF000D487  MEMSET.B	R0, R1, #328
0x2DF0	0xA0000000  RETURN	
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x2CD4	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x2CD8	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x2CDC	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x2CE0	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x2CE4	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x2CE8	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x2CEC	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x2CF0	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x2CF4	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x2CF8	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x2CFC	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x2D00	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x2D04	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x2D08	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x2D0C	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x2D10	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x2D14	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x2D18	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x2D1C	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x2D20	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x2D24	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x2D28	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x2D2C	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x2D30	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x2D34	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x2D38	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x2D3C	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x2D40	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x2D44	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x2D48	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x2D4C	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x2D50	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x2D54	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x2D58	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x2D5C	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x2D60	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x2D64	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x2D68	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x2D6C	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x2D70	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x2D74	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x2D78	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x2D7C	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x2D80	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x2D84	0x00000038 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x2D88	0x00000090 ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;,0 :: _initBlock_4 [40]
; Containing: ?ICS?lstr2_Voltmeter_click_FT90 [19]
;             ?ICS?lstr3_Voltmeter_click_FT90 [18]
;             ?ICS?lstr1_Voltmeter_click_FT90 [3]
0x2D8C	0x54524155 ;_initBlock_4+0 : ?ICS?lstr2_Voltmeter_click_FT90 at 0x2D8C
0x2D90	0x696E4920 ;_initBlock_4+4
0x2D94	0x6C616974 ;_initBlock_4+8
0x2D98	0x64657A69 ;_initBlock_4+12
0x2D9C	0x53000A0D ;_initBlock_4+16 : ?ICS?lstr3_Voltmeter_click_FT90 at 0x2D9F
0x2DA0	0x49204950 ;_initBlock_4+20
0x2DA4	0x6974696E ;_initBlock_4+24
0x2DA8	0x7A696C61 ;_initBlock_4+28
0x2DAC	0x0A0D6465 ;_initBlock_4+32
0x2DB0	0x00566D00 ;_initBlock_4+36 : ?ICS?lstr1_Voltmeter_click_FT90 at 0x2DB1
; end of _initBlock_4
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x2DB4	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x2DB8	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x2DBA	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [376]    __Lib_UART_UARTx_Write_Reg
0x0208     [112]    __Lib_UART_UARTx_Write_RegDLM
0x0278     [112]    __Lib_UART_UARTx_Write_RegDLL
0x02E8    [1284]    __Lib_UART_UARTX_Read_Reg550
0x07EC     [476]    __Lib_UART_UARTx_Read_Reg
0x09C8     [188]    __Lib_UART_UARTx_Write_ICR
0x0A84      [56]    __Lib_UART_UARTx_Write
0x0ABC     [184]    __Lib_UART_UARTx_Set_Baud_Rate
0x0B74     [100]    __Lib_SPI_SPIx_Read
0x0BD8      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x0BFC     [220]    __Lib_UART_UARTx_Set_Data_Bits
0x0CD8      [84]    __Lib_UART_UARTx_Set_Stop_Bits
0x0D2C     [280]    __Lib_UART_UARTx_Set_Polarity
0x0E44     [180]    __Lib_UART_UARTx_Sys_Init
0x0EF8      [60]    _Get_Peripheral_Clock_kHz
0x0F34      [16]    __Lib_UART_UARTx_Soft_Reset
0x0F44     [332]    __Lib_UART_UARTx_Read_ICR
0x1090     [880]    __Lib_UART_UARTX_Write_Reg550
0x1400     [496]    __Lib_SPI_SPIx_Init_Advanced
0x15F0      [72]    __Lib_UART_UARTx_Write_Text
0x1638     [416]    __Lib_SPI_SPIx_Pad_Init
0x17D8      [28]    _SPIM1_Read
0x17F4     [248]    __Lib_UART_UARTx_Init_Advanced
0x18EC     [496]    _GPIO_Config
0x1ADC      [84]    _strcpy
0x1B30     [220]    __Compare_FP
0x1C0C     [832]    __Lib_MathDouble__UnsignedIntegralToFloat
0x1F4C     [840]    __Add_FP
0x2294     [592]    __Mul_FP
0x24E4     [148]    __SignedIntegralToFLoat
0x2578     [296]    _SPIM1_Init_Advanced
0x26A0      [20]    _GPIO_Digital_Output
0x26B4      [32]    _UART1_Write_Text
0x26D4      [44]    _UART1_Init
0x2700     [132]    _getADC
0x2784      [56]    __Unsigned16IntToFloat
0x27BC      [20]    __Sub_FP
0x27D0     [172]    _system_setup
0x287C     [844]    _FloatToStr
0x2BC8      [28]    ___CC2DB
0x2BE4      [32]    _UART1_Write
0x2C04       [8]    ___GenExcept
0x2C0C      [16]    __Lib_System_InitialSetUpCLKPMC
0x2C1C     [184]    _main
0x2DC0      [36]    _InitStaticLink
0x2DE4      [16]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004      [19]    ?lstr2_Voltmeter_click_FT90
0x0017      [18]    ?lstr3_Voltmeter_click_FT90
0x0029       [3]    ?lstr1_Voltmeter_click_FT90
0x002C       [4]    ?lstr1___Lib_Conversions
0x0030       [2]    ?lstr2___Lib_Conversions
0x0032       [4]    ?lstr3___Lib_Conversions
0x0036       [2]    _sum
0x0038      [88]    __Lib_UART_UART1Struct
0x0090      [88]    __Lib_UART_UART2Struct
0x00E8       [4]    __Lib_UART_UART1
0x00EC       [4]    __Lib_UART_UART2
0x00F0       [4]    _voltage
0x00F4       [4]    _measurement
0x00F8       [2]    _calibration
0x00FA      [15]    _txt
0x010C       [4]    _SPIM_WrBytes_Ptr
0x0110       [4]    _SPIM_Wr_Ptr
0x0114       [4]    _SPIM_RdBytes_Ptr
0x0118       [4]    _SPIM_Rd_Ptr
0x011C       [4]    _SPIM_EnSS_Ptr
0x0120       [4]    _SPIM_DisSS_Ptr
0x0124       [4]    __Lib_SPI_spiBase
0x0128      [14]    __Lib_SPI_spiConf
0x0138       [4]    ___System_CLOCK_IN_KHZ
0x013C       [4]    _UART_Rd_Ptr
0x0140       [4]    _UART_Wr_Ptr
0x0144       [4]    _UART_Rdy_Ptr
0x0148       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2CD4      [88]    ?ICS__Lib_UART_UART1Struct
0x2D2C      [88]    ?ICS__Lib_UART_UART2Struct
0x2D84       [4]    ?ICS__Lib_UART_UART1
0x2D88       [4]    ?ICS__Lib_UART_UART2
0x2D8C      [19]    ?ICS?lstr2_Voltmeter_click_FT90
0x2D9F      [18]    ?ICS?lstr3_Voltmeter_click_FT90
0x2DB1       [3]    ?ICS?lstr1_Voltmeter_click_FT90
0x2DB4       [4]    ?ICS?lstr1___Lib_Conversions
0x2DB8       [2]    ?ICS?lstr2___Lib_Conversions
0x2DBA       [4]    ?ICS?lstr3___Lib_Conversions
