

================================================================
== Vitis HLS Report for 'udpRxEngine'
================================================================
* Date:           Wed Mar  8 19:15:05 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.150 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.500 ns|  2.500 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|     1260|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1260|      149|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_161                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_209                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_211                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_213                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_222                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_248                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_91                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op69_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op84_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_134_p6           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+------+-----------+
    |                     Name                     | LUT| Input Size| Bits | Total Bits|
    +----------------------------------------------+----+-----------+------+-----------+
    |ap_done                                       |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_174  |  14|          3|     1|          3|
    |prevWord_data_V_1                             |   9|          2|   512|       1024|
    |prevWord_keep_V_1                             |   9|          2|    64|        128|
    |real_start                                    |   9|          2|     1|          2|
    |rxUdpDataIn_TDATA_blk_n                       |   9|          2|     1|          2|
    |ureDataPayload_blk_n                          |   9|          2|     1|          2|
    |ureDataPayload_din                            |  20|          4|  1024|       4096|
    |ureMetaData_blk_n                             |   9|          2|     1|          2|
    |ure_state                                     |  20|          4|     2|          8|
    +----------------------------------------------+----+-----------+------+-----------+
    |Total                                         | 117|         25|  1608|       5269|
    +----------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                     |    1|   0|    1|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_174  |    1|   0|    1|          0|
    |p_Result_28_i_reg_585                         |    8|   0|    8|          0|
    |p_Result_29_i_reg_590                         |    8|   0|    8|          0|
    |p_Result_30_i_reg_595                         |    8|   0|    8|          0|
    |p_Result_31_i_reg_600                         |    8|   0|    8|          0|
    |p_Result_32_i_reg_605                         |    8|   0|    8|          0|
    |p_Result_33_i_reg_610                         |    8|   0|    8|          0|
    |p_Result_34_i_reg_615                         |    8|   0|    8|          0|
    |p_Result_35_i_reg_620                         |    8|   0|    8|          0|
    |p_Result_36_i_reg_625                         |    8|   0|    8|          0|
    |p_Result_37_i_reg_630                         |    8|   0|    8|          0|
    |p_Result_38_i_reg_635                         |    8|   0|    8|          0|
    |p_Result_i_reg_580                            |    8|   0|    8|          0|
    |prevWord_data_V_1                             |  512|   0|  512|          0|
    |prevWord_keep_V_1                             |   64|   0|   64|          0|
    |reg_222                                       |  288|   0|  288|          0|
    |reg_226                                       |   36|   0|   36|          0|
    |start_once_reg                                |    1|   0|    1|          0|
    |tmp_1_reg_552                                 |    1|   0|    1|          0|
    |tmp_last_V_reg_576                            |    1|   0|    1|          0|
    |tmp_reg_572                                   |    1|   0|    1|          0|
    |trunc_ln674_11_reg_559                        |  224|   0|  224|          0|
    |trunc_ln674_12_reg_564                        |   28|   0|   28|          0|
    |ure_state                                     |    2|   0|    2|          0|
    |ure_state_load_reg_548                        |    2|   0|    2|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 1260|   0| 1260|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+------+------------+----------------------+--------------+
|ap_clk                 |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_rst                 |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_start               |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_full_n           |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_done                |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_continue            |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_idle                |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_ready               |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_out              |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_write            |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|rxUdpDataIn_TVALID     |   in|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|rxUdpDataIn_TREADY     |  out|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|rxUdpDataIn_TLAST      |   in|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|ureDataPayload_din     |  out|  1024|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_full_n  |   in|     1|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_write   |  out|     1|     ap_fifo|        ureDataPayload|       pointer|
|ureMetaData_din        |  out|   128|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_full_n     |   in|     1|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_write      |  out|     1|     ap_fifo|           ureMetaData|       pointer|
|rxUdpDataIn_TDATA      |   in|   512|        axis|  rxUdpDataIn_V_data_V|       pointer|
|rxUdpDataIn_TKEEP      |   in|    64|        axis|  rxUdpDataIn_V_keep_V|       pointer|
|rxUdpDataIn_TSTRB      |   in|    64|        axis|  rxUdpDataIn_V_strb_V|       pointer|
+-----------------------+-----+------+------------+----------------------+--------------+

