rm -rf work

# Compile Verilog files using Questa's vlog
vlog +define+USER_PROJECT_SIDEBAND_SUPPORT +define+USE_EDGEDETECT_IP -sv -work work ../tb_fsic.v -f filelist

#vopt opt is created
#vopt tb_fsic -o opt +acc
vopt tb_fsic -o opt +acc -debug +designfile

# rum vsim
#vsim opt -do log_wave.tcl
vsim opt -c -qwavedb=+signal+memory=4096,1

#quit
#quit -sim

#view wave form
#vsim vsim.wlf


