$date
	Thu May 12 21:41:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module counter_7_tb $end
$var wire 1 ! saida $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$scope module dut $end
$var wire 1 $ clear $end
$var wire 1 % clock $end
$var reg 3 & contador [2:0] $end
$var reg 1 ' saida $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
b0 &
0%
0$
0#
0"
x!
$end
#5
0'
0!
b1 &
1#
1%
#10
0#
0%
#15
b10 &
1#
1%
#20
0#
0%
#25
b11 &
1#
1%
#30
0#
0%
#35
1'
1!
b100 &
1#
1%
#40
0#
0%
#45
0'
0!
b101 &
1#
1%
#50
0#
0%
#55
b110 &
1#
1%
#60
0#
0%
#65
b111 &
1#
1%
#70
0#
0%
#75
1#
1%
#80
0#
0%
1"
1$
#85
b0 &
1#
1%
#90
0#
0%
#95
1#
1%
#100
0#
0%
#105
1#
1%
#110
0#
0%
#115
1#
1%
#120
0#
0%
#125
1#
1%
#130
0#
0%
#135
1#
1%
#140
0#
0%
#145
1#
1%
#150
0#
0%
#155
1#
1%
#160
0#
0%
0"
0$
#165
b1 &
1#
1%
#170
0#
0%
#175
b10 &
1#
1%
#180
0#
0%
#185
b11 &
1#
1%
#190
0#
0%
#195
1'
1!
b100 &
1#
1%
#200
0#
0%
#205
0'
0!
b101 &
1#
1%
#210
0#
0%
#215
b110 &
1#
1%
#220
0#
0%
#225
b111 &
1#
1%
#230
0#
0%
#235
1#
1%
#240
0#
0%
1"
1$
#245
b0 &
1#
1%
#250
0#
0%
#255
1#
1%
#260
0#
0%
#265
1#
1%
#270
0#
0%
#275
1#
1%
#280
0#
0%
#285
1#
1%
#290
0#
0%
#295
1#
1%
#300
0#
0%
