verilog xil_defaultlib --include "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/02c8/hdl/verilog" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/v_smpte_uhdsdi_gtwiz_gthe4_channel_wrapper.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/v_smpte_uhdsdi_gtwiz_gtwizard_gthe4.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/v_smpte_uhdsdi_gtwiz_gtwizard_top.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/v_smpte_uhdsdi_gtwiz.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_rxtx/sim/v_smpte_uhdsdi_rxtx.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_3g_wrapper.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_3g_wrapper_support.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_control.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_drp_control.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_drp_control_fsm.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_rx_control.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_tx_control.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/multigenHD.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/multigenHD_horz.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/multigenHD_output.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/multigenHD_vert.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/sync_block.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/uhdsdi_rate_detect.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/uhdsdi_vidgen.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/vidgen_ntsc.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/vidgen_pal.v" \

sv xil_defaultlib --include "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/02c8/hdl/verilog" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_master_0_0/sim/SDI_RX_Subsystem_v1_0_bfm_1_master_0_0_pkg.sv" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_master_0_0/sim/SDI_RX_Subsystem_v1_0_bfm_1_master_0_0.sv" \

verilog xil_defaultlib --include "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/02c8/hdl/verilog" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/68f7/hdl/sim_clk_gen.v" \
"../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_sim_clk_gen_0_1/sim/SDI_RX_Subsystem_v1_0_bfm_1_sim_clk_gen_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
