#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9a496072c0 .scope module, "RAM_DC_WB_TEST" "RAM_DC_WB_TEST" 2 3;
 .timescale 0 0;
v0x7f9a49624550_0 .var "clk_dc", 0 0;
v0x7f9a49624610_0 .var "clk_wb", 0 0;
v0x7f9a496246a0_0 .var/i "i", 31 0;
v0x7f9a49624730_0 .net "io64_out", 15 0, v0x7f9a49623f80_0;  1 drivers
v0x7f9a496247e0_0 .var "io65_in", 15 0;
v0x7f9a496248b0_0 .var/i "j", 31 0;
v0x7f9a49624950_0 .var "ram_addr", 15 0;
v0x7f9a49624a10_0 .var "ram_in", 15 0;
v0x7f9a49624ac0_0 .net "ram_out", 15 0, v0x7f9a49624320_0;  1 drivers
v0x7f9a49624bf0_0 .var "ram_wen", 0 0;
S_0x7f9a49614120 .scope module, "ram_dc_wb_inst" "ram_dc_wb" 2 13, 3 1 0, S_0x7f9a496072c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 1 "CLK_WB"
    .port_info 2 /INPUT 16 "RAM_ADDR"
    .port_info 3 /INPUT 16 "RAM_IN"
    .port_info 4 /INPUT 16 "IO65_IN"
    .port_info 5 /INPUT 1 "RAM_WEN"
    .port_info 6 /OUTPUT 16 "RAM_OUT"
    .port_info 7 /OUTPUT 16 "IO64_OUT"
v0x7f9a49607420_0 .var/i "ADDR_INT", 31 0;
v0x7f9a49623e50_0 .net "CLK_DC", 0 0, v0x7f9a49624550_0;  1 drivers
v0x7f9a49623ef0_0 .net "CLK_WB", 0 0, v0x7f9a49624610_0;  1 drivers
v0x7f9a49623f80_0 .var "IO64_OUT", 15 0;
v0x7f9a49624030_0 .net "IO65_IN", 15 0, v0x7f9a496247e0_0;  1 drivers
v0x7f9a49624120_0 .net "RAM_ADDR", 15 0, v0x7f9a49624950_0;  1 drivers
v0x7f9a496241d0 .array "RAM_ARRAY", 0 63, 15 0;
v0x7f9a49624270_0 .net "RAM_IN", 15 0, v0x7f9a49624a10_0;  1 drivers
v0x7f9a49624320_0 .var "RAM_OUT", 15 0;
v0x7f9a49624430_0 .net "RAM_WEN", 0 0, v0x7f9a49624bf0_0;  1 drivers
E_0x7f9a49604d50 .event posedge, v0x7f9a49623ef0_0;
E_0x7f9a49605340 .event posedge, v0x7f9a49623e50_0;
    .scope S_0x7f9a49614120;
T_0 ;
    %wait E_0x7f9a49605340;
    %load/vec4 v0x7f9a49624120_0;
    %pad/u 32;
    %store/vec4 v0x7f9a49607420_0, 0, 32;
    %load/vec4 v0x7f9a49607420_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz  T_0.0, 5;
    %ix/getv 4, v0x7f9a49624120_0;
    %load/vec4a v0x7f9a496241d0, 4;
    %assign/vec4 v0x7f9a49624320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9a49607420_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f9a49624030_0;
    %assign/vec4 v0x7f9a49624320_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9a49614120;
T_1 ;
    %wait E_0x7f9a49604d50;
    %load/vec4 v0x7f9a49607420_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x7f9a49624270_0;
    %ix/getv/s 3, v0x7f9a49607420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9a496241d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9a49607420_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f9a49624270_0;
    %assign/vec4 v0x7f9a49623f80_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9a496072c0;
T_2 ;
    %vpi_call 2 25 "$dumpfile", "./test/test_ram_dc_wb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9a49614120 {0 0 0};
    %vpi_call 2 27 "$monitor", "%t: ram_addr=%h, ram_in=%h, io65_in=%h => ram_wen=%b, ram_out=%h, io64_out=%h", $time, v0x7f9a49624950_0, v0x7f9a49624a10_0, v0x7f9a496247e0_0, v0x7f9a49624bf0_0, v0x7f9a49624ac0_0, v0x7f9a49624730_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f9a496072c0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7f9a49624550_0;
    %nor/r;
    %assign/vec4 v0x7f9a49624550_0, 0;
    %load/vec4 v0x7f9a49624610_0;
    %nor/r;
    %assign/vec4 v0x7f9a49624610_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9a496072c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9a49624550_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9a49624550_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9a49624550_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7f9a496072c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9a49624610_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9a49624550_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7f9a496072c0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9a496246a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7f9a496246a0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9a49624950_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9a496248b0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7f9a496248b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %delay 40, 0;
    %load/vec4 v0x7f9a49624950_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7f9a49624950_0, 0;
    %load/vec4 v0x7f9a496248b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9a496248b0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %load/vec4 v0x7f9a496246a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9a496246a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x7f9a496072c0;
T_7 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7f9a49624a10_0, 0;
    %delay 40, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7f9a49624a10_0, 0;
    %delay 40, 0;
    %pushi/vec4 6, 0, 16;
    %assign/vec4 v0x7f9a49624a10_0, 0;
    %delay 40, 0;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x7f9a49624a10_0, 0;
    %delay 40, 0;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v0x7f9a49624a10_0, 0;
    %delay 40, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x7f9a49624a10_0, 0;
    %delay 40, 0;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v0x7f9a49624a10_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7f9a496072c0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9a49624bf0_0, 0;
    %delay 640, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9a49624bf0_0, 0;
    %delay 640, 0;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/test_ram_dc_wb.v";
    "ram_dc_wb.v";
