# HardwareArchitecture-Design_FinalProj
QuadCore Pipelined OTTER GPU implemented on Basys3 FPGA outputted to VGA display.
Programmed in Vivado using SystemVerilog to simulate hardware, and RISC-V assembly to run the program.
