Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/Projects/Xilinx/Digital/PISO_isim_beh.exe" -prj "E:/Projects/Xilinx/Digital/PISO_beh.prj" "work.PISO" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Projects/Xilinx/Digital/Master_Slave.vf" into library work
Analyzing Verilog file "E:/Projects/Xilinx/Digital/Two_2_One_MUX.vf" into library work
Analyzing Verilog file "E:/Projects/Xilinx/Digital/D_FF.vf" into library work
Analyzing Verilog file "E:/Projects/Xilinx/Digital/PISO.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module NAND3
Compiling module NAND2
Compiling module OR2
Compiling module INV
Compiling module Master_Slave_MUSER_PISO
Compiling module D_FF_MUSER_PISO
Compiling module AND2
Compiling module Two_2_One_MUX_MUSER_PISO
Compiling module PISO
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable E:/Projects/Xilinx/Digital/PISO_isim_beh.exe
Fuse Memory Usage: 27936 KB
Fuse CPU Usage: 359 ms
