Command: vcs -full64 -sverilog -timescale=1ns/1ps +notimingchecks -notice -top tbench_top \
-Mdir=../csrc -l ../log/compile -o ../out/simv -f sourcefile_order
                         Chronologic VCS (TM)
         Version M-2017.03_Full64 -- Mon Nov  9 15:57:54 2020
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'rtl_building_blocks/device/adder.sv'
Parsing design file 'rtl_building_blocks/device/multiplier.sv'
Parsing design file 'rtl_building_blocks/device/register.sv'
Parsing design file 'rtl_building_blocks/device/memory.sv'
Parsing design file 'rtl_building_blocks/device/fifo.sv'
Parsing design file 'rtl_building_blocks/device/mac.sv'
Parsing design file 'device/controller_fsm.sv'
Parsing design file 'device/top_chip.sv'
Parsing design file 'device/top_system.sv'
Parsing design file 'rtl_building_blocks/test/multiplier_tb.sv'
Parsing design file 'rtl_building_blocks/test/adder_tb.sv'
Parsing design file 'rtl_building_blocks/test/fifo_tb.sv'
Parsing design file 'test/common.sv'
Parsing design file 'test/intf.sv'
Parsing design file 'test/transaction.sv'
Parsing design file 'test/driver.sv'
Parsing design file 'test/monitor.sv'
Parsing design file 'test/generator.sv'
Parsing design file 'test/checker.sv'
Parsing design file 'test/scoreboard.sv'
Parsing design file 'test/environment.sv'
Parsing design file 'test/testprogram.sv'
Parsing design file 'test/tbench_top.sv'
Top Level Modules:
       tbench_top

Error-[CFCILFBI] Cannot find cell in liblist
device/top_chip.sv, 124
  Cell 'mac3' cannot be found in liblist for binding instance 
  'tbench_top.dut.top_chip_i.mac_unit'.
  Liblist: work
  Config rule: global default liblist
  Source Info: mac3 #(.A_WIDTH(IO_DATA_WIDTH), .B_WIDTH(IO_DATA_WIDTH), 
  .ACCUMULATOR_WIDTH(ACCUMULATION_WIDTH), .OUTPUT_WIDTH(ACCUMULATION_WIDTH), 
  .OUTPUT_SCALE(0)) mac_unit ...

1 error
CPU time: .080 seconds to compile
