<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/csb337/include/at91rm9200_mem.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_171366002c5a4d97665251a98ebfe9f3.html">csb337</a></li><li class="navelem"><a class="el" href="dir_6e97ed9975d891b22e0f4cc87040245e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">at91rm9200_mem.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="at91rm9200__mem_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * AT91RM9200 Memory Controller definitions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (c) 2002 by Cogent Computer Systems</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Written by Mike Kelly &lt;mike@cogcomp.com&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef AT91RM9200_MEM_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define AT91RM9200_MEM_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/**********************************************************************</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *       External Bus Interface Unit</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> **********************************************************************/</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define EBI_CSA             0x00    </span><span class="comment">/* Chip Select Assignment Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define EBI_CFGR            0x04    </span><span class="comment">/* Configuration Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Bit Defines */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* EBI_CSA - Chip Select Assignment Register */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define EBI_CSA_CS4_CF        BIT4    </span><span class="comment">/* 1 = CS4-6 are assigned to Compact Flash, 0 = Chip Selects */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define EBI_CSA_CS3_SMM       BIT3    </span><span class="comment">/* 1 = CS3 is assigned to SmartMedia, 0 = Chip Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define EBI_CSA_CS1_SDRAM     BIT1    </span><span class="comment">/* 1 = CS1 is assigned to SDRAM, 0 = Chip Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define EBI_CSA_CS0_BF        BIT0    </span><span class="comment">/* 1 = CS0 is assigned to Burst Flash, 0 = Chip Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* EBI_CFGR     - Configuration Register */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define EBI_CFGR_DBPU         BIT0    </span><span class="comment">/* 1 = Disable D0-15 pullups         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/***************************************************************************</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * Static Memory Interface Unit</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> ***************************************************************************/</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SMC_CSR0            0x00    </span><span class="comment">/* Chip Select Register 0  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SMC_CSR1            0x04    </span><span class="comment">/* Chip Select Register 1  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SMC_CSR2            0x08    </span><span class="comment">/* Chip Select Register 2  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SMC_CSR3            0x0C    </span><span class="comment">/* Chip Select Register 3  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SMC_CSR4            0x10    </span><span class="comment">/* Chip Select Register 4  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SMC_CSR5            0x14    </span><span class="comment">/* Chip Select Register 5  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SMC_CSR6            0x18    </span><span class="comment">/* Chip Select Register 6  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SMC_CSR7            0x1C    </span><span class="comment">/* Chip Select Register 7  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* Bit Defines */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* SMC_CSR0 -7 - Chip Selects 0 - 7 Register */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SMC_CSR_RWHOLD(_x_)        ((_x_ &amp; 0x3) &lt;&lt; 28)     </span><span class="comment">/* Hold CS after R/W strobes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SMC_CSR_RWSETUP(_x_)    ((_x_ &amp; 0x3) &lt;&lt; 24)     </span><span class="comment">/* Setup CS before R/W strobes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SMC_CSR_ACSS_0        (0 &lt;&lt; 16)           </span><span class="comment">/* Setup/Hold Address 0 clocks before/after CS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SMC_CSR_ACSS_1        (1 &lt;&lt; 16)           </span><span class="comment">/* Setup/Hold Address 1 clock before/after CS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SMC_CSR_ACSS_2        (2 &lt;&lt; 16)           </span><span class="comment">/* Setup/Hold Address 2 clocks before/after CS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SMC_CSR_ACSS_3        (3 &lt;&lt; 16)           </span><span class="comment">/* Setup/Hold Address 3 clocks before/after CS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SMC_CSR_DRP_NORMAL    0                 </span><span class="comment">/* 0 = normal read protocol */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SMC_CSR_DRP_EARLY     BIT15          </span><span class="comment">/* 1 = early read protocol */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SMC_CSR_DBW_16        (1 &lt;&lt; 13)           </span><span class="comment">/* CS DataBus Width = 16-Bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SMC_CSR_DBW_8         (2 &lt;&lt; 13)           </span><span class="comment">/* CS DataBus Width = 8 Bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SMC_CSR_BAT_16_1      0                 </span><span class="comment">/* Single 16-Bit device (when DBW is 16) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SMC_CSR_BAT_16_2      BIT12          </span><span class="comment">/* Dual 8-Bit devices (when DBW is 16) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SMC_CSR_TDF(_x_)      ((_x_ &amp; 0xf) &lt;&lt; 8)    </span><span class="comment">/* Intercycle Data Float Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SMC_CSR_WSEN          BIT7           </span><span class="comment">/* 1 = wait states are enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SMC_CSR_NWS(_x_)      ((_x_ &amp; 0x7f) &lt;&lt; 0)     </span><span class="comment">/* Wait States + 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* SDRAM Memory Interface Unit */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SDRC_MR             0x00       </span><span class="comment">/* Mode Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SDRC_TR             0x04       </span><span class="comment">/* Refresh Timer Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SDRC_CR             0x08       </span><span class="comment">/* Configuration Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SDRC_SRR            0x0C       </span><span class="comment">/* Self Refresh Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SDRC_LPR            0x10       </span><span class="comment">/* Low Power Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SDRC_IER            0x14       </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SDRC_IDR            0x18       </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define SDRC_IMR            0x1C       </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SDRC_ISR            0x20       </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Bit Defines */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* SDRC_MR - Mode Register */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SDRC_MR_DBW_16        BIT4       </span><span class="comment">/* 1 = SDRAM is 16-bits wide, 0 = 32-bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SDRC_MR_NORM          (0 &lt;&lt; 0)   </span><span class="comment">/* Normal Mode - All accesses to SDRAM are decoded normally */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SDRC_MR_NOP         (1 &lt;&lt; 0)   </span><span class="comment">/* NOP Command is sent to SDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SDRC_MR_PRE         (2 &lt;&lt; 0)   </span><span class="comment">/* Precharge All Command is sent to SDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SDRC_MR_MRS         (3 &lt;&lt; 0)   </span><span class="comment">/* Mode Register Set Command is sent to SDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SDRC_MR_REF         (4 &lt;&lt; 0)   </span><span class="comment">/* Refresh Command is sent to SDRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* SDRC_TR - Refresh Timer Register */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SDRC_TR_COUNT(_x_)    ((_x_ &amp; 0xfff) &lt;&lt; 0)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* SDRC_CR - Configuration Register */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SDRC_CR_TXSR(_x_)     ((_x_ &amp; 0xf) &lt;&lt; 27)     </span><span class="comment">/* CKE to ACT Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SDRC_CR_TRAS(_x_)     ((_x_ &amp; 0xf) &lt;&lt; 23)     </span><span class="comment">/* ACT to PRE Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SDRC_CR_TRCD(_x_)     ((_x_ &amp; 0xf) &lt;&lt; 19)     </span><span class="comment">/* RAS to CAS Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SDRC_CR_TRP(_x_)      ((_x_ &amp; 0xf) &lt;&lt; 15)     </span><span class="comment">/* PRE to ACT Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SDRC_CR_TRC(_x_)      ((_x_ &amp; 0xf) &lt;&lt; 11)     </span><span class="comment">/* REF to ACT Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SDRC_CR_TWR(_x_)      ((_x_ &amp; 0xf) &lt;&lt; 7)      </span><span class="comment">/* Write Recovery Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SDRC_CR_CAS_2         (2 &lt;&lt; 5)   </span><span class="comment">/* Cas Delay = 2, this is the only supported value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SDRC_CR_NB_2          0        </span><span class="comment">/* 2 Banks per device */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SDRC_CR_NB_4          BIT4       </span><span class="comment">/* 4 Banks per device */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SDRC_CR_NR_11         (0 &lt;&lt; 2)   </span><span class="comment">/* Number of rows = 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SDRC_CR_NR_12         (1 &lt;&lt; 2)   </span><span class="comment">/* Number of rows = 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SDRC_CR_NR_13         (2 &lt;&lt; 2)   </span><span class="comment">/* Number of rows = 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SDRC_CR_NC_8          (0 &lt;&lt; 0)   </span><span class="comment">/* Number of columns = 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SDRC_CR_NC_9          (1 &lt;&lt; 0)   </span><span class="comment">/* Number of columns = 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SDRC_CR_NC_10         (2 &lt;&lt; 0)   </span><span class="comment">/* Number of columns = 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SDRC_CR_NC_11         (3 &lt;&lt; 0)   </span><span class="comment">/* Number of columns = 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* SDRC_SRR - Self Refresh Register */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SDRC_SRR_SRCB         BIT0       </span><span class="comment">/* 1 = Enter Self Refresh */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* SDRC_LPR - Low Power Register */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SDRC_LPR_LPCB         BIT0       </span><span class="comment">/* 1 = De-assert CKE between accesses */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* SDRC_IER - Interrupt Enable Register */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* SDRC_IDR - Interrupt Disable Register */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* SDRC_ISR - Interrupt Mask Register */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* SDRC_IMR - Interrupt Mask Register */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SDRC_INT_RES          BIT0       </span><span class="comment">/* Refresh Error Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
