<module name="DSS_EDP0_V2A_CORE_VP_REGS_APB" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EDP_CORE_APB_CTRL_P" acronym="EDP_CORE_APB_CTRL_P" offset="0x0" width="32" description="APB main control register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="APB_XT_RUNSTALL" width="1" begin="3" end="3" resetval="0x1" description="When 1 stalls the CPU from executing further instructions." range="" rwaccess="RW"/>
    <bitfield id="APB_IRAM_PATH" width="1" begin="2" end="2" resetval="0x1" description="Unused." range="" rwaccess="RW"/>
    <bitfield id="APB_DRAM_PATH" width="1" begin="1" end="1" resetval="0x1" description="Unused." range="" rwaccess="RW"/>
    <bitfield id="APB_XT_RESET" width="1" begin="0" end="0" resetval="0x1" description="Internal uCPU reset." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_XT_INT_CTRL_P" acronym="EDP_CORE_XT_INT_CTRL_P" offset="0x4" width="32" description="Inernal CPU Interrupt Polarity Control Register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="XT_INT_POLARITY" width="2" begin="1" end="0" resetval="0x0" description="Each bit inverts appropriate interrupt signal provided do internal CPU interrupt input." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_MAILBOX_FULL_ADDR_P" acronym="EDP_CORE_MAILBOX_FULL_ADDR_P" offset="0x8" width="32" description="Mailbox full indication status register. This register provides a status of the mailbox that is used to send messages from the Host processor to internal uCPU.Mailbox full flag can be a source of mailbox interrupt.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_FULL" width="1" begin="0" end="0" resetval="0x0" description="Mailbox full indication." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_MAILBOX_EMPTY_ADDR_P" acronym="EDP_CORE_MAILBOX_EMPTY_ADDR_P" offset="0xC" width="32" description="Mailbox empty indication status register. This register provides a status of the mailbox that is used to send responses from the internal uCPU to host processor as a result of previously sent message.Mailbox empty flag can be a source of not-empty mailbox interrupt.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_EMPTY" width="1" begin="0" end="0" resetval="0x1" description="Mailbox empty indication." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_MAILBOX0_WR_DATA_P" acronym="EDP_CORE_MAILBOX0_WR_DATA_P" offset="0x10" width="32" description="Mailbox write data register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="MAILBOX0_WR_DATA" width="8" begin="7" end="0" resetval="0x0" description="Mailbox write data." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_MAILBOX0_RD_DATA_P" acronym="EDP_CORE_MAILBOX0_RD_DATA_P" offset="0x14" width="32" description="Mailbox Read data register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="MAILBOX0_RD_DATA" width="8" begin="7" end="0" resetval="0x0" description="Mailbox Read data." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_KEEP_ALIVE_P" acronym="EDP_CORE_KEEP_ALIVE_P" offset="0x18" width="32" description="Software keep alive counter.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="KEEP_ALIVE_CNT" width="8" begin="7" end="0" resetval="0x0" description="Software keep alive counter." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_VER_l_P" acronym="EDP_CORE_VER_l_P" offset="0x1C" width="32" description="Software Version Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="VER_LSB" width="8" begin="7" end="0" resetval="0x0" description="Software Version lower byte." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_VER_H_P" acronym="EDP_CORE_VER_H_P" offset="0x20" width="32" description="Software Version Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="VER_MSB" width="8" begin="7" end="0" resetval="0x0" description="Software Version higher byte." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_VER_LIB_L_ADDR_P" acronym="EDP_CORE_VER_LIB_L_ADDR_P" offset="0x24" width="32" description="Software Library Version Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_LIB_VER_L" width="8" begin="7" end="0" resetval="0x0" description="Software Library Version lower byte." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_VER_LIB_H_ADDR_P" acronym="EDP_CORE_VER_LIB_H_ADDR_P" offset="0x28" width="32" description="Software Library Version Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_LIB_VER_H" width="8" begin="7" end="0" resetval="0x0" description="Software Library Version higher byte." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SW_DEBUG_l_P" acronym="EDP_CORE_SW_DEBUG_l_P" offset="0x2C" width="32" description="Software/Firmware Debug Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_DEBUG_7_0" width="8" begin="7" end="0" resetval="0x0" description="Register used for debug purposes [lower byte]." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SW_DEBUG_H_P" acronym="EDP_CORE_SW_DEBUG_H_P" offset="0x30" width="32" description="Software/Firmware Debug Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_DEBUG_15_8" width="8" begin="7" end="0" resetval="0x0" description="Register used for debug purposes [higher byte]." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_MAILBOX_INT_MASK_P" acronym="EDP_CORE_MAILBOX_INT_MASK_P" offset="0x34" width="32" description="Mailbox Interrupt mask register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_FULL_INT_MASK" width="1" begin="1" end="1" resetval="0x0" description="Mailbox Full Interrupt mask" range="" rwaccess="RW"/>
    <bitfield id="MAILBOX_EMPTY_INT_MASK" width="1" begin="0" end="0" resetval="0x0" description="Mailbox Not-empty Interrupt mask" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_MAILBOX_INT_STATUS_P" acronym="EDP_CORE_MAILBOX_INT_STATUS_P" offset="0x38" width="32" description="Mailbox Interrupt Status register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_FULL_INT_STATUS" width="1" begin="1" end="1" resetval="0x0" description="Mailbox full interrupt." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_EMPTY_INT_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Mailbox not-empty interrupt." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SW_CLK_l_P" acronym="EDP_CORE_SW_CLK_l_P" offset="0x3C" width="32" description="Core Clock frequency">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_CLOCK_VAL_L" width="8" begin="7" end="0" resetval="0x0" description="Fractional of the clock decimal value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SW_CLK_H_P" acronym="EDP_CORE_SW_CLK_H_P" offset="0x40" width="32" description="Core Clock frequency">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_CLOCK_VAL_H" width="8" begin="7" end="0" resetval="0x64" description="Clock frequency in decimal values." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SW_EVENTS0_P" acronym="EDP_CORE_SW_EVENTS0_P" offset="0x44" width="32" description="Bits [7:0] of the software events status vector. This register is used to report internal events that have been detected by the firmware to the host processor. Register is written by the internal uCPU. It is cleared upon read by the Host processor. Reported events can be source of interrupt reported in APB_INT_STATUS[1] register if this interrupt is enabled.Detailed description of the currently supported events can be found in HD Display TX Controller Programming Interface document.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_EVENTS7_0" width="8" begin="7" end="0" resetval="0x0" description="Each bit represents a separate event reported by the internal uCPU." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SW_EVENTS1_P" acronym="EDP_CORE_SW_EVENTS1_P" offset="0x48" width="32" description="SW Event 1 register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_EVENTS15_8" width="8" begin="7" end="0" resetval="0x0" description="Each bit represents a separate event reported by the internal uCPU." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SW_EVENTS2_P" acronym="EDP_CORE_SW_EVENTS2_P" offset="0x4C" width="32" description="SW Event 2 register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_EVENTS23_16" width="8" begin="7" end="0" resetval="0x0" description="Each bit represents a separate event reported by the internal uCPU." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SW_EVENTS3_P" acronym="EDP_CORE_SW_EVENTS3_P" offset="0x50" width="32" description="SW Event 3 register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SW_EVENTS31_24" width="8" begin="7" end="0" resetval="0x0" description="Each bit represents a separate event reported by the internal uCPU." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_XT_OCD_CTRL_P" acronym="EDP_CORE_XT_OCD_CTRL_P" offset="0x60" width="32" description="Internal CPU - On Chip Debug (OCD) Ctrl Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="XT_OCDHALTONRESET" width="1" begin="1" end="1" resetval="0x1" description="Internal CPU - Halt On Reget configuration register" range="" rwaccess="RW"/>
    <bitfield id="XT_DRESET" width="1" begin="0" end="0" resetval="0x1" description="Internal CPU - Dreset control register" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_XT_OCD_CTRL_RO_P" acronym="EDP_CORE_XT_OCD_CTRL_RO_P" offset="0x64" width="32" description="Internal CPU - OCD R0 mode configuration">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="XT_XOCDMODE" width="1" begin="0" end="0" resetval="0x0" description="Internal CPU - OCD mode configuration" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_APB_INT_MASK_P" acronym="EDP_CORE_APB_INT_MASK_P" offset="0x6C" width="32" description="APB Interrupt Mask Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="APB_CEC_INTR_MASK" width="1" begin="3" end="3" resetval="0x1" description="Reserved field." range="" rwaccess="RW"/>
    <bitfield id="APB_PIF_INTR_MASK" width="1" begin="2" end="2" resetval="0x1" description="PIF module Interrupt mask" range="" rwaccess="RW"/>
    <bitfield id="APB_SW_INTR_MASK" width="1" begin="1" end="1" resetval="0x1" description="SW Event Interrupt mask" range="" rwaccess="RW"/>
    <bitfield id="APB_MAILBOX_INTR_MASK" width="1" begin="0" end="0" resetval="0x1" description="Mailbox Interrupt mask" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_APB_INT_STATUS_P" acronym="EDP_CORE_APB_INT_STATUS_P" offset="0x70" width="32" description="APB interrupt status register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="APB_CEC_INTR_STATUS" width="1" begin="3" end="3" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="APB_PIF_INTR_STATUS" width="1" begin="2" end="2" resetval="0x0" description="PIF module Interrupt status." range="" rwaccess="R"/>
    <bitfield id="APB_SW_INTR_STATUS" width="1" begin="1" end="1" resetval="0x0" description="SW Events Interrupt status." range="" rwaccess="R"/>
    <bitfield id="APB_MAILBOX_INTR_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Mailbox Interrupt status." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CDNS_DID_P" acronym="EDP_CORE_CDNS_DID_P" offset="0xA0" width="32" description="Number identifying the IP.Corresponds to IP Part Number.">
    <bitfield id="IPVER" width="32" begin="31" end="0" resetval="0x8546" description="0x8546 - DisplayPort 1.4/EmbeddedDisplayPort 1.4 Tx Combo Controller" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CDNS_RID0_P" acronym="EDP_CORE_CDNS_RID0_P" offset="0xA4" width="32" description="Number identifying IP version.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IP_VERSION" width="16" begin="15" end="0" resetval="0x2000" description="IP version: r" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CDNS_RID1_P" acronym="EDP_CORE_CDNS_RID1_P" offset="0xA8" width="32" description="Numbers identifying PHY and AUX version">
    <bitfield id="AUX_VERSION" width="16" begin="31" end="16" resetval="0x1000" description="AUX version: r" range="" rwaccess="R"/>
    <bitfield id="PHY_VERSION" width="16" begin="15" end="0" resetval="0x1100" description="PHY version: r" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CDNS_CFGS0_P" acronym="EDP_CORE_CDNS_CFGS0_P" offset="0xAC" width="32" description="Numbers identifying the capabilities/configuration of the MHDP controller. Values not explicitely listed below ar ereserved for future use.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUDIO_STREAM_NUMBER" width="4" begin="27" end="24" resetval="0x1" description="Secondary configuration." range="" rwaccess="R"/>
    <bitfield id="VIDEO_STREAM_NUMBER" width="4" begin="23" end="20" resetval="0x4" description="Secondary configuration." range="" rwaccess="R"/>
    <bitfield id="ASF_SUPPORT" width="2" begin="19" end="18" resetval="0x1" description="Secondary configuration." range="" rwaccess="R"/>
    <bitfield id="DSC_SUPPORT" width="2" begin="17" end="16" resetval="0x1" description="Secondary configuration." range="" rwaccess="R"/>
    <bitfield id="IP_NUMBER_FAMILY" width="8" begin="15" end="8" resetval="0x0" description="Main configuration." range="" rwaccess="R"/>
    <bitfield id="IP_NUMBER_CONFIGURATION" width="8" begin="7" end="0" resetval="0x2" description="Main configuration." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CDNS_CFGS1_P" acronym="EDP_CORE_CDNS_CFGS1_P" offset="0xB0" width="32" description="Numbers identifying type of PHY and AUX are integrated in the IPS. Fixed for a given IPS configuration.">
    <bitfield id="AUX_NUMBER" width="16" begin="31" end="16" resetval="0x810" description="AUX IP Number, according to versioning scheme." range="" rwaccess="R"/>
    <bitfield id="PHY_NUMBER" width="16" begin="15" end="0" resetval="0x801" description="PHY IP Number, according to versioning scheme." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SHIFT_PATTERN_IN_3_0_P" acronym="EDP_CORE_SHIFT_PATTERN_IN_3_0_P" offset="0x800" width="32" description="HDMI shift pattern 3-0">
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN3" width="8" begin="31" end="24" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN2" width="8" begin="23" end="16" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN1" width="8" begin="15" end="8" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN0" width="8" begin="7" end="0" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SHIFT_PATTERN_IN_4_7_P" acronym="EDP_CORE_SHIFT_PATTERN_IN_4_7_P" offset="0x804" width="32" description="HDMI shift pattern 4-7">
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN7" width="8" begin="31" end="24" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN6" width="8" begin="23" end="16" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN5" width="8" begin="15" end="8" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN4" width="8" begin="7" end="0" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SHIFT_PATTERN_IN9_8_P" acronym="EDP_CORE_SHIFT_PATTERN_IN9_8_P" offset="0x808" width="32" description="HDMI shift pattern 9-8 with control bits">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SOURCE_PHY_SHIFT_REPETITION" width="3" begin="20" end="18" resetval="0x0" description="Shift repetition Number" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_EN" width="1" begin="17" end="17" resetval="0x0" description="When 1 enable the Shift pattern Mechanism" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_LOAD" width="1" begin="16" end="16" resetval="0x0" description="When 1 load the 80 bits of data" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN9" width="8" begin="15" end="8" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_SHIFT_PATTERN8" width="8" begin="7" end="0" resetval="0x0" description="Input to hdmi_pattern_shift" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_PRBS_CNTRL_P" acronym="EDP_CORE_PRBS_CNTRL_P" offset="0x80C" width="32" description="PRBS control">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SOURCE_PHY_PRBS3_OUT_MODE" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_PRBS3_MODE" width="2" begin="13" end="12" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_PRBS2_OUT_MODE" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_PRBS2_MODE" width="2" begin="9" end="8" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_PRBS1_OUT_MODE" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_PRBS1_MODE" width="2" begin="5" end="4" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_PRBS0_OUT_MODE" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_PRBS0_MODE" width="2" begin="1" end="0" resetval="0x2" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_PRBS_ERR_INSERTION_P" acronym="EDP_CORE_PRBS_ERR_INSERTION_P" offset="0x810" width="32" description="PRBS error insertion">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="NUMBER_OF_ERRORS3" width="5" begin="23" end="19" resetval="0x0" description="The number of errors to be inserted when add_error is high." range="" rwaccess="RW"/>
    <bitfield id="ADD_ERROR3" width="1" begin="18" end="18" resetval="0x0" description="When high the PRBS generator inserts the number of errors written in number_of_errors field." range="" rwaccess="RW"/>
    <bitfield id="NUMBER_OF_ERRORS2" width="5" begin="17" end="13" resetval="0x0" description="The number of errors to be inserted when add_error is high." range="" rwaccess="RW"/>
    <bitfield id="ADD_ERROR2" width="1" begin="12" end="12" resetval="0x0" description="When high the PRBS generator inserts the number of errors written in number_of_errors field." range="" rwaccess="RW"/>
    <bitfield id="NUMBER_OF_ERRORS1" width="5" begin="11" end="7" resetval="0x0" description="The number of errors to be inserted when add_error is high." range="" rwaccess="RW"/>
    <bitfield id="ADD_ERROR1" width="1" begin="6" end="6" resetval="0x0" description="When high the PRBS generator inserts the number of errors written in number_of_errors field" range="" rwaccess="RW"/>
    <bitfield id="NUMBER_OF_ERRORS0" width="5" begin="5" end="1" resetval="0x0" description="The number of errors to be inserted when add_error is high." range="" rwaccess="RW"/>
    <bitfield id="ADD_ERROR0" width="1" begin="0" end="0" resetval="0x0" description="When high the PRBS generator inserts the number of errors written in number_of_errors field" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_LANES_CONFIG_P" acronym="EDP_CORE_LANES_CONFIG_P" offset="0x814" width="32" description="Lane control register: swap, order, polarity">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SOURCE_PHY_20_10" width="1" begin="22" end="22" resetval="0x1" description="1'b" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_COMB_BYPASS" width="1" begin="21" end="21" resetval="0x1" description="Bypass swap invert and all combination" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_DATA_DEL_EN" width="1" begin="20" end="20" resetval="0x0" description="enable configurable delay of lanes to be activated.if this bit is 0 the delay is only activated for DisplayPort mode with source_phy_data_sel=prbs or shift-mem" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE3_POLARITY" width="1" begin="19" end="19" resetval="0x0" description="Reverse polarity of data, lane3" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE2_POLARITY" width="1" begin="18" end="18" resetval="0x0" description="Reverse polarity of data, lane2" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE1_POLARITY" width="1" begin="17" end="17" resetval="0x0" description="Reverse polarity of data, lane1" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE0_POLARITY" width="1" begin="16" end="16" resetval="0x0" description="Reverse polarity of data, lane0" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_AUX_SPARE" width="4" begin="15" end="12" resetval="0x0" description="Spare bits for aux **1.1**" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE3_LSB_MSB" width="1" begin="11" end="11" resetval="0x0" description="Reverse order of data, lane3" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE2_LSB_MSB" width="1" begin="10" end="10" resetval="0x0" description="Reverse order of data, lane2" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE1_LSB_MSB" width="1" begin="9" end="9" resetval="0x0" description="Reverse order of data, lane1" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE0_LSB_MSB" width="1" begin="8" end="8" resetval="0x0" description="Reverse order of data, lane0" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE3_SWAP" width="2" begin="7" end="6" resetval="0x0" description="Swap control lane3" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE2_SWAP" width="2" begin="5" end="4" resetval="0x1" description="Swap control lane2" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE1_SWAP" width="2" begin="3" end="2" resetval="0x2" description="Swap control lane1" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE0_SWAP" width="2" begin="1" end="0" resetval="0x3" description="Swap control lane0" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_PHY_DATA_SEL_P" acronym="EDP_CORE_PHY_DATA_SEL_P" offset="0x818" width="32" description="PHY data select DP/HDMI and HDMI data source">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SOURCE_PHY_MHDP_SEL" width="2" begin="4" end="3" resetval="0x0" description="3'd" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_DATA_SEL" width="3" begin="2" end="0" resetval="0x0" description="3'd" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_LANES_DEL_VAL_P" acronym="EDP_CORE_LANES_DEL_VAL_P" offset="0x81C" width="32" description="Lane delay control">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="SOURCE_PHY_LANE3_DEL_VAL" width="4" begin="15" end="12" resetval="0x6" description="delay for lane 3" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE2_DEL_VAL" width="4" begin="11" end="8" resetval="0x4" description="delay for lane 2" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE1_DEL_VAL" width="4" begin="7" end="4" resetval="0x2" description="delay for lane 1" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_LANE0_DEL_VAL" width="4" begin="3" end="0" resetval="0x0" description="delay for lane 0" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_DPTX_CAR_P" acronym="EDP_CORE_SOURCE_DPTX_CAR_P" offset="0x904" width="32" description="DP TX clock and reset ctrl register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN7" width="1" begin="25" end="25" resetval="0x0" description="dptx_vif_clk_rstn enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_EN7" width="1" begin="24" end="24" resetval="0x0" description="dptx_vif_clk enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN6" width="1" begin="23" end="23" resetval="0x0" description="dptx_vif_clk_rstn enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_EN6" width="1" begin="22" end="22" resetval="0x0" description="dptx_vif_clk enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN5" width="1" begin="21" end="21" resetval="0x0" description="dptx_vif_clk_rstn enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_EN5" width="1" begin="20" end="20" resetval="0x0" description="dptx_vif_clk enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN4" width="1" begin="19" end="19" resetval="0x0" description="dptx_vif_clk_rstn enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_EN4" width="1" begin="18" end="18" resetval="0x0" description="dptx_vif_clk enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN3" width="1" begin="17" end="17" resetval="0x0" description="dptx_vif_clk_rstn enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_EN3" width="1" begin="16" end="16" resetval="0x0" description="dptx_vif_clk enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN2" width="1" begin="15" end="15" resetval="0x0" description="dptx_vif_clk_rstn enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_EN2" width="1" begin="14" end="14" resetval="0x0" description="dptx_vif_clk enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN1" width="1" begin="13" end="13" resetval="0x0" description="dptx_vif_clk_rstn enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_EN1" width="1" begin="12" end="12" resetval="0x0" description="dptx_vif_clk enable for stream number" range="" rwaccess="RW"/>
    <bitfield id="DPTX_FRMR_DATA_CLK_RSTN_EN" width="1" begin="11" end="11" resetval="0x0" description="dptx_frmr_data_clk_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="DPTX_FRMR_DATA_CLK_EN" width="1" begin="10" end="10" resetval="0x0" description="dptx_frmr_data_clk enable - active high" range="" rwaccess="RW"/>
    <bitfield id="DPTX_PHY_DATA_RSTN_EN" width="1" begin="9" end="9" resetval="0x0" description="dptx_phy_data_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="DPTX_PHY_DATA_CLK_EN" width="1" begin="8" end="8" resetval="0x0" description="dptx_phy_data_clk enable - active high" range="" rwaccess="RW"/>
    <bitfield id="DPTX_PHY_CHAR_RSTN_EN" width="1" begin="7" end="7" resetval="0x0" description="dptx_phy_char_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="DPTX_PHY_CHAR_CLK_EN" width="1" begin="6" end="6" resetval="0x0" description="dptx_phy_char_clk enable - active high" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_AUX_SYS_CLK_RSTN_EN" width="1" begin="5" end="5" resetval="0x0" description="source_aux_sys_clk_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_AUX_SYS_CLK_EN" width="1" begin="4" end="4" resetval="0x0" description="source_aux_sys_clk enable - active high" range="" rwaccess="RW"/>
    <bitfield id="DPTX_SYS_CLK_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="dptx_sys_clk_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="DPTX_SYS_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="dptx_sys_clk enable - active high" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="dptx_vif_clk_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="CFG_DPTX_VIF_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="dptx_vif_clk enable - active high" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PHY_CAR_P" acronym="EDP_CORE_SOURCE_PHY_CAR_P" offset="0x908" width="32" description="Source PHY clock and reset ctrl register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SOURCE_PHY_CHAR_OUT_CLK_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="source_phy_char_out_clk_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_CHAR_OUT_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="source_phy_char_out_clk enable - active high" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_DATA_OUT_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="source_phy_data_out_clk_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PHY_DATA_OUT_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="source_phy_data_out_clk enable - active high" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PKT_CAR_P" acronym="EDP_CORE_SOURCE_PKT_CAR_P" offset="0x918" width="32" description="PKT clock and reset ctrl register">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SOURCE_PKT_DATA_RSTN_EN7" width="1" begin="17" end="17" resetval="0x0" description="source_pkt_data_rstn_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_CLK_EN7" width="1" begin="16" end="16" resetval="0x0" description="source_pkt_data_clk_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_RSTN_EN6" width="1" begin="15" end="15" resetval="0x0" description="source_pkt_data_rstn_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_CLK_EN6" width="1" begin="14" end="14" resetval="0x0" description="source_pkt_data_clk_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_RSTN_EN5" width="1" begin="13" end="13" resetval="0x0" description="source_pkt_data_rstn_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_CLK_EN5" width="1" begin="12" end="12" resetval="0x0" description="source_pkt_data_clk_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_RSTN_EN4" width="1" begin="11" end="11" resetval="0x0" description="source_pkt_data_rstn_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_CLK_EN4" width="1" begin="10" end="10" resetval="0x0" description="source_pkt_data_clk_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_RSTN_EN3" width="1" begin="9" end="9" resetval="0x0" description="source_pkt_data_rstn_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_CLK_EN3" width="1" begin="8" end="8" resetval="0x0" description="source_pkt_data_clk_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_RSTN_EN2" width="1" begin="7" end="7" resetval="0x0" description="source_pkt_data_rstn_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_CLK_EN2" width="1" begin="6" end="6" resetval="0x0" description="source_pkt_data_clk_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_RSTN_EN1" width="1" begin="5" end="5" resetval="0x0" description="source_pkt_data_rstn_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_CLK_EN1" width="1" begin="4" end="4" resetval="0x0" description="source_pkt_data_clk_en" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_SYS_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="source_pkt_sys_rstn_en - active low" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_SYS_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="source_pkt_sys_clk_en - active high" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="source_pkt_data_rstn_en - active low" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_PKT_DATA_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="source_pkt_data_clk_en - active high" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_AIF_CAR_P" acronym="EDP_CORE_SOURCE_AIF_CAR_P" offset="0x91C" width="32" description="AIF clock and reset ctrl register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SOURCE_AIF_SYS_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="source_aif_sys_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_AIF_SYS_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="source_aif_sys_clk enable - active high" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_AIF_PKT_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="source_aif_pkt_clk_rstn enable - active low" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_AIF_PKT_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="source_aif_pkt_clk enable - active high" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_CIPHER_CAR_P" acronym="EDP_CORE_SOURCE_CIPHER_CAR_P" offset="0x920" width="32" description="Cipher clock and reset ctrl register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SOURCE_CIPHER_SYSTEM_CLK_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="source_cipher_system_clk_rstn enable - active low [Only when HDCP used]" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_CIPHER_SYS_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="source_cipher_sys_clk enable - active high [Only when HDCP used]" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_CIPHER_CHAR_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="source_cipher_char_clk_rstn enable - active low [Only when HDCP used]" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_CIPHER_CHAR_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="source_cipher_char_clk enable - active high [Only when HDCP used]" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_CRYPTO_CAR_P" acronym="EDP_CORE_SOURCE_CRYPTO_CAR_P" offset="0x924" width="32" description="Crypto clock and reset ctrl register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SOURCE_CRYPTO_SYS_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="source_crypto_sys_clk_rstn enable - active low [Only when HDCP used]" range="" rwaccess="RW"/>
    <bitfield id="SOURCE_CRYPTO_SYS_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="source_crypto_sys_clk enable - active high [Only when HDCP used]" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_SPDIF_CAR_P" acronym="EDP_CORE_SOURCE_SPDIF_CAR_P" offset="0x928" width="32" description="SPDIF clock and reset ctrl register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SPDIF_MCLK_RSTN_EN0" width="1" begin="3" end="3" resetval="0x0" description="spdif_mclk_rstn enable" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_MCLK_EN0" width="1" begin="2" end="2" resetval="0x0" description="spdif_mclk enable" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_CDR_CLK_RSTN_EN0" width="1" begin="1" end="1" resetval="0x0" description="spdif_cdr_clk_rstn enable" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_CDR_CLK_EN0" width="1" begin="0" end="0" resetval="0x0" description="spdif_cdr_clk enable" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CM_CTRL_P" acronym="EDP_CORE_CM_CTRL_P" offset="0xA00" width="32" description="Clock Meter control">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="I2S_MULT" width="3" begin="6" end="4" resetval="0x0" description="Select the division of N value for different I2S TDM configuration" range="" rwaccess="RW"/>
    <bitfield id="SEL_AUD_LANE_REF" width="1" begin="3" end="3" resetval="0x0" description="When 1 Select Audio CLK as a reference [HDMI]" range="" rwaccess="RW"/>
    <bitfield id="I2S_SEL_EXTERNAL" width="1" begin="2" end="2" resetval="0x0" description="When 1 Select external values of NMAUD [N/A] for I2S" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_SEL_EXTERNAL" width="1" begin="1" end="1" resetval="0x0" description="When 1 Select external values of NMAUD [N/A] for SPDIF" range="" rwaccess="RW"/>
    <bitfield id="NMVID_SEL_EXTERNAL" width="1" begin="0" end="0" resetval="0x0" description="When 1 Select external values of NMVID [N/A]" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CM_I2S_CTRL_P" acronym="EDP_CORE_CM_I2S_CTRL_P" offset="0xA04" width="32" description="I2S clock control">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="I2S_MEAS_TOLERANCE" width="4" begin="27" end="24" resetval="0x4" description="Measurement tolerance of Audio clock to be stable in clocks" range="" rwaccess="RW"/>
    <bitfield id="I2S_REF_CYC" width="24" begin="23" end="0" resetval="0x1000" description="Reference cycles for I2S Audio meter" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CM_SPDIF_CTRL_P" acronym="EDP_CORE_CM_SPDIF_CTRL_P" offset="0xA08" width="32" description="SPDIF clock control">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SPDIF_MEAS_TOLERANCE" width="4" begin="27" end="24" resetval="0x4" description="SPDIF measurement tolerance to be stable in clocks" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_REF_CYC" width="24" begin="23" end="0" resetval="0x1000" description="Reference cycles of SPDIF measurement" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CM_VID_CTRL_P" acronym="EDP_CORE_CM_VID_CTRL_P" offset="0xA0C" width="32" description="Video clock control">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NMVID_MEAS_TOLERANCE" width="4" begin="27" end="24" resetval="0x4" description="Video measurement tolerance in pixel clock cycles" range="" rwaccess="RW"/>
    <bitfield id="NMVID_REF_CYC" width="24" begin="23" end="0" resetval="0x8000" description="Video Reference cycles" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CM_LANE_CTRL_P" acronym="EDP_CORE_CM_LANE_CTRL_P" offset="0xA10" width="32" description="Lane control">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="LANE_REF_CYC" width="24" begin="23" end="0" resetval="0x0" description="Reference cycles when using lane clock as Reference [DP]" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_I2S_NM_STABLE_P" acronym="EDP_CORE_I2S_NM_STABLE_P" offset="0xA14" width="32" description="I2S clock stable, audio clock measured">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="I2S_MNAUD_STABLE" width="1" begin="0" end="0" resetval="0x0" description="I2S NMAUD Mesurment stable" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_I2S_NCTS_STABLE_P" acronym="EDP_CORE_I2S_NCTS_STABLE_P" offset="0xA18" width="32" description="I2S clock stable, lane clock measured">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="I2S_NCTS_STABLE" width="1" begin="0" end="0" resetval="0x0" description="i2s CTS measurement stable" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_NM_STABLE_P" acronym="EDP_CORE_SPDIF_NM_STABLE_P" offset="0xA1C" width="32" description="SPDIF clock stable, audio clock measured">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SPDIF_MNAUD_STABLE" width="1" begin="0" end="0" resetval="0x0" description="SPDIF NMAUD measurement stable" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_NCTS_STABLE_P" acronym="EDP_CORE_SPDIF_NCTS_STABLE_P" offset="0xA20" width="32" description="SPDIF clock stable, lane clock measured">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SPDIF_NCTS_STABLE" width="1" begin="0" end="0" resetval="0x0" description="SPDIF CTS measurement stable" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_NMVID_MEAS_STABLE_P" acronym="EDP_CORE_NMVID_MEAS_STABLE_P" offset="0xA24" width="32" description="Video clock stable">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ST_NMVID_MEAS_STABLE" width="1" begin="0" end="0" resetval="0x0" description="Pixel clock NMVID measurement stable" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CM_VID_MEAS_P" acronym="EDP_CORE_CM_VID_MEAS_P" offset="0xA28" width="32" description="Video cycles measure">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NMVID_MEAS_VALID_INDC" width="1" begin="24" end="24" resetval="0x0" description="When Toggle Valid pulse is generated to sample MNVID fix value" range="" rwaccess="RW"/>
    <bitfield id="NMVID_MEAS_CYC" width="24" begin="23" end="0" resetval="0x0" description="Fixed Value for NVID , The MVID is nmvid_ref_cyc" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CM_AUD_MEAS_P" acronym="EDP_CORE_CM_AUD_MEAS_P" offset="0xA2C" width="32" description="Audio cycles measure">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NMAUD_MEAS_VALID_INDC" width="1" begin="24" end="24" resetval="0x0" description="When Toggle Valid pulse is generated to sample MNAUD fix value" range="" rwaccess="RW"/>
    <bitfield id="NMAUD_MEAS_CYC" width="24" begin="23" end="0" resetval="0x0" description="Fixed Value for NAUD, The MAUD is lane_ref_cyc" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_I2S_MEAS_P" acronym="EDP_CORE_I2S_MEAS_P" offset="0xA30" width="32" description="I2S clock measurement HDMI">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="I2_MEAS" width="24" begin="23" end="0" resetval="0x0" description="I2S measurement value" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_MEAS_P" acronym="EDP_CORE_SPDIF_MEAS_P" offset="0xA34" width="32" description="SPDIF clock measurement HDMI">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SPDIF_MEAS" width="24" begin="23" end="0" resetval="0x0" description="SPDIF Clock Meter measurement value [in DP]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_NMVID_MEAS_P" acronym="EDP_CORE_NMVID_MEAS_P" offset="0xA38" width="32" description="Video clock measurement">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NMVID_MEAS" width="24" begin="23" end="0" resetval="0x0" description="Video clock measurement value" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CM_CTRL_P_j" acronym="EDP_CORE_CM_CTRL_P_j" offset="0xA40" width="32" description="Clock Meter control Offset = A40h + (j * 40h); where j = 0h to 2h">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="I2S_MULT" width="3" begin="6" end="4" resetval="0x0" description="Select the division of N value for different I2S TDM configuration" range="" rwaccess="RW"/>
    <bitfield id="SEL_AUD_LANE_REF" width="1" begin="3" end="3" resetval="0x0" description="When 1 Select Audio CLK as a reference [HDMI]" range="" rwaccess="RW"/>
    <bitfield id="I2S_SEL_EXTERNAL" width="1" begin="2" end="2" resetval="0x0" description="When 1 Select external values of NMAUD [N/A] for I2S" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_SEL_EXTERNAL" width="1" begin="1" end="1" resetval="0x0" description="When 1 Select external values of NMAUD [N/A] for SPDIF" range="" rwaccess="RW"/>
    <bitfield id="NMVID_SEL_EXTERNAL" width="1" begin="0" end="0" resetval="0x0" description="When 1 Select external values of NMVID [N/A]" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CM_VID_CTRL_P_j" acronym="EDP_CORE_CM_VID_CTRL_P_j" offset="0xA4C" width="32" description="Video clock control Offset = A4Ch + (j * 40h); where j = 0h to 2h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NMVID_MEAS_TOLERANCE" width="4" begin="27" end="24" resetval="0x4" description="Video measurement tolerance in pixel clock cycles" range="" rwaccess="RW"/>
    <bitfield id="NMVID_REF_CYC" width="24" begin="23" end="0" resetval="0x8000" description="Video Reference cycles" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_NMVID_MEAS_STABLE_P_J" acronym="EDP_CORE_NMVID_MEAS_STABLE_P_J" offset="0xA64" width="32" description="Video clock stable Offset = A64h + (j * 40h); where j = 0h to 2h">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ST_NMVID_MEAS_STABLE" width="1" begin="0" end="0" resetval="0x0" description="Pixel clock NMVID measurement stable" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CM_VID_MEAS_P_J" acronym="EDP_CORE_CM_VID_MEAS_P_J" offset="0xA68" width="32" description="Video cycles measure Offset = A68h + (j * 40h); where j = 0h to 2h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NMVID_MEAS_VALID_INDC" width="1" begin="24" end="24" resetval="0x0" description="When Toggle Valid pulse is generated to sample MNVID fix value" range="" rwaccess="RW"/>
    <bitfield id="NMVID_MEAS_CYC" width="24" begin="23" end="0" resetval="0x0" description="Fixed Value for NVID , The MVID is nmvid_ref_cyc" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_NMVID_MEAS_P_J" acronym="EDP_CORE_NMVID_MEAS_P_J" offset="0xA78" width="32" description="Video clock measurement Offset = A78h + (j * 40h); where j = 0h to 2h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NMVID_MEAS" width="24" begin="23" end="0" resetval="0x0" description="Video clock measurement value" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_BND_HSYNC2VSYNC_P_j" acronym="EDP_CORE_BND_HSYNC2VSYNC_P_j" offset="0xB00" width="32" description="Video Input Interface Setting Register Offset = B00h + (j * 20h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IP_VIF_ALIGNMENT" width="1" begin="14" end="14" resetval="0x0" description="Alignment of the input pixel data at the pixel interface:" range="" rwaccess="RW"/>
    <bitfield id="IP_VIF_BYPASS" width="1" begin="13" end="13" resetval="0x1" description="Bypass video interface." range="" rwaccess="RW"/>
    <bitfield id="IP_DET_EN" width="1" begin="12" end="12" resetval="0x0" description="Enable detection of Interlace formats after decided if the polarity is Automatic or Manual detection." range="" rwaccess="RW"/>
    <bitfield id="IP_DTCT_WIN" width="12" begin="11" end="0" resetval="0x0" description="Bound for HSYNC to VSYNC for all fields." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HSYNC2VSYNC_F1_L1_P_J" acronym="EDP_CORE_HSYNC2VSYNC_F1_L1_P_J" offset="0xB04" width="32" description="Status of HSYNC to VSYNC Distance Counter 1. Offset = B04h + (j * 20h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IP_DTCT_HSYNC2VSYNC_F1" width="16" begin="15" end="0" resetval="0x0" description="Value of HSYNC to VSYNC field 1." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_HSYNC2VSYNC_F2_L1_P_J" acronym="EDP_CORE_HSYNC2VSYNC_F2_L1_P_J" offset="0xB08" width="32" description="Status of HSYNC to VSYNC Distance Counter 2 Offset = B08h + (j * 20h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IP_DTCT_HSYNC2VSYNC_F2" width="16" begin="15" end="0" resetval="0x0" description="Value of HSYNC to VSYNC field 2." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_HSYNC2VSYNC_STATUS_P_j" acronym="EDP_CORE_HSYNC2VSYNC_STATUS_P_j" offset="0xB0C" width="32" description="Video Interface Status Register Offset = B0Ch + (j * 20h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IP_DTCT_HJITTER" width="1" begin="3" end="3" resetval="0x0" description="Asserted when jitter is observed on htotal i.e." range="" rwaccess="R"/>
    <bitfield id="IP_DTCT_VJITTER" width="1" begin="2" end="2" resetval="0x0" description="Asserted when jitter is observed on vtotal i.e." range="" rwaccess="R"/>
    <bitfield id="IP_DCT_IP" width="1" begin="1" end="1" resetval="0x0" description="When asserted interlaced format is detected else progressive format." range="" rwaccess="R"/>
    <bitfield id="IP_DTCT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Asserted when HSYNC to VSYNC bound is violated." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_HSYNC2VSYNC_POL_CTRL_P_j" acronym="EDP_CORE_HSYNC2VSYNC_POL_CTRL_P_j" offset="0xB10" width="32" description="Setting Polarity of HSYNC and VSYNC Offset = B10h + (j * 20h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VPOL" width="1" begin="2" end="2" resetval="0x0" description="VSYNC polarity:" range="" rwaccess="RW"/>
    <bitfield id="HPOL" width="1" begin="1" end="1" resetval="0x0" description="HSYNC polarity:" range="" rwaccess="RW"/>
    <bitfield id="VIF_AUTO_MODE" width="1" begin="0" end="0" resetval="0x0" description="Automatic or Manual configuration of the polarity:" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DSC_CTRL_P_j" acronym="EDP_CORE_DSC_CTRL_P_j" offset="0xB14" width="32" description="DSC Setting Register Offset = B14h + (j * 20h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DSC_REG_UPDATE" width="1" begin="2" end="2" resetval="0x0" description="DSC registers update: active HIGH." range="" rwaccess="RW"/>
    <bitfield id="DSC_SW_RST" width="1" begin="1" end="1" resetval="0x0" description="DSC software reset: active HIGH." range="" rwaccess="RW"/>
    <bitfield id="DSC_EN" width="1" begin="0" end="0" resetval="0x0" description="DSC enable bit:" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_TX_PHY_CONFIG_REG_P" acronym="EDP_CORE_DP_TX_PHY_CONFIG_REG_P" offset="0x2000" width="32" description="DPTX PHY control">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DP_TX_PHY_10BIT_ENABLE" width="1" begin="21" end="21" resetval="0x0" description="Used to enable the" range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_LANE3_SKEW" width="3" begin="20" end="18" resetval="0x0" description="Specifies the programmable lane3 skew." range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_LANE2_SKEW" width="3" begin="17" end="15" resetval="0x0" description="Specifies the programmable lane2 skew." range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_LANE1_SKEW" width="3" begin="14" end="12" resetval="0x0" description="Specifies the programmable lane1 skew." range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_LANE0_SKEW" width="3" begin="11" end="9" resetval="0x0" description="Specifies the programmable lane0 skew." range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_AUTOMATIC" width="1" begin="8" end="8" resetval="0x0" description="When set, the dp_tx_phy_scrambler_bypass and the dp_tx_phy_encoder_bypass bits are ignored during training pattern generation." range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_SKEW_BYPASS" width="1" begin="7" end="7" resetval="0x0" description="Used to bypass the lane skew." range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_ENCODER_BYPASS" width="1" begin="6" end="6" resetval="0x0" description="Used to bypass the encoder." range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_SCRAMBLER_BYPASS" width="1" begin="5" end="5" resetval="0x0" description="Used to bypass the scrambler." range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_TYPE" width="4" begin="4" end="1" resetval="0x0" description="Specifies the training pattern type used as follows:" range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables the training sequence [when set to 1]." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_TX_PHY_SW_RESET_P" acronym="EDP_CORE_DP_TX_PHY_SW_RESET_P" offset="0x2004" width="32" description="DPTC PHY software reset">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DP_TX_PHY_SW_RST" width="1" begin="0" end="0" resetval="0x0" description="Software reset." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_TX_PHY_SCRAMBLER_SEED_P" acronym="EDP_CORE_DP_TX_PHY_SCRAMBLER_SEED_P" offset="0x2008" width="32" description="Scrambler seed">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DP_TX_PHY_SCRAMBLER_SEED" width="16" begin="15" end="0" resetval="0xFFFF" description="Scrambler seed range" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_TX_PHY_TRAINING_01_04_P" acronym="EDP_CORE_DP_TX_PHY_TRAINING_01_04_P" offset="0x200C" width="32" description="Custom training value bytes 1-4">
    <bitfield id="DP_TX_PHY_TRAINING_04" width="8" begin="31" end="24" resetval="0x0" description="Byte 4 of the" range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_03" width="8" begin="23" end="16" resetval="0x0" description="Byte 3 of the" range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_02" width="8" begin="15" end="8" resetval="0x0" description="Byte 2 of the" range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_01" width="8" begin="7" end="0" resetval="0x0" description="Byte 1 of the" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_TX_PHY_TRAINING_05_08_P" acronym="EDP_CORE_DP_TX_PHY_TRAINING_05_08_P" offset="0x2010" width="32" description="Custom training value bytes 5-8">
    <bitfield id="DP_TX_PHY_TRAINING_08" width="8" begin="31" end="24" resetval="0x0" description="Byte 8 of the" range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_07" width="8" begin="23" end="16" resetval="0x0" description="Byte 7 of the" range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_06" width="8" begin="15" end="8" resetval="0x0" description="Byte 6 of the" range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_05" width="8" begin="7" end="0" resetval="0x0" description="Byte 5 of the" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_TX_PHY_TRAINING_09_10_P" acronym="EDP_CORE_DP_TX_PHY_TRAINING_09_10_P" offset="0x2014" width="32" description="Custom training value bytes 9-10">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DP_TX_PHY_TRAINING_10" width="8" begin="15" end="8" resetval="0x0" description="Byte 10 of the" range="" rwaccess="RW"/>
    <bitfield id="DP_TX_PHY_TRAINING_09" width="8" begin="7" end="0" resetval="0x0" description="Byte 9 of the" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_TX_PHY_SR_INTERVAL_P" acronym="EDP_CORE_DP_TX_PHY_SR_INTERVAL_P" offset="0x2018" width="32" description="Custom CP2520 SR interval">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DP_TX_PHY_SR_INTERVAL" width="16" begin="15" end="0" resetval="0xFC" description="CP2520 test pattern SR Interval definition" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_TX_PHY_FEC_TEST_P" acronym="EDP_CORE_DP_TX_PHY_FEC_TEST_P" offset="0x201C" width="32" description="FEC IP test register. Used for fault injection into the FEC IP to test diagnostic mechanisms.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FEC_L23_EXT_DIAG_TEST_EN" width="1" begin="9" end="9" resetval="0x0" description="Encoder 1 external diagnostic test enable." range="" rwaccess="RW"/>
    <bitfield id="FEC_L01_EXT_DIAG_TEST_EN" width="1" begin="8" end="8" resetval="0x0" description="Encoder 0 external diagnostic test enable." range="" rwaccess="RW"/>
    <bitfield id="FEC_L23_8B10B_TEST" width="1" begin="7" end="7" resetval="0x0" description="When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the 8b10b check of the FEC IP datapath for lanes 2 and 3." range="" rwaccess="RW"/>
    <bitfield id="FEC_L23_PARITY_ENC_TEST" width="1" begin="6" end="6" resetval="0x0" description="When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the parity enc check of the FEC IP datapath for lanes 2 and 3." range="" rwaccess="RW"/>
    <bitfield id="FEC_L23_PARITY_GEN_TEST" width="1" begin="5" end="5" resetval="0x0" description="When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the parity gen check of the FEC IP datapaths for lanes 2 and 3." range="" rwaccess="RW"/>
    <bitfield id="FEC_L23_DATA_BYPASS_TEST" width="1" begin="4" end="4" resetval="0x0" description="When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the bypass check for of the FEC IP datapathe for lanes 2 and 3." range="" rwaccess="RW"/>
    <bitfield id="FEC_L01_8B10B_TEST" width="1" begin="3" end="3" resetval="0x0" description="When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the 8b10b check of the FEC IP datapath for lanes 0 and 1." range="" rwaccess="RW"/>
    <bitfield id="FEC_L01_PARITY_ENC_TEST" width="1" begin="2" end="2" resetval="0x0" description="When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the parity enc check of the FEC IP datapath for lanes 0 and 1." range="" rwaccess="RW"/>
    <bitfield id="FEC_L01_PARITY_GEN_TEST" width="1" begin="1" end="1" resetval="0x0" description="When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the parity gen check of the FEC IP datapath for lanes 0 and 1." range="" rwaccess="RW"/>
    <bitfield id="FEC_L01_DATA_BYPASS_TEST" width="1" begin="0" end="0" resetval="0x0" description="When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the bypass check for of the FEC IP datapath for lanes 0 and 1." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HPD_IRQ_DET_MIN_TIMER_P" acronym="EDP_CORE_HPD_IRQ_DET_MIN_TIMER_P" offset="0x2100" width="32" description="HPD min timer for irq, define the minimum pclk cycles that the HPD pulse will be considered as IRQ">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HPD_IRQ_DET_MIN_TIMER" width="24" begin="23" end="0" resetval="0xC350" description="HPD min timer for interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HPD_IRQ_DET_MAX_TIMER_P" acronym="EDP_CORE_HPD_IRQ_DET_MAX_TIMER_P" offset="0x2104" width="32" description="HPD max timer for irq, define the maximum pclk cycles that the HPD pulse will be considered as IRQ">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HPD_IRQ_DET_MAX_TIMER" width="24" begin="23" end="0" resetval="0x000186A0" description="HPD max timer" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HPD_UNPLGED_DET_MIN_TIMER_P" acronym="EDP_CORE_HPD_UNPLGED_DET_MIN_TIMER_P" offset="0x2108" width="32" description="HPD min timer for HPD detect, define the minimum pclk cycles that the HPD is low">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HPD_UNPLGED_DET_MIN_TIMER" width="24" begin="23" end="0" resetval="0x00030D40" description="HPD unplugged timer" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HPD_STABLE_TIMER_P" acronym="EDP_CORE_HPD_STABLE_TIMER_P" offset="0x210C" width="32" description="Timer for detecting HPD stable, count in system clock cycles.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HPD_STABLE_TIMER" width="24" begin="23" end="0" resetval="0x000186A0" description="HPD stable timer counter setup." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HPD_FILTER_TIMER_P" acronym="EDP_CORE_HPD_FILTER_TIMER_P" offset="0x2110" width="32" description="Timer for filtering small pulses on HPD input.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HPD_FILTER_TIMER" width="24" begin="23" end="0" resetval="0x7A12" description="HPD glitch filter counter setup." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HPD_DBNC_TIMER_P" acronym="EDP_CORE_HPD_DBNC_TIMER_P" offset="0x2114" width="32" description="HPD debouncer control">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SEL_HPDTX_DB_22" width="1" begin="24" end="24" resetval="0x0" description="Debouncer enable" range="" rwaccess="RW"/>
    <bitfield id="HPD_DEBOUNCE_TIMER" width="24" begin="23" end="0" resetval="0x0" description="HPD debounce timer setup." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HPD_EVENT_MASK_P" acronym="EDP_CORE_HPD_EVENT_MASK_P" offset="0x211C" width="32" description="Mask of HPD interrupt and status">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HPD_EVENTS_MASK" width="4" begin="3" end="0" resetval="0x0" description="HPD mask events" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HPD_EVENT_DET_P" acronym="EDP_CORE_HPD_EVENT_DET_P" offset="0x2120" width="32" description="HPD interrupt and status">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HPD_IN_SYNC" width="1" begin="4" end="4" resetval="0x0" description="HDP in sync detected" range="" rwaccess="R"/>
    <bitfield id="HPD_RE_PLGED_DET_EVENT" width="1" begin="3" end="3" resetval="0x0" description="HPD Re-Plugged event detected." range="" rwaccess="R"/>
    <bitfield id="HPD_UNPLUGGED_DET_ACLK" width="1" begin="2" end="2" resetval="0x1" description="HPD Un-Plugged event detected." range="" rwaccess="R"/>
    <bitfield id="HPD_STABLE" width="1" begin="1" end="1" resetval="0x0" description="HPD Stable indication" range="" rwaccess="R"/>
    <bitfield id="HPD_IRQ_DET_EVENT" width="1" begin="0" end="0" resetval="0x0" description="Bit" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DP_FRAMER_GLOBAL_CONFIG_P" acronym="EDP_CORE_DP_FRAMER_GLOBAL_CONFIG_P" offset="0x2200" width="32" description="Global configuration of the framer module.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="WR_VHSYNC_FALL" width="1" begin="7" end="7" resetval="0x0" description="When set to 1 change the write state machine to sync on falling edge of vsync." range="" rwaccess="RW"/>
    <bitfield id="ENC_RST_DIS" width="1" begin="6" end="6" resetval="0x1" description="Unused." range="" rwaccess="RW"/>
    <bitfield id="NO_VIDEO" width="1" begin="5" end="5" resetval="0x1" description="No-video mode configuration bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="GLOBAL_EN" width="1" begin="3" end="3" resetval="0x0" description="Global enable for complete Framer module, active high." range="" rwaccess="RW"/>
    <bitfield id="MST_SST" width="1" begin="2" end="2" resetval="0x0" description="Mode select:" range="" rwaccess="RW"/>
    <bitfield id="NUM_LANES" width="2" begin="1" end="0" resetval="0x3" description="Number of lanes:" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_SW_RESET_P" acronym="EDP_CORE_DP_SW_RESET_P" offset="0x2204" width="32" description="Unused. Bit [0] kept RW for software backward compatibility.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description="Unused." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_FRAMER_TU_P" acronym="EDP_CORE_DP_FRAMER_TU_P" offset="0x2208" width="32" description="Transfer Unit configuration register. Relevant only in SST mode. These register must be set before transitioning to video mode.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BS_SR_REPLACE_POSITION" width="9" begin="24" end="16" resetval="0x0" description="Static debug register." range="" rwaccess="RW"/>
    <bitfield id="TU_CNT_RST_EN" width="1" begin="15" end="15" resetval="0x1" description="Unused." range="" rwaccess="RW"/>
    <bitfield id="TU_SIZE" width="7" begin="14" end="8" resetval="0x20" description="Transfer Unit size." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="TU_SST_FAST_DRAIN" width="1" begin="6" end="6" resetval="0x0" description="Allow the video FIFO to drain faster at end of line." range="" rwaccess="RW"/>
    <bitfield id="TU_VALID_SYMBOLS" width="6" begin="5" end="0" resetval="0x2" description="Number of valid symbols per Transfer Unit [TU]." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_FRAMER_BS_SR_INTRVL_P" acronym="EDP_CORE_DP_FRAMER_BS_SR_INTRVL_P" offset="0x2218" width="32" description="SR insertion interval for SST mode.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BS_SR_INTERVAL" width="10" begin="9" end="0" resetval="0x200" description="Static debug register." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_MTPH_ECF_SLOTS_31_0_P" acronym="EDP_CORE_DP_MTPH_ECF_SLOTS_31_0_P" offset="0x2258" width="32" description="Bits [31:1] contains which MST timeslot 31-1 should be encrypted.Bit [0] must be set to 1 to enable encryption.Relevant only in MST mode.">
    <bitfield id="TSLOT_ENCRYPT31_0" width="32" begin="31" end="0" resetval="0x0" description="tslot_encrypt 31 - 0" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_MTPH_ECF_SLOTS_63_32_P" acronym="EDP_CORE_DP_MTPH_ECF_SLOTS_63_32_P" offset="0x225C" width="32" description="Contains which MST timeslot 63-32 should be encrypted. This register must be set properly before ECF sequence is triggered. Relevant only in MST mode.">
    <bitfield id="TSLOT_ENCRYPT63_32" width="32" begin="31" end="0" resetval="0x0" description="tslot_encrypt 63 - 32" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_MTPH_LVP_SYMBOL_P" acronym="EDP_CORE_DP_MTPH_LVP_SYMBOL_P" offset="0x2260" width="32" description="Link Verification Pattern value to be inserted in the MTP header. Relevant only in MST mode.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MTPH_LVP_SYM" width="16" begin="15" end="0" resetval="0x531F" description="Symbol value for LINK VERIFICATION PATTERN [LVP]" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_MTPH_CONTROL_P" acronym="EDP_CORE_DP_MTPH_CONTROL_P" offset="0x2264" width="32" description="MTP header control. Relevant only in MST mode.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MTPH_LVP_EN" width="1" begin="2" end="2" resetval="0x0" description="Unused." range="" rwaccess="RW"/>
    <bitfield id="MTPH_ACT_EN" width="1" begin="1" end="1" resetval="0x0" description="MST feature when written with value 1, an ACT sequence will be triggered for slot allocation control." range="" rwaccess="W"/>
    <bitfield id="MTPH_ECF_EN" width="1" begin="0" end="0" resetval="0x0" description="Unused." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_MTPH_STATUS_P" acronym="EDP_CORE_DP_MTPH_STATUS_P" offset="0x226C" width="32" description="MTP header status. Relevant only in MST mode.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MTPH_ACT_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Status of ACT insertion." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DPTX_LANE_EN_P" acronym="EDP_CORE_DPTX_LANE_EN_P" offset="0x2300" width="32" description="DPTX lane enable">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DPTX_LANE_ENABLE" width="4" begin="3" end="0" resetval="0x0" description="DPTX lane enable each lane as a bit when 1 lane is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DPTX_ENHNCD_P" acronym="EDP_CORE_DPTX_ENHNCD_P" offset="0x2304" width="32" description="DPTX enhanced mode control register. Relevant only in SST mode. In MST mode it is ignored.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DPTX_ENHANCED_MODE" width="1" begin="0" end="0" resetval="0x0" description="Enhanced mode control" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DPTX_INT_MASK_P" acronym="EDP_CORE_DPTX_INT_MASK_P" offset="0x2308" width="32" description="DPTX Interrupt mask.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FRAMER_SRC_INT_MASK" width="1" begin="1" end="1" resetval="0x1" description="Framer mask interrupt" range="" rwaccess="RW"/>
    <bitfield id="HPD_SRC_INT_MASK" width="1" begin="0" end="0" resetval="0x1" description="HPD mask interrupt" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DPTX_INT_STATUS_P" acronym="EDP_CORE_DPTX_INT_STATUS_P" offset="0x230C" width="32" description="DPTX interrupt status register. This interrupts are tracked by firmware and not accessible directly to the Host processor.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FRAMER_SRC_INT" width="1" begin="1" end="1" resetval="0x0" description="Framer interrupt - not used." range="" rwaccess="R"/>
    <bitfield id="HPD_SRC_INT" width="1" begin="0" end="0" resetval="0x0" description="HPD interrupt." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DPTX_FEC_CTRL_P" acronym="EDP_CORE_DPTX_FEC_CTRL_P" offset="0x2310" width="32" description="DPTX FEC control register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CFG_FEC_READY" width="1" begin="1" end="1" resetval="0x0" description="Equivalent DPCD register FEC_READY, enable alternative CP coding." range="" rwaccess="RW"/>
    <bitfield id="CFG_FEC_EN" width="1" begin="0" end="0" resetval="0x0" description="FEC Enable" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DPTX_FEC_STATUS_P" acronym="EDP_CORE_DPTX_FEC_STATUS_P" offset="0x2314" width="32" description="FEC status register.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FEC_FSM_STATUS" width="4" begin="4" end="1" resetval="0x1" description="FEC FSM status," range="" rwaccess="R"/>
    <bitfield id="FEC_BUSY" width="1" begin="0" end="0" resetval="0x0" description="FEC Active status." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_HDCP_DP_STATUS_P" acronym="EDP_CORE_HDCP_DP_STATUS_P" offset="0x2400" width="32" description="HDCP DP status register.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PSLVERR_HDCP" width="1" begin="5" end="5" resetval="0x0" description="APB slave error status from HDCP module has been reported when this bit is set to 1." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_ENCRYPTION_ENABLE" width="4" begin="4" end="1" resetval="0x0" description="Encryption is enabled when this bit is set to 1." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_AUTHENTICATED" width="1" begin="0" end="0" resetval="0x0" description="HDCP 1.3 authentication is enabled when this bit is set to 1." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_HDCP_DP_CONFIG_P" acronym="EDP_CORE_HDCP_DP_CONFIG_P" offset="0x2404" width="32" description="HDCP DP config register.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SST_HDCP_ENCRYPT_DIS" width="1" begin="6" end="6" resetval="0x0" description="Disable automatic HDCP encryption in SST mode when cipher is authenticated." range="" rwaccess="RW"/>
    <bitfield id="HDCP_VBID5_ALIGN_DIS" width="1" begin="5" end="5" resetval="0x0" description="Debug register, no longer used." range="" rwaccess="RW"/>
    <bitfield id="HDCP_DP_BYPASS" width="2" begin="4" end="3" resetval="0x1" description="HDCP DP bypass." range="" rwaccess="RW"/>
    <bitfield id="HDCP_DP_VERSION" width="3" begin="2" end="0" resetval="0x1" description="HDCP version." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HDCP_DP_SW_RST_P" acronym="EDP_CORE_HDCP_DP_SW_RST_P" offset="0x2408" width="32" description="HDCP DP software reset register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CIPHER_CTRL_SW_RST" width="1" begin="1" end="1" resetval="0x0" description="Software reset of cipher control logic only." range="" rwaccess="RW"/>
    <bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description="Software reset." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_HDCP_DP_FIFO_STATUS_P" acronym="EDP_CORE_HDCP_DP_FIFO_STATUS_P" offset="0x240C" width="32" description="HDCP DP FIFO status register.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_1_4_FIFO1_UNDERFLOW" width="1" begin="11" end="11" resetval="0x0" description="SST HDCP1.4 fifo1 underflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_1_4_FIFO1_OVERFLOW" width="1" begin="10" end="10" resetval="0x0" description="SST HDCP1.4 fifo1 overflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_1_4_FIFO0_UNDERFLOW" width="1" begin="9" end="9" resetval="0x0" description="SST HDCP1.4 fifo0 underflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_1_4_FIFO0_OVERFLOW" width="1" begin="8" end="8" resetval="0x0" description="SST HDCP1.4 fifo0 overflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_2_2_FIFO3_UNDERFLOW" width="1" begin="7" end="7" resetval="0x0" description="SST HDCP2.2 fifo3 underflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_2_2_FIFO3_OVERFLOW" width="1" begin="6" end="6" resetval="0x0" description="SST HDCP2.2 fifo3 overflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_2_2_FIFO2_UNDERFLOW" width="1" begin="5" end="5" resetval="0x0" description="SST HDCP2.2 fifo2 underflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_2_2_FIFO2_OVERFLOW" width="1" begin="4" end="4" resetval="0x0" description="SST HDCP2.2 fifo2 overflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_2_2_FIFO1_UNDERFLOW" width="1" begin="3" end="3" resetval="0x0" description="SST HDCP2.2 fifo1 underflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_2_2_FIFO1_OVERFLOW" width="1" begin="2" end="2" resetval="0x0" description="SST HDCP2.2 fifo1 overflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_2_2_FIFO0_UNDERFLOW" width="1" begin="1" end="1" resetval="0x0" description="SST HDCP2.2 fifo0 underflow." range="" rwaccess="R"/>
    <bitfield id="HDCP_DP_SST_2_2_FIFO0_OVERFLOW" width="1" begin="0" end="0" resetval="0x0" description="SST HDCP2.2 fifo0 overflow." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DP_AUX_HOST_CONTROL_P" acronym="EDP_CORE_DP_AUX_HOST_CONTROL_P" offset="0x2800" width="32" description="DP AUX control register.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_TRANSMIT_IMMEDIATE" width="1" begin="2" end="2" resetval="0x1" description="This bit is used only in DP_OUT mode." range="" rwaccess="RW"/>
    <bitfield id="AUX_HOST_PRECHARGE_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="According to the current standard the tx precharge is done by sending 10 to 16 data_0 on the line before the SYNC." range="" rwaccess="RW"/>
    <bitfield id="AUX_HOST_ALWAYS_READ" width="1" begin="0" end="0" resetval="0x0" description="Normally, the aux_rx is disabled during transmit." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_INTERRUPT_SOURCE_P" acronym="EDP_CORE_DP_AUX_INTERRUPT_SOURCE_P" offset="0x2804" width="32" description="Status of the DP_AUX interrupt sources. These interrupts are tracked by firmware and not accessible directly to the Host processor.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_EXPIRE_TX" width="1" begin="9" end="9" resetval="0x0" description="Timer expire [external] in DP_OUT." range="" rwaccess="R"/>
    <bitfield id="AUX_RX_ERROR_CYCLE_TIME" width="1" begin="8" end="8" resetval="0x0" description="Cycle time error." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_RX_STATUS_CORRUPTED" width="1" begin="7" end="7" resetval="0x0" description="The received transaction corrupted during the data phase [bad STOP, or unaligned STOP]." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_RX_STATUS_LONG_DATA" width="1" begin="6" end="6" resetval="0x0" description="The received transaction had more than 20 data bytes." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_RX_STATUS_LONG_PREAMBLE" width="1" begin="5" end="5" resetval="0x0" description="The received transaction had preamble greater than the preamble_max." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_RX_STATUS_SHORT_PREAMBLE" width="1" begin="4" end="4" resetval="0x0" description="The received transaction had preamble shorter than the preamble_max." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_RX_STATUS_DONE" width="1" begin="3" end="3" resetval="0x0" description="This module control the packet extraction and packet read from the memory." range="" rwaccess="R"/>
    <bitfield id="AUX_RX_DATA_TRANSFER_INIT" width="1" begin="2" end="2" resetval="0x0" description="Rx data transfer may be initiated." range="" rwaccess="R"/>
    <bitfield id="AUX_TX_DONE" width="1" begin="1" end="1" resetval="0x0" description="Tx data transfer finished." range="" rwaccess="R"/>
    <bitfield id="PSLVERR_DPAUX" width="1" begin="0" end="0" resetval="0x0" description="APB slave error interrupt from DP AUX module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DP_AUX_INTERRUPT_MASK_P" acronym="EDP_CORE_DP_AUX_INTERRUPT_MASK_P" offset="0x2808" width="32" description="Mask vector of the DP_AUX interrupt sources.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_EXPIRE_TX_MASK" width="1" begin="9" end="9" resetval="0x0" description="aux_main_expire_external mask" range="" rwaccess="RW"/>
    <bitfield id="AUX_RX_ERROR_CYCLE_TIME_MASK" width="1" begin="8" end="8" resetval="0x0" description="aux_rx_error_cycle_time mask" range="" rwaccess="RW"/>
    <bitfield id="AUX_MAIN_RX_STATUS_CORRUPTED_MASK" width="1" begin="7" end="7" resetval="0x0" description="aux_main_rx_status_corrupted_mask" range="" rwaccess="RW"/>
    <bitfield id="AUX_MAIN_RX_STATUS_LONG_DATA_MASK" width="1" begin="6" end="6" resetval="0x0" description="aux_main_rx_status_long_data_mask" range="" rwaccess="RW"/>
    <bitfield id="AUX_MAIN_RX_STATUS_LONG_PREAMBLE_MASK" width="1" begin="5" end="5" resetval="0x0" description="aux_main_rx_status_long_preamble_mask" range="" rwaccess="RW"/>
    <bitfield id="AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_MASK" width="1" begin="4" end="4" resetval="0x0" description="aux_main_rx_status_short_preamble_mask" range="" rwaccess="RW"/>
    <bitfield id="AUX_MAIN_RX_STATUS_DONE_MASK" width="1" begin="3" end="3" resetval="0x0" description="aux_main_rx_status_done_mask" range="" rwaccess="RW"/>
    <bitfield id="AUX_RX_DATA_TRANSFER_INIT_MASK" width="1" begin="2" end="2" resetval="0x0" description="rx_data_transfer_init mask" range="" rwaccess="RW"/>
    <bitfield id="AUX_TX_DONE_MASK" width="1" begin="1" end="1" resetval="0x0" description="aux_tx_done_mask" range="" rwaccess="RW"/>
    <bitfield id="PSLVERR_MASK" width="1" begin="0" end="0" resetval="0x0" description="Mask for pslverr_dpaux interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_SWAP_INVERSION_CONTROL_P" acronym="EDP_CORE_DP_AUX_SWAP_INVERSION_CONTROL_P" offset="0x280C" width="32" description="Ordering and inversion of transmit/receive on Auxiliary Channel.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_RX_SWAP" width="1" begin="3" end="3" resetval="0x0" description="Shift right [LSB first] of the income data" range="" rwaccess="RW"/>
    <bitfield id="AUX_HOST_TX_SWAP" width="1" begin="2" end="2" resetval="0x0" description="Shift right the output data [LSB first]" range="" rwaccess="RW"/>
    <bitfield id="AUX_HOST_RX_INVERT" width="1" begin="1" end="1" resetval="0x0" description="Invert rx input and output data to AUXILIARY CHANNEL" range="" rwaccess="RW"/>
    <bitfield id="AUX_HOST_TX_INVERT" width="1" begin="0" end="0" resetval="0x0" description="Invert tx input and output data to AUXILIARY CHANNEL" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_SEND_NACK_TRANSACTION_P" acronym="EDP_CORE_DP_AUX_SEND_NACK_TRANSACTION_P" offset="0x2810" width="32" description="NACK transaction send">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_SEND_NACK_TRANSACTION" width="1" begin="0" end="0" resetval="0x0" description="Send nack transaction by AUX_TX." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_CLEAR_RX_P" acronym="EDP_CORE_DP_AUX_CLEAR_RX_P" offset="0x2814" width="32" description="RX bits clear.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_CLEAR_RX" width="1" begin="0" end="0" resetval="0x0" description="Clear all rx bits in register 64,65.This command is an indication that the processing of last receive transaction was completed and the AUX_RX can start looking for new receive transaction." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_CLEAR_TX_P" acronym="EDP_CORE_DP_AUX_CLEAR_TX_P" offset="0x2818" width="32" description="TX bits clear.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_CLEAR_TX" width="1" begin="0" end="0" resetval="0x0" description="Clear all external bits in registers 64,67.This command used in DP_IN mode." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_TIMER_STOP_P" acronym="EDP_CORE_DP_AUX_TIMER_STOP_P" offset="0x281C" width="32" description="Stop timer operation.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_STOP_TIMER" width="1" begin="0" end="0" resetval="0x0" description="Stop timer operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_TIMER_CLEAR_P" acronym="EDP_CORE_DP_AUX_TIMER_CLEAR_P" offset="0x2820" width="32" description="Clear timer operation.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_CLEAR_TIMER" width="1" begin="0" end="0" resetval="0x0" description="Stop timer operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_RESET_SW_P" acronym="EDP_CORE_DP_AUX_RESET_SW_P" offset="0x2824" width="32" description="Soft reset of the DP_AUX.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_SW_RESET" width="1" begin="0" end="0" resetval="0x0" description="Reset all DP_AUX state machines and clear all the status bits." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_DIVIDE_2M_P" acronym="EDP_CORE_DP_AUX_DIVIDE_2M_P" offset="0x2828" width="32" description="SYS_CLK and 2 MHz clock ratio. This register is used to ensure correct AUX channel bitrate for different values of a system clock.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_DIVIDE_2M" width="8" begin="7" end="0" resetval="0xB" description="The ratio between sys_clk and 2MHz, [[sys_clk frequency/2MHz] - 1], for 25MHz sys_clk the value is 11." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_TX_PREACHARGE_LENGTH_P" acronym="EDP_CORE_DP_AUX_TX_PREACHARGE_LENGTH_P" offset="0x282C" width="32" description="Pre charge field length.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_PRECHARGE_LENGTH" width="6" begin="5" end="0" resetval="0x10" description="Length of pre charge field, standard definition is 10 to 16 bits/clocks." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_FREQUENCY_1M_MAX_P" acronym="EDP_CORE_DP_AUX_FREQUENCY_1M_MAX_P" offset="0x2830" width="32" description="Maximum legal receiving frequency.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_1M_MAX" width="11" begin="10" end="0" resetval="0x22" description="The maximum legal frequency receiving from the line by the standard is 1.25MHz.The calculation is:[1.25 MHz cycle time]/[sys_clk[-15%] cycle time] 800/" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_FREQUENCY_1M_MIN_P" acronym="EDP_CORE_DP_AUX_FREQUENCY_1M_MIN_P" offset="0x2834" width="32" description="Minimum legal receiving frequency.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_1M_MIN" width="11" begin="10" end="0" resetval="0x9" description="The minimum legal frequency receiving from the line by the standard is 0.83MHz.The calculation is:[0.83 MHz cycle time]/[sys_clk[+15%] cycle time] 1200/" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_RX_PRE_MIN_P" acronym="EDP_CORE_DP_AUX_RX_PRE_MIN_P" offset="0x2838" width="32" description="Minimum received preamble length">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_PRE_MIN" width="6" begin="5" end="0" resetval="0x1A" description="Valid minimum length of preamble during receive." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_RX_PRE_MAX_P" acronym="EDP_CORE_DP_AUX_RX_PRE_MAX_P" offset="0x283C" width="32" description="Maximum received preamble length.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_PRE_MAX" width="6" begin="5" end="0" resetval="0x20" description="Valid maximum length of preamble during receive." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_TIMER_PRESET_P" acronym="EDP_CORE_DP_AUX_TIMER_PRESET_P" offset="0x2840" width="32" description="DP_AUX_MAIN start value">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_TIMER_PRESET" width="16" begin="15" end="0" resetval="0x1D4C" description="The preset value of the timer in DP_IN mode." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_NACK_FORMAT_P" acronym="EDP_CORE_DP_AUX_NACK_FORMAT_P" offset="0x2844" width="32" description="Transmit pattern.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_NACK_FORMAT" width="8" begin="7" end="0" resetval="0x20" description="Nack or defer pattern for transmit [ 00100000 for defer, 00010000 for nack]" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_TX_DATA_P" acronym="EDP_CORE_DP_AUX_TX_DATA_P" offset="0x2848" width="32" description="AUX Mailbox write data.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_TX_DATA" width="10" begin="9" end="0" resetval="0x0" description="TX data byte written to the mailbox." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_AUX_RX_DATA_P" acronym="EDP_CORE_DP_AUX_RX_DATA_P" offset="0x284C" width="32" description="AUX Mailbox read data.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_RX_DATA" width="10" begin="9" end="0" resetval="0x0" description="Read data from the mailbox." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DP_AUX_TX_STATUS_P" acronym="EDP_CORE_DP_AUX_TX_STATUS_P" offset="0x2850" width="32" description="AUX_TX status.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_TX_FULL" width="1" begin="9" end="9" resetval="0x0" description="AUX Mailbox TX full flag." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_TX_EMPTY" width="1" begin="8" end="8" resetval="0x1" description="AUX Mailbox TX empty flag." range="" rwaccess="R"/>
    <bitfield id="AUX_TX_FRAME_ONGOING" width="1" begin="7" end="7" resetval="0x0" description="Frame transmission status." range="" rwaccess="R"/>
    <bitfield id="AUX_TX_STATE" width="7" begin="6" end="0" resetval="0x1" description="Aux_tx state machine register." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DP_AUX_RX_STATUS_P" acronym="EDP_CORE_DP_AUX_RX_STATUS_P" offset="0x2854" width="32" description="AUX_RX status">
    <bitfield id="AUX_RX_DATA_STATE" width="8" begin="31" end="24" resetval="0x1" description="AUX_RX SM state." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_RX_STATUS_LAST_EQUAL" width="1" begin="23" end="23" resetval="0x0" description="The receive transaction is equal to the previous transaction." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_RX_HHLL_STATE" width="4" begin="19" end="16" resetval="0x1" description="AUX_RX hhll state machine register." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_RX_PREAMBLE_STATE" width="6" begin="13" end="8" resetval="0x1" description="AUX_RX preamble state machine register." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_RX_FULL" width="1" begin="7" end="7" resetval="0x0" description="AUX Mailbox RX full flag." range="" rwaccess="R"/>
    <bitfield id="MAILBOX_RX_EMPTY" width="1" begin="6" end="6" resetval="0x1" description="AUX Mailbox RX empty flag." range="" rwaccess="R"/>
    <bitfield id="AUX_RX_FRAME_ONGOING" width="1" begin="5" end="5" resetval="0x0" description="Frame reception status." range="" rwaccess="R"/>
    <bitfield id="AUX_RX_MAIN_STATE" width="5" begin="4" end="0" resetval="0x1" description="AUX_RX main state machine register." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DP_AUX_RX_CYCLE_COUNTER_P" acronym="EDP_CORE_DP_AUX_RX_CYCLE_COUNTER_P" offset="0x2858" width="32" description="AUX RX counter status.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_RX_CYCLE_COUNTER" width="11" begin="10" end="0" resetval="0x0" description="Count system clocks from last change in the auxiliary line input." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DP_AUX_MAIN_STATES_P" acronym="EDP_CORE_DP_AUX_MAIN_STATES_P" offset="0x285C" width="32" description="DP_AUX MAIN State Machines status. Used only for debug purpose.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_EXTERNAL_STATE" width="4" begin="13" end="10" resetval="0x0" description="AUX_MAIN external state machine register." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_TIMER_STATE" width="2" begin="9" end="8" resetval="0x0" description="AUX_MAIN timer state machine." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_DP_STATE" width="2" begin="6" end="5" resetval="0x0" description="AUX_MAIN dp state machine." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_RX_STATE" width="3" begin="4" end="2" resetval="0x0" description="AUX_MAIN rx state machine." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_TX_STATE" width="2" begin="1" end="0" resetval="0x0" description="AUX_MAIN tx state machine." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DP_AUX_MAIN_TIMER_P" acronym="EDP_CORE_DP_AUX_MAIN_TIMER_P" offset="0x2860" width="32" description="DP_AUX MAIN timer status.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_MAIN_TIMER" width="16" begin="15" end="0" resetval="0x0" description="DP_AUX MAIN timer status." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_DP_AUX_AFE_OUT_P" acronym="EDP_CORE_DP_AUX_AFE_OUT_P" offset="0x2864" width="32" description="Test mode configuration.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_HOST_AUX_AFE_PRECH" width="1" begin="3" end="3" resetval="0x0" description="Drive the aux_data_prech output to the AFE when aux_host_afe_if_test_en [bit 0 ] is set." range="" rwaccess="RW"/>
    <bitfield id="AUX_HOST_AUX_AFE_DATA" width="1" begin="2" end="2" resetval="0x0" description="Drive the aux_data_out output to the AFE when aux_host_afe_if_test_en [bit 0 ] is set." range="" rwaccess="RW"/>
    <bitfield id="AUX_HOST_AUX_AFE_CLK" width="1" begin="1" end="1" resetval="0x0" description="Drive the aux_clk_out output to the AFE when aux_host_afe_if_test_en [bit 0 ] is set." range="" rwaccess="RW"/>
    <bitfield id="AUX_HOST_AFE_IF_TEST_EN" width="1" begin="0" end="0" resetval="0x0" description="TESTER mode enable." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_MSA_HORIZONTAL_0_P_j" acronym="EDP_CORE_MSA_HORIZONTAL_0_P_j" offset="0x3000" width="32" description="MSA horizontal parameters. This settings define MSA content (not used for input video stream parameters). This field must be set prior video is enabled and must not be changed when video transmission is active. Offset = 3000h + (j * 80h); where j = 0h to 3h">
    <bitfield id="PCK_STUFF_HSTART" width="16" begin="31" end="16" resetval="0x0" description="MSA Hstart value." range="" rwaccess="RW"/>
    <bitfield id="PCK_STUFF_HTOTAL" width="16" begin="15" end="0" resetval="0x0" description="MSA HTotal value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_MSA_HORIZONTAL_1_P_j" acronym="EDP_CORE_MSA_HORIZONTAL_1_P_j" offset="0x3004" width="32" description="MSA horizontal parameters. This settings define MSA content (not used for input video stream parameters). This field must be set prior video is enabled and must not be changed when video transmission is active. Offset = 3004h + (j * 80h); where j = 0h to 3h">
    <bitfield id="PCK_STUFF_HWIDTH" width="16" begin="31" end="16" resetval="0x0" description="MSA Hwidth parameter." range="" rwaccess="RW"/>
    <bitfield id="PCK_STUFF_HSYNCPOLARITY" width="1" begin="15" end="15" resetval="0x0" description="MSA HSync Polarity." range="" rwaccess="RW"/>
    <bitfield id="PCK_STUFF_HSYNCWIDTH" width="15" begin="14" end="0" resetval="0x0" description="MSA HSyncWidth parameter." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_MSA_VERTICAL_0_P_j" acronym="EDP_CORE_MSA_VERTICAL_0_P_j" offset="0x3008" width="32" description="MSA vertical parameters. This settings define MSA content (not used for input video stream parameters). This field must be set prior video is enabled and must not be changed when video transmission is active. Offset = 3008h + (j * 80h); where j = 0h to 3h">
    <bitfield id="PCK_STUFF_VSTART" width="16" begin="31" end="16" resetval="0x0" description="MSA Vstart parameter." range="" rwaccess="RW"/>
    <bitfield id="PCK_STUFF_VTOTAL" width="16" begin="15" end="0" resetval="0x0" description="MSA Vtotal parameter." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_MSA_VERTICAL_1_P_j" acronym="EDP_CORE_MSA_VERTICAL_1_P_j" offset="0x300C" width="32" description="MSA vertical parameters. This settings define MSA content (not used for input video stream parameters). This field must be set prior video is enabled and must not be changed when video transmission is active. Offset = 300Ch + (j * 80h); where j = 0h to 3h">
    <bitfield id="PCK_STUFF_VHEIGHT" width="16" begin="31" end="16" resetval="0x0" description="MSA VHeigh parameter." range="" rwaccess="RW"/>
    <bitfield id="PCK_STUFF_VSYNCPOLARITY" width="1" begin="15" end="15" resetval="0x0" description="MSA VSyncPolarity." range="" rwaccess="RW"/>
    <bitfield id="PCK_STUFF_VSYNCWIDTH" width="15" begin="14" end="0" resetval="0x0" description="MSA VSyncWidth parameter." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_MSA_MISC_P_J" acronym="EDP_CORE_MSA_MISC_P_J" offset="0x3010" width="32" description="MSA MISC0 and MISC1 control register. This field must be set prior video is enabled and must not be changed when video transmission is active. Offset = 3010h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MSA_IN_MID_INTERLACE_EN" width="1" begin="17" end="17" resetval="0x1" description="MSA transmission control in interlaced mode." range="" rwaccess="RW"/>
    <bitfield id="MSA_MISC1_INV" width="1" begin="16" end="16" resetval="0x0" description="L/R toggle for interlaced and field sequential video." range="" rwaccess="RW"/>
    <bitfield id="MSA_MISC1" width="8" begin="15" end="8" resetval="0x0" description="MAS Miscellaneous1 as described in DisplayPort specification." range="" rwaccess="RW"/>
    <bitfield id="MSA_MISC0" width="8" begin="7" end="0" resetval="0x0" description="MSA Miscellaneous0 as described in DisplayPort specification." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STREAM_CONFIG_P_j" acronym="EDP_CORE_STREAM_CONFIG_P_j" offset="0x3014" width="32" description="Stream configuration register. Used only in MST mode. Offset = 3014h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NO_VIDEO" width="1" begin="1" end="1" resetval="0x1" description="Stream no video mode." range="" rwaccess="RW"/>
    <bitfield id="STREAM_EN" width="1" begin="0" end="0" resetval="0x0" description="Stream enable." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AUDIO_PACK_STATUS_P_j" acronym="EDP_CORE_AUDIO_PACK_STATUS_P_j" offset="0x3018" width="32" description="Status signals for the audio pack. Offset = 3018h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUDIO_TS_VERSION" width="6" begin="21" end="16" resetval="0x12" description="Audio timestamp version." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AP_PARITY_FSM_CURRENT_STATE" width="3" begin="12" end="10" resetval="0x0" description="Audio pack parity calc fsm state." range="" rwaccess="R"/>
    <bitfield id="AP_FIFO_WR_FSM_CURR_ST" width="2" begin="9" end="8" resetval="0x0" description="Audio pack FIFO write fsm state." range="" rwaccess="R"/>
    <bitfield id="AP_FIFO_RD_FSM_CURR_ST" width="2" begin="7" end="6" resetval="0x0" description="Audio pack FIFO read fsm state." range="" rwaccess="R"/>
    <bitfield id="AP_SDP_TRANSFER_FSM_CURR_ST" width="3" begin="5" end="3" resetval="0x0" description="Audio pack sdp transfer fsm state." range="" rwaccess="R"/>
    <bitfield id="AP_AIF_FSM_CURR_ST" width="1" begin="2" end="2" resetval="0x0" description="Audio pack aif fsm state." range="" rwaccess="R"/>
    <bitfield id="AP_FIFO_FULL" width="1" begin="1" end="1" resetval="0x1" description="Audio Pack Sync FIFO full flag, active high." range="" rwaccess="R"/>
    <bitfield id="AP_FIFO_EMPTY" width="1" begin="0" end="0" resetval="0x0" description="Audio Pack Sync FIFO empty flag, active high." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_VIF_STATUS_P_j" acronym="EDP_CORE_VIF_STATUS_P_j" offset="0x301C" width="32" description="Status signals for the VIF module. Used only for debug purposes. Offset = 301Ch + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VIF_RD_CTRL_STATE" width="20" begin="27" end="8" resetval="0x55" description="VIF rd fsm current state." range="" rwaccess="R"/>
    <bitfield id="VIF_WR_CTRL_STATE" width="6" begin="7" end="2" resetval="0x15" description="VIF wr fsm current state." range="" rwaccess="R"/>
    <bitfield id="VIF_FIFO_FULL" width="1" begin="1" end="1" resetval="0x0" description="VIF ASync FIFO full flag, active high." range="" rwaccess="R"/>
    <bitfield id="VIF_FIFO_EMPTY" width="1" begin="0" end="0" resetval="0x1" description="VIF ASync FIFO empty flag, active high." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_PCK_STUFF_STATUS_0_P_j" acronym="EDP_CORE_PCK_STUFF_STATUS_0_P_j" offset="0x3020" width="32" description="Status of the the video stuff module (0). Used only for debug purposes. Offset = 3020h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MSA_GEN_STATE" width="7" begin="30" end="24" resetval="0x1" description="Secondary Data generator FSM status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SST_VIDEO_GEN_STATE" width="7" begin="14" end="8" resetval="0x1" description="SST video generator FSM status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NO_VIDEO_GEN_STATE" width="5" begin="4" end="0" resetval="0x1" description="No video generator FSM status." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_PCK_STUFF_STATUS_1_P_j" acronym="EDP_CORE_PCK_STUFF_STATUS_1_P_j" offset="0x3024" width="32" description="Status of the the video stuff module (1). Used only for debug purposes. Offset = 3024h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SST_SS_GEN_STATE" width="6" begin="5" end="0" resetval="0x1" description="MSA generator FSM status." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_INFO_PACK_STATUS_P_j" acronym="EDP_CORE_INFO_PACK_STATUS_P_j" offset="0x3028" width="32" description="Status signals for the info pack module, as well as final VB-ID value. Used only for debug purposes. Offset = 3028h + (j * 80h); where j = 0h to 3h">
    <bitfield id="IN_VBID" width="8" begin="31" end="24" resetval="0x0" description="Value of the sent VB-ID [vb_id_final]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IP_SEND_DATA_FSM_CURRENT_STATE" width="4" begin="15" end="12" resetval="0x0" description="State of the send_data FSM." range="" rwaccess="R"/>
    <bitfield id="IP_FIFO_RD_FSM_CURRENT_STATE" width="4" begin="11" end="8" resetval="0x0" description="State of the fifo_rd FSM." range="" rwaccess="R"/>
    <bitfield id="IP_FIFO_WR_FSM_CURRENT_STATE" width="3" begin="7" end="5" resetval="0x0" description="State of the fifo_wr FSM." range="" rwaccess="R"/>
    <bitfield id="IP_PARITY_FSM_CURRENT_STATE" width="3" begin="4" end="2" resetval="0x0" description="State of the parity FSM." range="" rwaccess="R"/>
    <bitfield id="INFO_PACK_FIFO_EMPTY" width="1" begin="1" end="1" resetval="0x1" description="Info_pack fifo empty flag, active high." range="" rwaccess="R"/>
    <bitfield id="INFO_PACK_FIFO_FULL" width="1" begin="0" end="0" resetval="0x0" description="Info_pack fifo full flag, active high." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_STREAM_CONFIG_2_P_j" acronym="EDP_CORE_STREAM_CONFIG_2_P_j" offset="0x302C" width="32" description="Additional video stream configuration. Used for debug purposes or for non-standard video formats. Offset = 302Ch + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CFG_EN_HSYNC_DELAY" width="1" begin="24" end="24" resetval="0x0" description="Unused." range="" rwaccess="RW"/>
    <bitfield id="CFG_HSYNC_DELAY" width="8" begin="23" end="16" resetval="0x0" description="Unused." range="" rwaccess="RW"/>
    <bitfield id="MST_SF_EVAL_VAL_SYM" width="6" begin="15" end="10" resetval="0x0" description="Number of valid symbols to output during stream fill evaluation period." range="" rwaccess="RW"/>
    <bitfield id="CFG_TU_VS_DIFF" width="2" begin="9" end="8" resetval="0x0" description="Unused." range="" rwaccess="RW"/>
    <bitfield id="MST_SF_EVAL_OVR_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable override of mst_sf_eval_period, mst_sf_eval_val_sym and cfg_tu_vs_diff when in MST mode." range="" rwaccess="RW"/>
    <bitfield id="MST_SF_EVAL_PERIOD" width="7" begin="6" end="0" resetval="0x0" description="Stream fill evaluation period when in MST mode and mst_sf_eval_ovr_en bit is set." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_HORIZONTAL_P_j" acronym="EDP_CORE_DP_HORIZONTAL_P_j" offset="0x3030" width="32" description="Video Horizontal parameters. This register must be programmed prior enabling video and must not be changed while video is being transmitted.In case of compressed stream transmission (DSC) and split panel mode values in this register must be divided by 2 since VIF interface operates at pixel clock divided by 2. This will ensure the same timing compared to uncompressed stream and. Offset = 3030h + (j * 80h); where j = 0h to 3h">
    <bitfield id="HWIDTH" width="16" begin="31" end="16" resetval="0x0" description="Horizontal Active Video Width." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HSYNCWIDTH" width="15" begin="14" end="0" resetval="0x0" description="Horizontal Sync Width." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_VERTICAL_0_P_j" acronym="EDP_CORE_DP_VERTICAL_0_P_j" offset="0x3034" width="32" description="Video Vertical parameters. This register must be programmed prior enabling video and must not be changed while video is being transmitted. Offset = 3034h + (j * 80h); where j = 0h to 3h">
    <bitfield id="VSTART" width="16" begin="31" end="16" resetval="0x0" description="Vertical Active Start [VSTART]." range="" rwaccess="RW"/>
    <bitfield id="VHEIGHT" width="16" begin="15" end="0" resetval="0x0" description="Vertical Active High [VACTIVE]." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_VERTICAL_1_P_j" acronym="EDP_CORE_DP_VERTICAL_1_P_j" offset="0x3038" width="32" description="Video Vertical parameters. This register must be programmed prior enabling video and must not be changed while video is being transmitted. Offset = 3038h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VTOTAL_EVEN" width="1" begin="16" end="16" resetval="0x0" description="Indicate Vtotal is an even number as described in MISC1[0] in DisplayPort specification." range="" rwaccess="RW"/>
    <bitfield id="VTOTAL" width="16" begin="15" end="0" resetval="0x0" description="Vertical Total Heigh [HTOTAL]." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_BLOCK_SDP_P_j" acronym="EDP_CORE_DP_BLOCK_SDP_P_j" offset="0x303C" width="32" description="SDP scheduling control register. Allows for tuning when SDP can be sent during blanking periods. This register must be programmed prior enabling video and must not be changed while video is being transmitted. Offset = 303Ch + (j * 80h); where j = 0h to 3h">
    <bitfield id="BS_SDP_STOP_OVR_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable override settings." range="" rwaccess="RW"/>
    <bitfield id="BS_SDP_STOP_ACTIVE" width="15" begin="30" end="16" resetval="0x0" description="Block SDP scheduling after specified cycles after BS during horizontal blank lines." range="" rwaccess="RW"/>
    <bitfield id="BS_SDP_STOP_BLANK" width="16" begin="15" end="0" resetval="0x0" description="Block SDP scheduling after specified cycles after BS during vertical blank lines." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_MST_SLOT_ALLOCATE_P_J" acronym="EDP_CORE_DP_MST_SLOT_ALLOCATE_P_J" offset="0x3044" width="32" description="Stream slots allocation in MST mode. This register defines slots in the MTP assigned to a given stream. All slots between start and and are assigned to the stream. Assignement of noncontiguous slots to a single stream is not supported. Offset = 3044h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STREAM_END_SLOT" width="6" begin="13" end="8" resetval="0x0" description="Stream end slot." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STREAM_START_SLOT" width="6" begin="5" end="0" resetval="0x0" description="Stream start slot." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_RATE_GOVERNING_CTRL_P_j" acronym="EDP_CORE_RATE_GOVERNING_CTRL_P_j" offset="0x3048" width="32" description="Control rate governing for stream in MST mode. Offset = 3048h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RATE_GOV_EN" width="1" begin="10" end="10" resetval="0x0" description="Enable rate governing." range="" rwaccess="RW"/>
    <bitfield id="TARG_AV_SLOTS_X" width="6" begin="9" end="4" resetval="0x0" description="Target average number of slots per MTP configuration" range="" rwaccess="RW"/>
    <bitfield id="TARG_AV_SLOTS_Y" width="4" begin="3" end="0" resetval="0x0" description="Target average number of slots per MTP configuration." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_FRAMER_PXL_REPR_P_j" acronym="EDP_CORE_DP_FRAMER_PXL_REPR_P_j" offset="0x304C" width="32" description="Video pixel format configuration. This register must be programmed prior enabling video and must not be changed while video is being transmitted. Offset = 304Ch + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DIFF" width="7" begin="30" end="24" resetval="0x0" description="Difference between Denominator and Numerator of the ratio that describes valid symbols distribution." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="M" width="7" begin="22" end="16" resetval="0x0" description="Numerator of the ratio that describes valid symbols distribution." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PXL_ENC_FORMAT" width="5" begin="12" end="8" resetval="0x1" description="Pixel encoding format:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COLOR_DEPTH" width="5" begin="4" end="0" resetval="0x2" description="Color depth:" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_FRAMER_SP_P_j" acronym="EDP_CORE_DP_FRAMER_SP_P_j" offset="0x3050" width="32" description="Synchronization signals polarity and 3D control. This register must be programmed prior enabling video and must not be changed while video is being transmitted. Offset = 3050h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STACKED_3D_EN" width="1" begin="4" end="4" resetval="0x0" description="Unused." range="" rwaccess="RW"/>
    <bitfield id="FRAMER_3D_EN" width="1" begin="3" end="3" resetval="0x0" description="3D video enable, active high." range="" rwaccess="RW"/>
    <bitfield id="INTERLACE_EN" width="1" begin="2" end="2" resetval="0x0" description="Interlaced video enable." range="" rwaccess="RW"/>
    <bitfield id="HSP" width="1" begin="1" end="1" resetval="0x0" description="Video interface HSYNC polarity:" range="" rwaccess="RW"/>
    <bitfield id="VSP" width="1" begin="0" end="0" resetval="0x0" description="Video interface VSYNC polarity:" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AUDIO_PACK_CONTROL_P_j" acronym="EDP_CORE_AUDIO_PACK_CONTROL_P_j" offset="0x3054" width="32" description="Audio packet configuration. Offset = 3054h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MONO" width="1" begin="9" end="9" resetval="0x0" description="In case of" range="" rwaccess="RW"/>
    <bitfield id="AUDIO_PACK_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables the Audio_Pack module, active high" range="" rwaccess="RW"/>
    <bitfield id="MST_SDP_ID" width="8" begin="7" end="0" resetval="0x0" description="Secondary-Data Packet ID." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_LINE_THRESH_P_j" acronym="EDP_CORE_LINE_THRESH_P_j" offset="0x3064" width="32" description="Video FIFO latency threshold Offset = 3064h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CFG_ACTIVE_LINE_TRESH" width="6" begin="5" end="0" resetval="0x20" description="Video Fifo Latency threshold." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_VB_ID_P_J" acronym="EDP_CORE_DP_VB_ID_P_J" offset="0x3068" width="32" description="Vertical blanking ID Offset = 3068h + (j * 80h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VB_ID" width="8" begin="7" end="0" resetval="0x9" description="VB-ID as described in the DisplayPort specification." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_FIELDSEQ_3D_P_j" acronym="EDP_CORE_DP_FIELDSEQ_3D_P_j" offset="0x306C" width="32" description="Supporting configuration to switch from top/bottom on the input to field sequential on the output Offset = 306Ch + (j * 80h); where j = 0h to 3h">
    <bitfield id="FIELD_SEQ_END" width="16" begin="31" end="16" resetval="0x0" description="Number of line in the frame where the Vblank part in the field sequential format ends" range="" rwaccess="RW"/>
    <bitfield id="FIELD_SEQ_START" width="16" begin="15" end="0" resetval="0x0" description="Number of line in the frame where the Vblank part in the field sequential format starts" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_FRONT_BACK_PORCH_P_j" acronym="EDP_CORE_DP_FRONT_BACK_PORCH_P_j" offset="0x3078" width="32" description="Front and Back Porch configuration register.In case of compressed stream transmission (DSC) and split panel mode values in this register must be divided by 2 since VIF interface operates at pixel clock divided by 2. This will ensure the same timing compared to uncompressed stream and. Offset = 3078h + (j * 80h); where j = 0h to 3h">
    <bitfield id="FRONT_PORCH" width="16" begin="31" end="16" resetval="0x10" description="Value of the front porch" range="" rwaccess="RW"/>
    <bitfield id="BACK_PORCH" width="16" begin="15" end="0" resetval="0x3C" description="Value of the back porch" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DP_BYTE_COUNT_P_j" acronym="EDP_CORE_DP_BYTE_COUNT_P_j" offset="0x307C" width="32" description="Number of bytes per lane/chunk parameters Offset = 307Ch + (j * 80h); where j = 0h to 3h">
    <bitfield id="BYTES_IN_CHUNK" width="16" begin="31" end="16" resetval="0x0" description="Number of bytes in chunk per lane, including additional EOC symbol." range="" rwaccess="RW"/>
    <bitfield id="BYTE_COUNT" width="16" begin="15" end="0" resetval="0x2A4" description="Total number of bytes in a line in case of non-DSC video." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO_HDCP_REVISION_P" acronym="EDP_CORE_CRYPTO_HDCP_REVISION_P" offset="0x4000" width="32" description="Contains the revision of the internal HDCP 1.4 and 2.2 module.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HDCP_CRYP_REV" width="10" begin="29" end="20" resetval="0x0" description="Revision of the HDCP Crypto block." range="" rwaccess="R"/>
    <bitfield id="CRYPTO_HDCP_22_REV" width="10" begin="19" end="10" resetval="0x0" description="Revision of the HDCP Crypto 2.2 block." range="" rwaccess="R"/>
    <bitfield id="CRYPTO_HDCP_14_REV" width="10" begin="9" end="0" resetval="0x0" description="Revision of the HDCP Crypto 1.4 block." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_HDCP_CRYPTO_CONFIG_P" acronym="EDP_CORE_HDCP_CRYPTO_CONFIG_P" offset="0x4004" width="32" description="Contains global configuration information for the HDCP Crypto module.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CRYPTO_SW_RST" width="1" begin="3" end="3" resetval="0x0" description="Software reset for the Crypto module." range="" rwaccess="RW"/>
    <bitfield id="CRYPTO_HDCP_FUNCTION" width="3" begin="2" end="0" resetval="0x0" description="Enables a version of the Crypto function:" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO_INTERRUPT_SOURCE_P" acronym="EDP_CORE_CRYPTO_INTERRUPT_SOURCE_P" offset="0x4008" width="32" description="Contains the status of the HDCP interrupt sources. These interrupts are used by firmware and not directly visible to the Host processor.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CRYPTO14_PRNM_DONE" width="1" begin="10" end="10" resetval="0x0" description="LFSR and block output finished calculation." range="" rwaccess="R"/>
    <bitfield id="CRYPTO14_KM_DONE" width="1" begin="9" end="9" resetval="0x0" description="Done reading/calculating Km." range="" rwaccess="R"/>
    <bitfield id="AES_32_DONE" width="1" begin="8" end="8" resetval="0x0" description="Asserted when the rising edge of the AES-32 done output is detected." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="APB_SLVERR" width="1" begin="1" end="1" resetval="0x0" description="APB slave error." range="" rwaccess="R"/>
    <bitfield id="SHA256_NEXT_MESSAGE" width="1" begin="0" end="0" resetval="0x0" description="Asserted when the rising edge of the SHA256 done output is detected." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO_INTERRUPT_MASK_P" acronym="EDP_CORE_CRYPTO_INTERRUPT_MASK_P" offset="0x400C" width="32" description="Contains the mask vector of the HDCP interrupt sources.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CRYPTO14_PRNM_DONE_MASK" width="1" begin="10" end="10" resetval="0x1" description="Set to 1 to mask the crypto14_prnm_done interrupt." range="" rwaccess="RW"/>
    <bitfield id="CRYPTO14_KM_DONE_MASK" width="1" begin="9" end="9" resetval="0x1" description="Set to 1 to mask the crypto14_km_done interrupt." range="" rwaccess="RW"/>
    <bitfield id="AES_32_DONE_MASK" width="1" begin="8" end="8" resetval="0x1" description="Set to 1 to mask the AES32_done interrupt." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="APB_SLVERR_MASK" width="1" begin="1" end="1" resetval="0x1" description="Set to 1 for the apb_slverr interrupt." range="" rwaccess="RW"/>
    <bitfield id="SHA256_NEXT_MESSAGE_MASK" width="1" begin="0" end="0" resetval="0x1" description="Set to 1 to mask the SHA256_done interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO22_CONFIG_P" acronym="EDP_CORE_CRYPTO22_CONFIG_P" offset="0x4018" width="32" description="Contains global configuration information for the HDCP 2.2 Crypto module">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SHA_256_START" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 for Sha-256 start." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO22_STATUS_P" acronym="EDP_CORE_CRYPTO22_STATUS_P" offset="0x401C" width="32" description="Crypto 2.2 global status register.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AES_32_DONE_ST" width="1" begin="9" end="9" resetval="0x0" description="Asserted when the rising edge of the AES-32 done output is detected." range="" rwaccess="R"/>
    <bitfield id="SHA256_NEXT_MESSAGE_ST" width="1" begin="8" end="8" resetval="0x0" description="Asserted when the SHA-256 module is ready to receive the next message." range="" rwaccess="R"/>
    <bitfield id="AES_32_STATE" width="4" begin="7" end="4" resetval="0x0" description="AES-32 current state." range="" rwaccess="R"/>
    <bitfield id="SHA_256_STATE" width="4" begin="3" end="0" resetval="0x0" description="SHA-256 current state." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SHA_256_DATA_IN_P" acronym="EDP_CORE_SHA_256_DATA_IN_P" offset="0x403C" width="32" description="Holds 32-bit input data word of the SHA-256 module.">
    <bitfield id="SHA_256_DATA_IN" width="32" begin="31" end="0" resetval="0x0" description="Holds the 32-bit input data word of the SHA-256 module." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SHA_256_DATA_OUT_0_P" acronym="EDP_CORE_SHA_256_DATA_OUT_0_P" offset="0x4050" width="32" description="Result of operation SHA-256 - 1' dw">
    <bitfield id="SHA_256_DATA_OUT_0" width="32" begin="31" end="0" resetval="0x0" description="Holds the least significant 32-bits word of the 256-bits output data word of the SHA-256 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SHA_256_DATA_OUT_1_P" acronym="EDP_CORE_SHA_256_DATA_OUT_1_P" offset="0x4054" width="32" description="Result of operation SHA-256 - 2' dw">
    <bitfield id="SHA_256_DATA_OUT_1" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SHA_256_DATA_OUT_2_P" acronym="EDP_CORE_SHA_256_DATA_OUT_2_P" offset="0x4058" width="32" description="Result of operation SHA-256 - 3' dw">
    <bitfield id="SHA_256_DATA_OUT_2" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SHA_256_DATA_OUT_3_P" acronym="EDP_CORE_SHA_256_DATA_OUT_3_P" offset="0x405C" width="32" description="Result of operation SHA-256 - 4' dw">
    <bitfield id="SHA_256_DATA_OUT_3" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SHA_256_DATA_OUT_4_P" acronym="EDP_CORE_SHA_256_DATA_OUT_4_P" offset="0x4060" width="32" description="Result of operation SHA-256 - 5' dw">
    <bitfield id="SHA_256_DATA_OUT_4" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SHA_256_DATA_OUT_5_P" acronym="EDP_CORE_SHA_256_DATA_OUT_5_P" offset="0x4064" width="32" description="Result of operation SHA-256 - 6' dw">
    <bitfield id="SHA_256_DATA_OUT_5" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SHA_256_DATA_OUT_6_P" acronym="EDP_CORE_SHA_256_DATA_OUT_6_P" offset="0x4068" width="32" description="Result of operation SHA-256 - 7' dw">
    <bitfield id="SHA_256_DATA_OUT_6" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SHA_256_DATA_OUT_7_P" acronym="EDP_CORE_SHA_256_DATA_OUT_7_P" offset="0x406C" width="32" description="Result of operation SHA-256 - 8' dw">
    <bitfield id="SHA_256_DATA_OUT_7" width="32" begin="31" end="0" resetval="0x0" description="Holds the most significant 32-bits word of the 256-bits output data word of the SHA-256 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_AES_32_KEY_0_P" acronym="EDP_CORE_AES_32_KEY_0_P" offset="0x4070" width="32" description="Input key word of the AES-32 module - 1' dw">
    <bitfield id="AES_32_KEY_0" width="32" begin="31" end="0" resetval="0x0" description="Holds the least significant 32-bits word of the 128-bits input key word of the AES-32 module." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AES_32_KEY_1_P" acronym="EDP_CORE_AES_32_KEY_1_P" offset="0x4074" width="32" description="Input key word of the AES-32 module - 2' dw">
    <bitfield id="AES_32_KEY_1" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 128-bits input key word of the AES-32 module." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AES_32_KEY_2_P" acronym="EDP_CORE_AES_32_KEY_2_P" offset="0x4078" width="32" description="Input key word of the AES-32 module - 3' dw">
    <bitfield id="AES_32_KEY_2" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 128-bits input key word of the AES-32 module." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AES_32_KEY_3_P" acronym="EDP_CORE_AES_32_KEY_3_P" offset="0x407C" width="32" description="Input key word of the AES-32 module - 4' dw">
    <bitfield id="AES_32_KEY_3" width="32" begin="31" end="0" resetval="0x0" description="Holds the most significant 32-bits word of the 128-bits input key word of the AES-32 module." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AES_32_DATA_IN_P" acronym="EDP_CORE_AES_32_DATA_IN_P" offset="0x4080" width="32" description="Input data word to the AES-32 module">
    <bitfield id="AES_32_DATA_IN" width="32" begin="31" end="0" resetval="0x0" description="Holds the input data word to the AES-32 module." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AES_32_DATA_OUT_0_P" acronym="EDP_CORE_AES_32_DATA_OUT_0_P" offset="0x4084" width="32" description="AES-32 module - 128-bits output data word - 1' dw">
    <bitfield id="AES_32_DATA_OUT_0" width="32" begin="31" end="0" resetval="0x0" description="Holds the least significant 32-bits word of the 128-bits output data word of the AES-32 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_AES_32_DATA_OUT_1_P" acronym="EDP_CORE_AES_32_DATA_OUT_1_P" offset="0x4088" width="32" description="AES-32 module - 128-bits output data word - 2' dw">
    <bitfield id="AES_32_DATA_OUT_1" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 128-bits output data word of the AES-32 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_AES_32_DATA_OUT_2_P" acronym="EDP_CORE_AES_32_DATA_OUT_2_P" offset="0x408C" width="32" description="AES-32 module - 128-bits output data word - 3' dw">
    <bitfield id="AES_32_DATA_OUT_2" width="32" begin="31" end="0" resetval="0x0" description="Holds the next significant 32-bits word of the 128-bits output data word of the AES-32 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_AES_32_DATA_OUT_3_P" acronym="EDP_CORE_AES_32_DATA_OUT_3_P" offset="0x4090" width="32" description="AES-32 module - 128-bits output data word - 4' dw">
    <bitfield id="AES_32_DATA_OUT_3" width="32" begin="31" end="0" resetval="0x0" description="Holds the most significant 32-bits word of the 128-bits output data word of the AES-32 module." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_CONFIG_P" acronym="EDP_CORE_CRYPTO14_CONFIG_P" offset="0x40A0" width="32" description="Contains global configuration information for the HDCP 1.4 Crypto module">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HDCP_AUTHENTICATED" width="1" begin="6" end="6" resetval="0x0" description="Authenticated finished." range="" rwaccess="RW"/>
    <bitfield id="HDCP_REPEATER" width="1" begin="5" end="5" resetval="0x0" description="Repeater bit :" range="" rwaccess="RW"/>
    <bitfield id="START_REKEY" width="1" begin="4" end="4" resetval="0x0" description="Crypto 1.4 command to start hdcpRekeyCipher" range="" rwaccess="RW"/>
    <bitfield id="CRYPTO_START_FREE_RUN" width="1" begin="3" end="3" resetval="0x0" description="Crypto 1.4 command to start free running enable for operation hdcpRngCipher" range="" rwaccess="RW"/>
    <bitfield id="START_BLOCK_SEQ" width="1" begin="2" end="2" resetval="0x0" description="Crypto 1.4 command to start LFSR calculation" range="" rwaccess="RW"/>
    <bitfield id="GET_KSV" width="1" begin="1" end="1" resetval="0x0" description="Read it's own KSV enable bit.'0' reading not allowed'1' start reading." range="" rwaccess="RW"/>
    <bitfield id="VALID_KSV" width="1" begin="0" end="0" resetval="0x0" description="Enable for Km calculation." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_STATUS_P" acronym="EDP_CORE_CRYPTO14_STATUS_P" offset="0x40A4" width="32" description="Contains global status information for the HDCP 1.4 Crypto module">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CRYPTO14_STATE" width="2" begin="20" end="19" resetval="0x0" description="Crypto operation SM state: Possible values:" range="" rwaccess="R"/>
    <bitfield id="SHA1_V_READY" width="1" begin="18" end="18" resetval="0x0" description="Indication that V value from SHA-1 CRYPTO14_SHA1_V_VALUE_4 is ready." range="" rwaccess="R"/>
    <bitfield id="SHA1_NEXT_MSG" width="1" begin="17" end="17" resetval="0x0" description="Request for the next message block." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="16" end="12" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SHA1_STATE" width="3" begin="11" end="9" resetval="0x0" description="Current state for Crypto 1.4 SHA-1 FSM." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DKS_STATE" width="3" begin="5" end="3" resetval="0x0" description="Crypto 1.4 DKS current state." range="" rwaccess="R"/>
    <bitfield id="PRNM_DONE" width="1" begin="2" end="2" resetval="0x0" description="LFSR and block output finished calculation." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="KM_DONE" width="1" begin="0" end="0" resetval="0x0" description="Done reading/calculating Km." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_PRNM_OUT_P" acronym="EDP_CORE_CRYPTO14_PRNM_OUT_P" offset="0x40A8" width="32" description="Contains 24-bit pseudo random data">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PRNM_OUT" width="24" begin="23" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_KM_0_P" acronym="EDP_CORE_CRYPTO14_KM_0_P" offset="0x40AC" width="32" description="Contains the first word of the Km value">
    <bitfield id="CRYPTO14_KM_0" width="32" begin="31" end="0" resetval="0x0" description="Holds the first word of the Km value." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_KM_1_P" acronym="EDP_CORE_CRYPTO14_KM_1_P" offset="0x40B0" width="32" description="Contains the most significant 3 bytes of the Km value">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CRYPTO14_KM_1" width="24" begin="23" end="0" resetval="0x0" description="Holds the most significant 3 bytes of the Km value." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_AN_0_P" acronym="EDP_CORE_CRYPTO14_AN_0_P" offset="0x40B4" width="32" description="First word of An value generated by hdcpRngCipher operation.">
    <bitfield id="CRYPTO14_AN_0" width="32" begin="31" end="0" resetval="0x0" description="Holds the first 4 bytes of the An value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_AN_1_P" acronym="EDP_CORE_CRYPTO14_AN_1_P" offset="0x40B8" width="32" description="Second word of An value generated by hdcpRngCipher operation">
    <bitfield id="CRYPTO14_AN_1" width="32" begin="31" end="0" resetval="0x0" description="Holds the most significant 4 bytes of the An value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_YOUR_KSV_0_P" acronym="EDP_CORE_CRYPTO14_YOUR_KSV_0_P" offset="0x40BC" width="32" description="First 32 bits of the KSV from the other HDCP device">
    <bitfield id="CRYPTO14_YOUR_KSV_0" width="32" begin="31" end="0" resetval="0x0" description="Holds the first 32 bits of the KSV from the other HDCP device." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_YOUR_KSV_1_P" acronym="EDP_CORE_CRYPTO14_YOUR_KSV_1_P" offset="0x40C0" width="32" description="Last byte of the KSV from other HDCP device">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CRYPTO14_YOUR_KSV_1" width="8" begin="7" end="0" resetval="0x0" description="Holds the last byte of the KSV from other HDCP device" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_MI_0_P" acronym="EDP_CORE_CRYPTO14_MI_0_P" offset="0x40C4" width="32" description="Mi value - 1' dw">
    <bitfield id="CRYPTO14_MI_0" width="32" begin="31" end="0" resetval="0x0" description="Mi value first 32 bits" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_MI_1_P" acronym="EDP_CORE_CRYPTO14_MI_1_P" offset="0x40C8" width="32" description="Mi value - 2' dw">
    <bitfield id="CRYPTO14_MI_1" width="32" begin="31" end="0" resetval="0x0" description="Mi value second 32 bits" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_TI_0_P" acronym="EDP_CORE_CRYPTO14_TI_0_P" offset="0x40CC" width="32" description="Ti value">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CRYPTO14_TI_0" width="16" begin="15" end="0" resetval="0x0" description="Ti value" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_KI_0_P" acronym="EDP_CORE_CRYPTO14_KI_0_P" offset="0x40D0" width="32" description="First 32 bits of the Ki frame key from this HDCP device">
    <bitfield id="CRYPTO14_KI_0" width="32" begin="31" end="0" resetval="0x0" description="Holds the first 32 bits of the Ki frame key from this HDCP device." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_KI_1_P" acronym="EDP_CORE_CRYPTO14_KI_1_P" offset="0x40D4" width="32" description="Last 3 bytes of the Ki frame key from this HDCP device.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CRYPTO14_KI_1" width="24" begin="23" end="0" resetval="0x0" description="Holds the last 3 bytes of the Ki frame key from this HDCP device." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_BLOCKS_NUM_P" acronym="EDP_CORE_CRYPTO14_BLOCKS_NUM_P" offset="0x40D8" width="32" description="This register defines number of iterations for SHA-1 calculations">
    <bitfield id="BLOCKS_NUM" width="32" begin="31" end="0" resetval="0x0" description="Number of iterations for SHA-1 calculation." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_KEY_MEM_DATA_0_P" acronym="EDP_CORE_CRYPTO14_KEY_MEM_DATA_0_P" offset="0x40DC" width="32" description="Key memory control register. Writing data to this register transfers data to the key RAM. This is input for DKS block. First 32 bits">
    <bitfield id="KEY_MEM_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Output data from keys RAM." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_KEY_MEM_DATA_1_P" acronym="EDP_CORE_CRYPTO14_KEY_MEM_DATA_1_P" offset="0x40E0" width="32" description="Key memory control register. Writing data to this register transfers data to the key RAM. When data is written to this register, pulse key_mem_vld shall be also generated to the core_clk clock domain, as indication of new key_mem_data. This is input for DKS block. Last 3 bytes">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="KEY_MEM_DATA_1" width="24" begin="23" end="0" resetval="0x0" description="Output data from keys RAM." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_SHA1_MSG_DATA_P" acronym="EDP_CORE_CRYPTO14_SHA1_MSG_DATA_P" offset="0x40E4" width="32" description="SHA1 message control register. 32-bit word for SHA-1 message. Input for SHA-1 block. Writing data to this register transfers data to the SHA-1 block. Write to this register shall be repeated 16 times.">
    <bitfield id="SHA1_MSG_DATA" width="32" begin="31" end="0" resetval="0x0" description="32-bit word for SHA-1 message." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_SHA1_V_VALUE_0_P" acronym="EDP_CORE_CRYPTO14_SHA1_V_VALUE_0_P" offset="0x40E8" width="32" description="SHA1 message status register. First 32-bit word for SHA-1 calculation. Output from SHA-1 block">
    <bitfield id="V_VALUE_0" width="32" begin="31" end="0" resetval="0x67452301" description="First 32-bit word for SHA-1 calculation value." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_SHA1_V_VALUE_1_P" acronym="EDP_CORE_CRYPTO14_SHA1_V_VALUE_1_P" offset="0x40EC" width="32" description="SHA1 message status register. Second 32-bit word for SHA-1 calculation. Output from SHA-1 block">
    <bitfield id="V_VALUE_1" width="32" begin="31" end="0" resetval="0xEFCDAB89" description="Second 32-bit word for SHA-1 calculation value." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_SHA1_V_VALUE_2_P" acronym="EDP_CORE_CRYPTO14_SHA1_V_VALUE_2_P" offset="0x40F0" width="32" description="SHA1 message status register. Third 32-bit word for SHA-1 calculation. Output from SHA-1 block">
    <bitfield id="V_VALUE_2" width="32" begin="31" end="0" resetval="0x98BADCFE" description="Third 32-bit word for SHA-1 calculation value." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_SHA1_V_VALUE_3_P" acronym="EDP_CORE_CRYPTO14_SHA1_V_VALUE_3_P" offset="0x40F4" width="32" description="SHA1 message status register. Third 32-bit word for SHA-1 calculation. Output from SHA-1 block">
    <bitfield id="V_VALUE_3" width="32" begin="31" end="0" resetval="0x10325476" description="4th 32-bit word for SHA-1 calculation value." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_CRYPTO14_SHA1_V_VALUE_4_P" acronym="EDP_CORE_CRYPTO14_SHA1_V_VALUE_4_P" offset="0x40F8" width="32" description="SHA1 message status register. 5th 32-bit word for SHA-1 calculation. Output from SHA-1 block">
    <bitfield id="V_VALUE_4" width="32" begin="31" end="0" resetval="0xC3D2E1F0" description="5th 32-bit word for SHA-1 calculation value." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_IRAM_REG_P_y" acronym="EDP_CORE_IRAM_REG_P_y" offset="0x10000" width="32" description="Xtensa Instruction RAM address space. Accessed only during boot mode to load firmware. Offset = 00010000h + (y * 4h); where y = 0h to 3FFFh">
    <bitfield id="IRAM_DATA" width="32" begin="31" end="0" resetval="0x0" description="IRAM data" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_DRAM_REG_P_y" acronym="EDP_CORE_DRAM_REG_P_y" offset="0x20000" width="32" description="Xtensa Data RAM address space. Accessed only during boot mode to load firmware. Offset = 00020000h + (y * 4h); where y = 0h to 3FFFh">
    <bitfield id="DRAM_DATA" width="32" begin="31" end="0" resetval="0x0" description="DRAM data" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AUDIO_SRC_CNTL_P" acronym="EDP_CORE_AUDIO_SRC_CNTL_P" offset="0x30000" width="32" description="Audio source control">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_ALL" width="1" begin="6" end="6" resetval="0x0" description="valid bit for all samples" range="" rwaccess="RW"/>
    <bitfield id="VALID_BITS_FORCE" width="1" begin="5" end="5" resetval="0x0" description="Force valid bits of the channels" range="" rwaccess="RW"/>
    <bitfield id="I2S_TS_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable I2S Time Stamp when decoders are disabled" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_TS_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable SPDIF Time Stamp when decoders are disabled" range="" rwaccess="RW"/>
    <bitfield id="I2S_BLOCK_START_FORCE" width="1" begin="2" end="2" resetval="0x0" description="Force a Block Start in the audio stream" range="" rwaccess="RW"/>
    <bitfield id="I2S_DEC_START" width="1" begin="1" end="1" resetval="0x0" description="When high Source Decoder starts." range="" rwaccess="RW"/>
    <bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description="Software reset." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AUDIO_SRC_CNFG_P" acronym="EDP_CORE_AUDIO_SRC_CNFG_P" offset="0x30004" width="32" description="Audio source configuration">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="I2S_DEC_PORT_EN" width="4" begin="20" end="17" resetval="0x0" description="Enables the I2S Decoder ports." range="" rwaccess="RW"/>
    <bitfield id="AUDIO_CHANNEL_TYPE" width="4" begin="16" end="13" resetval="0x0" description="Set the transmission type." range="" rwaccess="RW"/>
    <bitfield id="TRANS_SMPL_WIDTH" width="2" begin="12" end="11" resetval="0x0" description="Decoder Word Select width:" range="" rwaccess="RW"/>
    <bitfield id="AUDIO_SAMPLE_WIDTH" width="2" begin="10" end="9" resetval="0x0" description="Decoder sample width:" range="" rwaccess="RW"/>
    <bitfield id="AUDIO_SAMPLE_JUST" width="2" begin="8" end="7" resetval="0x0" description="Data justification setting:" range="" rwaccess="RW"/>
    <bitfield id="AUDIO_CH_NUM" width="5" begin="6" end="2" resetval="0x0" description="Number of channels to decode" range="" rwaccess="RW"/>
    <bitfield id="WS_POLARITY" width="1" begin="1" end="1" resetval="0x0" description="Word Select Polarity." range="" rwaccess="RW"/>
    <bitfield id="LOW_INDEX_MSB" width="1" begin="0" end="0" resetval="0x0" description="When low MSB is transmitted first." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_COM_CH_STTS_BITS_P" acronym="EDP_CORE_COM_CH_STTS_BITS_P" offset="0x30008" width="32" description="Common channels configuration">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ORIGINAL_SAMP_FREQ" width="4" begin="27" end="24" resetval="0x0" description="Original Sampling Freq." range="" rwaccess="RW"/>
    <bitfield id="CLOCK_ACCURACY" width="4" begin="23" end="20" resetval="0x0" description="Clock Accuracy of transmitted channel." range="" rwaccess="RW"/>
    <bitfield id="SAMPLING_FREQ" width="4" begin="19" end="16" resetval="0x0" description="Sampling Frequency of transmitted channel." range="" rwaccess="RW"/>
    <bitfield id="CATEGORY_CODE" width="8" begin="15" end="8" resetval="0x0" description="Category Code of transmitted channel." range="" rwaccess="RW"/>
    <bitfield id="BYTE0" width="8" begin="7" end="0" resetval="0x0" description="Byte 0 of transmitted channel." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH01_P" acronym="EDP_CORE_STTS_BIT_CH01_P" offset="0x3000C" width="32" description="Channels 0,1 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS1_0" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 1 and 0 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH1" width="4" begin="23" end="20" resetval="0x0" description="Channel 1 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH1" width="4" begin="19" end="16" resetval="0x0" description="Channel 1 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH1" width="4" begin="15" end="12" resetval="0x0" description="Channel 1 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH0" width="4" begin="11" end="8" resetval="0x0" description="Channel 0 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH0" width="4" begin="7" end="4" resetval="0x0" description="Channel 0 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH0" width="4" begin="3" end="0" resetval="0x0" description="Channel 0 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH23_P" acronym="EDP_CORE_STTS_BIT_CH23_P" offset="0x30010" width="32" description="Channels 2,3 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS3_2" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 3 and 2 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH3" width="4" begin="23" end="20" resetval="0x0" description="Channel 3 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH3" width="4" begin="19" end="16" resetval="0x0" description="Channel 3 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH3" width="4" begin="15" end="12" resetval="0x0" description="Channel 3 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH2" width="4" begin="11" end="8" resetval="0x0" description="Channel 2 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH2" width="4" begin="7" end="4" resetval="0x0" description="Channel 2 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH2" width="4" begin="3" end="0" resetval="0x0" description="Channel 2 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH45_P" acronym="EDP_CORE_STTS_BIT_CH45_P" offset="0x30014" width="32" description="Channels 4,5 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS5_4" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 5 and 4 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH5" width="4" begin="23" end="20" resetval="0x0" description="Channel 5 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH5" width="4" begin="19" end="16" resetval="0x0" description="Channel 5 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH5" width="4" begin="15" end="12" resetval="0x0" description="Channel 5 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH4" width="4" begin="11" end="8" resetval="0x0" description="Channel 4 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH4" width="4" begin="7" end="4" resetval="0x0" description="Channel 4 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH4" width="4" begin="3" end="0" resetval="0x0" description="Channel 4 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH67_P" acronym="EDP_CORE_STTS_BIT_CH67_P" offset="0x30018" width="32" description="Channels 6,7 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS7_6" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 7 and 6 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH7" width="4" begin="23" end="20" resetval="0x0" description="Channel 7 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH7" width="4" begin="19" end="16" resetval="0x0" description="Channel 7 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH7" width="4" begin="15" end="12" resetval="0x0" description="Channel 7 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH6" width="4" begin="11" end="8" resetval="0x0" description="Channel 6 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH6" width="4" begin="7" end="4" resetval="0x0" description="Channel 6 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH6" width="4" begin="3" end="0" resetval="0x0" description="Channel 6 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH89_P" acronym="EDP_CORE_STTS_BIT_CH89_P" offset="0x3001C" width="32" description="Channels 8,9 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS9_8" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 9 and 8 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH9" width="4" begin="23" end="20" resetval="0x0" description="Channel 9 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH9" width="4" begin="19" end="16" resetval="0x0" description="Channel 9 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH9" width="4" begin="15" end="12" resetval="0x0" description="Channel 9 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH8" width="4" begin="11" end="8" resetval="0x0" description="Channel 8 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH8" width="4" begin="7" end="4" resetval="0x0" description="Channel 8 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH8" width="4" begin="3" end="0" resetval="0x0" description="Channel 8 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH1011_P" acronym="EDP_CORE_STTS_BIT_CH1011_P" offset="0x30020" width="32" description="Channels 10,11 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS11_10" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 11 and 10 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH11" width="4" begin="23" end="20" resetval="0x0" description="Channel 11 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH11" width="4" begin="19" end="16" resetval="0x0" description="Channel 11 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH11" width="4" begin="15" end="12" resetval="0x0" description="Channel 11 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH10" width="4" begin="11" end="8" resetval="0x0" description="Channel 10 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH10" width="4" begin="7" end="4" resetval="0x0" description="Channel 10 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH10" width="4" begin="3" end="0" resetval="0x0" description="Channel 10 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH1213_P" acronym="EDP_CORE_STTS_BIT_CH1213_P" offset="0x30024" width="32" description="Channels 12,13 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS13_12" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 13 and 12 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH13" width="4" begin="23" end="20" resetval="0x0" description="Channel 13 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH13" width="4" begin="19" end="16" resetval="0x0" description="Channel 13 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH13" width="4" begin="15" end="12" resetval="0x0" description="Channel 13 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH12" width="4" begin="11" end="8" resetval="0x0" description="Channel 12 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH12" width="4" begin="7" end="4" resetval="0x0" description="Channel 12 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH12" width="4" begin="3" end="0" resetval="0x0" description="Channel 12 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH1415_P" acronym="EDP_CORE_STTS_BIT_CH1415_P" offset="0x30028" width="32" description="Channels 14,15 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS15_14" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 15 and 14 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH15" width="4" begin="23" end="20" resetval="0x0" description="Channel 15 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH15" width="4" begin="19" end="16" resetval="0x0" description="Channel 15 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH15" width="4" begin="15" end="12" resetval="0x0" description="Channel 15 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH14" width="4" begin="11" end="8" resetval="0x0" description="Channel 14 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH14" width="4" begin="7" end="4" resetval="0x0" description="Channel 14 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH14" width="4" begin="3" end="0" resetval="0x0" description="Channel 14 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH1617_P" acronym="EDP_CORE_STTS_BIT_CH1617_P" offset="0x3002C" width="32" description="Channels 16,17 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS17_16" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 17 and 16 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH17" width="4" begin="23" end="20" resetval="0x0" description="Channel 17 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH17" width="4" begin="19" end="16" resetval="0x0" description="Channel 17 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH17" width="4" begin="15" end="12" resetval="0x0" description="Channel 17 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH16" width="4" begin="11" end="8" resetval="0x0" description="Channel 16 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH16" width="4" begin="7" end="4" resetval="0x0" description="Channel 16 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH16" width="4" begin="3" end="0" resetval="0x0" description="Channel 16 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH1819_P" acronym="EDP_CORE_STTS_BIT_CH1819_P" offset="0x30030" width="32" description="Channels 18,19 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS19_18" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 19 and 18 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH19" width="4" begin="23" end="20" resetval="0x0" description="Channel 19 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH19" width="4" begin="19" end="16" resetval="0x0" description="Channel 19 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH19" width="4" begin="15" end="12" resetval="0x0" description="Channel 19 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH18" width="4" begin="11" end="8" resetval="0x0" description="Channel 18 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH18" width="4" begin="7" end="4" resetval="0x0" description="Channel 18 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH18" width="4" begin="3" end="0" resetval="0x0" description="Channel 18 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH2021_P" acronym="EDP_CORE_STTS_BIT_CH2021_P" offset="0x30034" width="32" description="Channels 20,21 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS21_20" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 21 and 20 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH21" width="4" begin="23" end="20" resetval="0x0" description="Channel 21 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH21" width="4" begin="19" end="16" resetval="0x0" description="Channel 21 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH21" width="4" begin="15" end="12" resetval="0x0" description="Channel 21 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH20" width="4" begin="11" end="8" resetval="0x0" description="Channel 20 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH20" width="4" begin="7" end="4" resetval="0x0" description="Channel 20 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH20" width="4" begin="3" end="0" resetval="0x0" description="Channel 20 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH2223_P" acronym="EDP_CORE_STTS_BIT_CH2223_P" offset="0x30038" width="32" description="Channels 22,23 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS23_22" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 23 and 22 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH23" width="4" begin="23" end="20" resetval="0x0" description="Channel 23 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH23" width="4" begin="19" end="16" resetval="0x0" description="Channel 23 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH23" width="4" begin="15" end="12" resetval="0x0" description="Channel 23 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH22" width="4" begin="11" end="8" resetval="0x0" description="Channel 22 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH22" width="4" begin="7" end="4" resetval="0x0" description="Channel 22 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH22" width="4" begin="3" end="0" resetval="0x0" description="Channel 22 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH2425_P" acronym="EDP_CORE_STTS_BIT_CH2425_P" offset="0x3003C" width="32" description="Channels 24,25 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS25_24" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 25 and 24 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH25" width="4" begin="23" end="20" resetval="0x0" description="Channel 25 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH25" width="4" begin="19" end="16" resetval="0x0" description="Channel 25 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH25" width="4" begin="15" end="12" resetval="0x0" description="Channel 25 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH24" width="4" begin="11" end="8" resetval="0x0" description="Channel 24 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH24" width="4" begin="7" end="4" resetval="0x0" description="Channel 24 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH24" width="4" begin="3" end="0" resetval="0x0" description="Channel 24 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH2627_P" acronym="EDP_CORE_STTS_BIT_CH2627_P" offset="0x30040" width="32" description="Channels 26,27 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS27_26" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 27 and 26 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH27" width="4" begin="23" end="20" resetval="0x0" description="Channel 27 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH27" width="4" begin="19" end="16" resetval="0x0" description="Channel 27 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH27" width="4" begin="15" end="12" resetval="0x0" description="Channel 27 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH26" width="4" begin="11" end="8" resetval="0x0" description="Channel 26 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH26" width="4" begin="7" end="4" resetval="0x0" description="Channel 26 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH26" width="4" begin="3" end="0" resetval="0x0" description="Channel 26 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH2829_P" acronym="EDP_CORE_STTS_BIT_CH2829_P" offset="0x30044" width="32" description="Channels 28,29 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS29_28" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 29 and 28 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH29" width="4" begin="23" end="20" resetval="0x0" description="Channel 29 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH29" width="4" begin="19" end="16" resetval="0x0" description="Channel 29 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH29" width="4" begin="15" end="12" resetval="0x0" description="Channel 29 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH28" width="4" begin="11" end="8" resetval="0x0" description="Channel 28 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH28" width="4" begin="7" end="4" resetval="0x0" description="Channel 28 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH28" width="4" begin="3" end="0" resetval="0x0" description="Channel 28 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_STTS_BIT_CH3031_P" acronym="EDP_CORE_STTS_BIT_CH3031_P" offset="0x30048" width="32" description="Channels 30,31 configuration">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="VALID_BITS31_30" width="2" begin="25" end="24" resetval="0x0" description="Valid Bits for channel 31 and 30 if force is enabled" range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH31" width="4" begin="23" end="20" resetval="0x0" description="Channel 31 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH31" width="4" begin="19" end="16" resetval="0x0" description="Channel 31 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH31" width="4" begin="15" end="12" resetval="0x0" description="Channel 31 Source number." range="" rwaccess="RW"/>
    <bitfield id="WORD_LENGTH_CH30" width="4" begin="11" end="8" resetval="0x0" description="Channel 30 word length." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_NUM_CH30" width="4" begin="7" end="4" resetval="0x0" description="Channel 30 channel number." range="" rwaccess="RW"/>
    <bitfield id="SOURCE_NUM_CH30" width="4" begin="3" end="0" resetval="0x0" description="Channel 30 Source number." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SPDIF_CTRL_ADDR_P" acronym="EDP_CORE_SPDIF_CTRL_ADDR_P" offset="0x3004C" width="32" description="SPDIF control">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SPDIF_JITTER_STATUS" width="4" begin="25" end="22" resetval="0x0" description="SPDIF Jitter Status" range="" rwaccess="R"/>
    <bitfield id="SPDIF_ENABLE" width="1" begin="21" end="21" resetval="0x0" description="SPDIF Enable" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_AVG_SEL" width="1" begin="20" end="20" resetval="0x0" description="SPDIF average Select" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_JITTER_BYPASS" width="1" begin="19" end="19" resetval="0x0" description="SPDIF Jitter Bypass" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_FIFO_MID_RANGE" width="8" begin="18" end="11" resetval="0x0" description="SPDIF fifo mid range" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_JITTER_THRSH" width="8" begin="10" end="3" resetval="0x0" description="SPDIF Jitter threshold" range="" rwaccess="RW"/>
    <bitfield id="SPDIF_JITTER_AVG_WIN" width="3" begin="2" end="0" resetval="0x0" description="Spdif Jitter AVG Window" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH1_CS_3100_ADDR_P" acronym="EDP_CORE_SPDIF_CH1_CS_3100_ADDR_P" offset="0x30050" width="32" description="SPDIF channel 1 status [31:00]">
    <bitfield id="SPDIF_CH1_ST_STTS_BITS3100" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 1 Status bits[31:0]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH1_CS_6332_ADDR_P" acronym="EDP_CORE_SPDIF_CH1_CS_6332_ADDR_P" offset="0x30054" width="32" description="SPDIF channel 1 status [63:32]">
    <bitfield id="SPDIF_CH1_ST_STTS_BITS6332" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 1 Status bits[63:32]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH1_CS_9564_ADDR_P" acronym="EDP_CORE_SPDIF_CH1_CS_9564_ADDR_P" offset="0x30058" width="32" description="SPDIF channel 1 status [95:64]">
    <bitfield id="SPDIF_CH1_ST_STTS_BITS9564" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 1 Status bits[95:64]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH1_CS_12796_ADDR_P" acronym="EDP_CORE_SPDIF_CH1_CS_12796_ADDR_P" offset="0x3005C" width="32" description="SPDIF channel 1 status [127:96]">
    <bitfield id="SPDIF_CH1_ST_STTS_BITS12796" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 1 Status bits[127:96]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH1_CS_159128_ADDR_P" acronym="EDP_CORE_SPDIF_CH1_CS_159128_ADDR_P" offset="0x30060" width="32" description="SPDIF channel 1 status [159:128]">
    <bitfield id="SPDIF_CH1_ST_STTS_BITS159128" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 1 Status bits[159:128]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH1_CS_191160_ADDR_P" acronym="EDP_CORE_SPDIF_CH1_CS_191160_ADDR_P" offset="0x30064" width="32" description="SPDIF channel 1 status [191:160]">
    <bitfield id="SPDIF_CH1_ST_STTS_BITS191160" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 1 Status bits[191:160]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH2_CS_3100_ADDR_P" acronym="EDP_CORE_SPDIF_CH2_CS_3100_ADDR_P" offset="0x30068" width="32" description="SPDIF channel 2 status [31:00]">
    <bitfield id="SPDIF_CH2_ST_STTS_BITS3100" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 2 Status bits[31:0]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH2_CS_6332_ADDR_P" acronym="EDP_CORE_SPDIF_CH2_CS_6332_ADDR_P" offset="0x3006C" width="32" description="SPDIF channel 2 status [63:32]">
    <bitfield id="SPDIF_CH2_ST_STTS_BITS6332" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 2 Status bits[63:32]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH2_CS_9564_ADDR_P" acronym="EDP_CORE_SPDIF_CH2_CS_9564_ADDR_P" offset="0x30070" width="32" description="SPDIF channel 2 status [95:64]">
    <bitfield id="SPDIF_CH2_ST_STTS_BITS9564" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 2 Status bits[95:64]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH2_CS_12796_ADDR_P" acronym="EDP_CORE_SPDIF_CH2_CS_12796_ADDR_P" offset="0x30074" width="32" description="SPDIF channel 2 status [127:96]">
    <bitfield id="SPDIF_CH2_ST_STTS_BITS12796" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 2 Status bits[127:96]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH2_CS_159128_ADDR_P" acronym="EDP_CORE_SPDIF_CH2_CS_159128_ADDR_P" offset="0x30078" width="32" description="SPDIF channel 2 status [159:128]">
    <bitfield id="SPDIF_CH2_ST_STTS_BITS159128" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 2 Status bits[159:128]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SPDIF_CH2_CS_191160_ADDR_P" acronym="EDP_CORE_SPDIF_CH2_CS_191160_ADDR_P" offset="0x3007C" width="32" description="SPDIF channel 2 status [191:160]">
    <bitfield id="SPDIF_CH2_ST_STTS_BITS191160" width="32" begin="31" end="0" resetval="0x0" description="SPDIF Channel 2 Status bits[191:160]" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SMPL2PKT_CNTL_P" acronym="EDP_CORE_SMPL2PKT_CNTL_P" offset="0x30080" width="32" description="Sample 2 Packets Control Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SMPL2PKT_EN" width="1" begin="1" end="1" resetval="0x0" description="When high Sample to Packets Block starts." range="" rwaccess="RW"/>
    <bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description="Software reset." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SMPL2PKT_CNFG_P" acronym="EDP_CORE_SMPL2PKT_CNFG_P" offset="0x30084" width="32" description="Sample 2 Packets Config Register">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CFG_SAMPLE_PRESENT_FORCE" width="1" begin="20" end="20" resetval="0x0" description="Force sample present bits" range="" rwaccess="RW"/>
    <bitfield id="CFG_SAMPLE_PRESENT" width="4" begin="19" end="16" resetval="0x0" description="Sample present bits if force them is active" range="" rwaccess="RW"/>
    <bitfield id="CFG_EN_AUTO_SUB_PCKT_NUM" width="1" begin="15" end="15" resetval="0x0" description="Enable automatics sub packet number." range="" rwaccess="RW"/>
    <bitfield id="CFG_BLOCK_LPCM_FIRST_PKT" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CFG_SUB_PCKT_NUM" width="3" begin="13" end="11" resetval="0x1" description="Number of sub-packets in HDMI audio" range="" rwaccess="RW"/>
    <bitfield id="AUDIO_TYPE" width="4" begin="10" end="7" resetval="0x0" description="Audio Type setting." range="" rwaccess="RW"/>
    <bitfield id="NUM_OF_I2S_PORTS" width="2" begin="6" end="5" resetval="0x0" description="Number ofactive I2S ports." range="" rwaccess="RW"/>
    <bitfield id="MAX_NUM_CH" width="5" begin="4" end="0" resetval="0x0" description="Number of channels to decode." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_FIFO_CNTL_P" acronym="EDP_CORE_FIFO_CNTL_P" offset="0x30088" width="32" description="FIFO control register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CFG_DIS_PORT3" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="FIFO_EMPTY_CALC" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="FIFO_DIR" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC_WR_TO_CH_ZERO" width="1" begin="1" end="1" resetval="0x0" description="When high the last channel index synchronizes the write addresses [to the next channel group]" range="" rwaccess="RW"/>
    <bitfield id="FIFO_SW_RST" width="1" begin="0" end="0" resetval="0x0" description="Resets Fifo's write and read pointers." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_FIFO_STTS_P" acronym="EDP_CORE_FIFO_STTS_P" offset="0x3008C" width="32" description="FIFO Status register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="UNDERRUN" width="1" begin="3" end="3" resetval="0x0" description="Indicates a FIFO underrun error has occured - FIFO read when it was empty." range="" rwaccess="R"/>
    <bitfield id="OVERRUN" width="1" begin="2" end="2" resetval="0x0" description="Indicates a FIFO overrun error has occured - FIFO written to when it was full." range="" rwaccess="R"/>
    <bitfield id="REMPTY" width="1" begin="1" end="1" resetval="0x0" description="Indicates FIFO Empty." range="" rwaccess="R"/>
    <bitfield id="WFULL" width="1" begin="0" end="0" resetval="0x0" description="Indicates FIFO Full." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SUB_PCKT_THRSH_P" acronym="EDP_CORE_SUB_PCKT_THRSH_P" offset="0x30090" width="32" description="SUB Packet Threshold register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CFG_MEM_FIFO_THRSH3" width="8" begin="23" end="16" resetval="0x30" description="If number of samples in MEM FIFO is below Threshold" range="" rwaccess="RW"/>
    <bitfield id="CFG_MEM_FIFO_THRSH2" width="8" begin="15" end="8" resetval="0x20" description="If number of samples in MEM FIFO is below Threshold" range="" rwaccess="RW"/>
    <bitfield id="CFG_MEM_FIFO_THRSH1" width="8" begin="7" end="0" resetval="0x10" description="If number of samples in MEM FIFO is below Threshold" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_WR_ADDR_P_j" acronym="EDP_CORE_SOURCE_PIF_WR_ADDR_P_j" offset="0x30800" width="32" description="4 MSB of the packet memory address in which the data is written. Offset = 00030800h + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="WR_ADDR" width="4" begin="3" end="0" resetval="0x0" description="4 MSB of the packet memory address in which the data is written." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_WR_REQ_P_j" acronym="EDP_CORE_SOURCE_PIF_WR_REQ_P_j" offset="0x30804" width="32" description="Write request bit for the host write transaction. Offset = 00030804h + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HOST_WR" width="1" begin="0" end="0" resetval="0x0" description="Write request bit for the host write transaction, active high." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_RD_ADDR_P_j" acronym="EDP_CORE_SOURCE_PIF_RD_ADDR_P_j" offset="0x30808" width="32" description="4 MSB of the packet memory address from which the data is read. Offset = 00030808h + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RD_ADDR" width="4" begin="3" end="0" resetval="0x0" description="4 MSB of the packet memory address from which the data is read." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_RD_REQ_P_j" acronym="EDP_CORE_SOURCE_PIF_RD_REQ_P_j" offset="0x3080C" width="32" description="Read request bit for the host read transaction. Offset = 0003080Ch + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="HOST_RD" width="1" begin="0" end="0" resetval="0x0" description="Read request bit for the host read transaction, active high." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_DATA_WR_P_j" acronym="EDP_CORE_SOURCE_PIF_DATA_WR_P_j" offset="0x30810" width="32" description="The 32 bits of the data to be written to the packet memory. Offset = 00030810h + (j * 40h); where j = 0h to 3h">
    <bitfield id="DATA_WR" width="32" begin="31" end="0" resetval="0x0" description="The 32 bits of the data to be written to the packet memory." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_DATA_RD_P_j" acronym="EDP_CORE_SOURCE_PIF_DATA_RD_P_j" offset="0x30814" width="32" description="The 32 bits of the data to be read from the packet memory. Offset = 00030814h + (j * 40h); where j = 0h to 3h">
    <bitfield id="FIFO2_DATA_OUT" width="32" begin="31" end="0" resetval="0x0" description="The 32 bits of the data to be read from the packet memory." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_FIFO1_FLUSH_P_j" acronym="EDP_CORE_SOURCE_PIF_FIFO1_FLUSH_P_j" offset="0x30818" width="32" description="Fifo1 flush Offset = 00030818h + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FIFO1_FLUSH" width="1" begin="0" end="0" resetval="0x0" description="Fifo1 flush bit, active high." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_FIFO2_FLUSH_P_j" acronym="EDP_CORE_SOURCE_PIF_FIFO2_FLUSH_P_j" offset="0x3081C" width="32" description="Fifo2 flush Offset = 0003081Ch + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FIFO2_FLUSH" width="1" begin="0" end="0" resetval="0x0" description="Fifo2 flush bit, active high." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_STATUS_P_j" acronym="EDP_CORE_SOURCE_PIF_STATUS_P_j" offset="0x30820" width="32" description="Status bits for the PIF module Offset = 00030820h + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FIFO2_EMPTY" width="1" begin="4" end="4" resetval="0x1" description="Fifo2 empty indication, when high indicates that FIFO2 is empty" range="" rwaccess="R"/>
    <bitfield id="FIFO1_FULL" width="1" begin="3" end="3" resetval="0x0" description="Fifo1 full indication, when high indicates that FIFO1 is full" range="" rwaccess="R"/>
    <bitfield id="SOURCE_PKT_MEM_CTRL_FSM_STATE" width="3" begin="2" end="0" resetval="0x0" description="State of the FSM that controls packet memory transactions." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_INTERRUPT_SOURCE_P_J" acronym="EDP_CORE_SOURCE_PIF_INTERRUPT_SOURCE_P_J" offset="0x30824" width="32" description="Interrupt sources of the PIF module, active high. Automatically cleared on read. If any of this interrupt is enabled and triggered bit apb_pif_intr_status in APB_INT_STATUS register is set. Offset = 00030824h + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="PPS_SENT" width="1" begin="10" end="10" resetval="0x0" description="PPS sent to framer indication." range="" rwaccess="R"/>
    <bitfield id="FIFO2_UNDERFLOW" width="1" begin="9" end="9" resetval="0x0" description="Fifo2 underflow indication." range="" rwaccess="R"/>
    <bitfield id="FIFO2_OVERFLOW" width="1" begin="8" end="8" resetval="0x0" description="Fifo2 overflow indication." range="" rwaccess="R"/>
    <bitfield id="FIFO1_UNDERFLOW" width="1" begin="7" end="7" resetval="0x0" description="Fifo1 underflow indication." range="" rwaccess="R"/>
    <bitfield id="FIFO1_OVERFLOW" width="1" begin="6" end="6" resetval="0x0" description="Fifo1 overflow indication." range="" rwaccess="R"/>
    <bitfield id="ALLOC_WR_ERROR" width="1" begin="5" end="5" resetval="0x0" description="Error happened, invalid write to the allocation table." range="" rwaccess="R"/>
    <bitfield id="ALLOC_WR_DONE" width="1" begin="4" end="4" resetval="0x0" description="Successful write to the allocation table." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="NONVALID_TYPE_REQUESTED_INT" width="1" begin="2" end="2" resetval="0x0" description="Indication that nonvalid type of packet is requested by the packet interface." range="" rwaccess="R"/>
    <bitfield id="HOST_RD_DONE_INT" width="1" begin="1" end="1" resetval="0x0" description="Indication that the host read transaction finished." range="" rwaccess="R"/>
    <bitfield id="HOST_WR_DONE_INT" width="1" begin="0" end="0" resetval="0x0" description="Indication that the host write transaction finished." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_INTERRUPT_MASK_P_J" acronym="EDP_CORE_SOURCE_PIF_INTERRUPT_MASK_P_J" offset="0x30828" width="32" description="Masks for the interrupt sources in the SOURCE_PIF_INTERRUPT_SOURCE register, when set high, these bits disable the corresponding interrupts Offset = 00030828h + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PPS_SENT_MASK" width="1" begin="10" end="10" resetval="0x0" description="Masks the pps_sent interrupt." range="" rwaccess="RW"/>
    <bitfield id="FIFO2_UNDERFLOW_MASK" width="1" begin="9" end="9" resetval="0x0" description="Masks the fifo2_underflow interrupt." range="" rwaccess="RW"/>
    <bitfield id="FIFO2_OVERFLOW_MASK" width="1" begin="8" end="8" resetval="0x0" description="Masks the fifo2_overflow interrupt." range="" rwaccess="RW"/>
    <bitfield id="FIFO1_UNDERFLOW_MASK" width="1" begin="7" end="7" resetval="0x0" description="Masks the fifo1_underflow interrupt." range="" rwaccess="RW"/>
    <bitfield id="FIFO1_OVERFLOW_MASK" width="1" begin="6" end="6" resetval="0x0" description="Masks the fifo1_overflow interrupt." range="" rwaccess="RW"/>
    <bitfield id="ALLOC_WR_ERROR_MASK" width="1" begin="5" end="5" resetval="0x0" description="Masks the alloc_wr_error interrupt." range="" rwaccess="RW"/>
    <bitfield id="ALLOC_WR_DONE_MASK" width="1" begin="4" end="4" resetval="0x0" description="Masks the alloc_wr_done interrupt." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="NONVALID_TYPE_REQUESTED_INT_MASK" width="1" begin="2" end="2" resetval="0x0" description="Masks the nonvalid_type_requested_int interrupt." range="" rwaccess="RW"/>
    <bitfield id="HOST_RD_DONE_INT_MASK" width="1" begin="1" end="1" resetval="0x0" description="Masks the host_rd_done_int interrupt." range="" rwaccess="RW"/>
    <bitfield id="HOST_WR_DONE_INT_MASK" width="1" begin="0" end="0" resetval="0x0" description="Masks the host_wr_done_int interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_PKT_ALLOC_REG_P_j" acronym="EDP_CORE_SOURCE_PIF_PKT_ALLOC_REG_P_j" offset="0x3082C" width="32" description="Packet configuration to be stored in the allocation table Offset = 0003082Ch + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ACTIVE_IDLE_TYPE" width="1" begin="17" end="17" resetval="0x0" description="Indicates in which mode the SDP will be sent." range="" rwaccess="RW"/>
    <bitfield id="TYPE_VALID" width="1" begin="16" end="16" resetval="0x0" description="1 for valid, 0 for nonvalid" range="" rwaccess="RW"/>
    <bitfield id="PACKET_TYPE" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PKT_ALLOC_ADDRESS" width="4" begin="3" end="0" resetval="0x0" description="Address of the register in the source allocation table" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_PKT_ALLOC_WR_EN_P_j" acronym="EDP_CORE_SOURCE_PIF_PKT_ALLOC_WR_EN_P_j" offset="0x30830" width="32" description="Enable bit for writing to the allocation table Offset = 00030830h + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PKT_ALLOC_WR_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable bit for writing to the allocation table, active high" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_SW_RESET_P_j" acronym="EDP_CORE_SOURCE_PIF_SW_RESET_P_j" offset="0x30834" width="32" description="Software reset. Offset = 00030834h + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description="Software reset, active high." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_PPS_HEADER_P_j" acronym="EDP_CORE_SOURCE_PIF_PPS_HEADER_P_j" offset="0x30838" width="32" description="PPS header Offset = 00030838h + (j * 40h); where j = 0h to 3h">
    <bitfield id="PPS_HEADER" width="32" begin="31" end="0" resetval="0x0" description="value of the PPS header as per DPv1.4" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_SOURCE_PIF_PPS_P_j" acronym="EDP_CORE_SOURCE_PIF_PPS_P_j" offset="0x3083C" width="32" description="PPS SDP indication Offset = 0003083Ch + (j * 40h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PPS" width="1" begin="0" end="0" resetval="0x0" description="PPS SDP indication, active high." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AUX_CONFIG_P" acronym="EDP_CORE_AUX_CONFIG_P" offset="0x30A00" width="32" description="AUX Configuration Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="TERM_SEG_EN" width="5" begin="28" end="24" resetval="0xD" description="Enables output resistor segments for termination impedance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="TX_CURR_CTRL" width="5" begin="20" end="16" resetval="0xE" description="TX current for output diff pair." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="TX_SLEW_RATE" width="2" begin="14" end="13" resetval="0x0" description="TX slew rate adjust." range="" rwaccess="RW"/>
    <bitfield id="TX_REDUCED_SWING" width="1" begin="12" end="12" resetval="0x0" description="Control for lowering AUX transmitter swing level." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RX_HYST_LVL" width="3" begin="10" end="8" resetval="0x3" description="Hysteresis control for AUX receiver front end." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RX_DEGLITCH_FILTER" width="2" begin="5" end="4" resetval="0x3" description="Suppresses high-frequency pulses on AUX receiver output." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RX_OFFSET_DIS" width="1" begin="2" end="2" resetval="0x0" description="Disables internal receiver cmn mode offset." range="" rwaccess="RW"/>
    <bitfield id="BANDGAP_ADJUST" width="2" begin="1" end="0" resetval="0x1" description="Bandgap startup circuit adjust." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AUX_CTRL_P" acronym="EDP_CORE_AUX_CTRL_P" offset="0x30A04" width="32" description="AUX Control Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DECAP_EN" width="1" begin="1" end="1" resetval="0x0" description="Decap enable." range="" rwaccess="RW"/>
    <bitfield id="BANDGAP_EN" width="1" begin="0" end="0" resetval="0x0" description="Bandgap enable." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AUX_ATBSEL_P" acronym="EDP_CORE_AUX_ATBSEL_P" offset="0x30A08" width="32" description="AUX_ATBSEL">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUXIP_ATBSEL_ONEHOT" width="8" begin="7" end="0" resetval="0x0" description="auxip_atbsel_onehot" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AUX_TESTMODE_CTL_P" acronym="EDP_CORE_AUX_TESTMODE_CTL_P" offset="0x30A0C" width="32" description="AUX IP test control register.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DECAP_EN_DEL" width="1" begin="4" end="4" resetval="0x0" description="decap_en_del test value." range="" rwaccess="RW"/>
    <bitfield id="AUX_DATA_IN" width="1" begin="3" end="3" resetval="0x0" description="aux_data_in test value." range="" rwaccess="RW"/>
    <bitfield id="TX_EN_CTRL" width="1" begin="2" end="2" resetval="0x0" description="tx_en test value." range="" rwaccess="RW"/>
    <bitfield id="RX_EN_CTRL" width="1" begin="1" end="1" resetval="0x0" description="rx_en test value." range="" rwaccess="RW"/>
    <bitfield id="AUX_TESTMODE_EN" width="1" begin="0" end="0" resetval="0x0" description="AUX test enable." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_AUX_TESTMODE_ST_P" acronym="EDP_CORE_AUX_TESTMODE_ST_P" offset="0x30A10" width="32" description="AUX IP interface status.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUX_DATA_OUT" width="1" begin="1" end="1" resetval="0x0" description="Raw status of aux_data_out output from AUX IP" range="" rwaccess="R"/>
    <bitfield id="HPD_DATA_OUT" width="1" begin="0" end="0" resetval="0x0" description="Raw status of HPD output from AUX IP" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_PHY_RESET_P" acronym="EDP_CORE_PHY_RESET_P" offset="0x30A20" width="32" description="PHY Reset Control Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PHY_RESET" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_TX_ELEC_IDLE_LN_3" width="1" begin="7" end="7" resetval="0x0" description="PMA Tx electrical idle for line 3." range="" rwaccess="RW"/>
    <bitfield id="PMA_TX_ELEC_IDLE_LN_2" width="1" begin="6" end="6" resetval="0x0" description="PMA Tx electrical idle for line 2." range="" rwaccess="RW"/>
    <bitfield id="PMA_TX_ELEC_IDLE_LN_1" width="1" begin="5" end="5" resetval="0x0" description="PMA Tx electrical idle for line 1." range="" rwaccess="RW"/>
    <bitfield id="PMA_TX_ELEC_IDLE_LN_0" width="1" begin="4" end="4" resetval="0x0" description="PMA Tx electrical idle for line 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_L03_RESET_N" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_L02_RESET_N" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_L01_RESET_N" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_L00_RESET_N" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_PMA_PLLCLK_EN_P" acronym="EDP_CORE_PMA_PLLCLK_EN_P" offset="0x30A24" width="32" description="PHY Link PLL Clock Enable Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_PLLCLK_EN_LN_3" width="1" begin="3" end="3" resetval="0x0" description="Link PLL clock enable used to cleanly turn off the data rate clock in the PMA for line 3," range="" rwaccess="RW"/>
    <bitfield id="PMA_XCVR_PLLCLK_EN_LN_2" width="1" begin="2" end="2" resetval="0x0" description="Link PLL clock enable used to cleanly turn off the data rate clock in the PMA for line 2," range="" rwaccess="RW"/>
    <bitfield id="PMA_XCVR_PLLCLK_EN_LN_1" width="1" begin="1" end="1" resetval="0x0" description="Link PLL clock enable used to cleanly turn off the data rate clock in the PMA for line 1," range="" rwaccess="RW"/>
    <bitfield id="PMA_XCVR_PLLCLK_EN_LN_0" width="1" begin="0" end="0" resetval="0x0" description="Link PLL clock enable used to cleanly turn off the data rate clock in the PMA for line 0," range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_PMA_PLLCLK_EN_ACK_P" acronym="EDP_CORE_PMA_PLLCLK_EN_ACK_P" offset="0x30A28" width="32" description="PHY Link PLL Clock Status Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_PLLCLK_EN_ACK_LN_3" width="1" begin="3" end="3" resetval="0x0" description="Link PLL clock enable acknowledgement, indicates whether the data rate clock in the PMA for line 3 is running." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_PLLCLK_EN_ACK_LN_2" width="1" begin="2" end="2" resetval="0x0" description="Link PLL clock enable acknowledgement, indicates whether the data rate clock in the PMA for line 2 is running." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_PLLCLK_EN_ACK_LN_1" width="1" begin="1" end="1" resetval="0x0" description="Link PLL clock enable acknowledgement, indicates whether the data rate clock in the PMA for line 1 is running." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_PLLCLK_EN_ACK_LN_0" width="1" begin="0" end="0" resetval="0x0" description="Link PLL clock enable acknowledgement, indicates whether the data rate clock in the PMA for line 0 is running." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_PMA_POWER_STATE_REQ_P" acronym="EDP_CORE_PMA_POWER_STATE_REQ_P" offset="0x30A2C" width="32" description="PHY Link Power State Request Register. Please refer to PHY Specification for detailed power state values">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_POWER_STATE_REQ_LN_3" width="6" begin="29" end="24" resetval="0x0" description="Change the link power state." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_POWER_STATE_REQ_LN_2" width="6" begin="21" end="16" resetval="0x0" description="Change the link power state." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_POWER_STATE_REQ_LN_1" width="6" begin="13" end="8" resetval="0x0" description="Change the link power state." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_POWER_STATE_REQ_LN_0" width="6" begin="5" end="0" resetval="0x0" description="Change the link power state." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_PMA_POWER_STATE_ACK_P" acronym="EDP_CORE_PMA_POWER_STATE_ACK_P" offset="0x30A30" width="32" description="PHY Link Power State Status Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_POWER_STATE_ACK_LN_3" width="6" begin="29" end="24" resetval="0x0" description="Link power state acknowledgement, this signal provides indication that a power state change request has completed." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_POWER_STATE_ACK_LN_2" width="6" begin="21" end="16" resetval="0x0" description="Link power state acknowledgement, this signal provides indication that a power state change request has completed." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_POWER_STATE_ACK_LN_1" width="6" begin="13" end="8" resetval="0x0" description="Link power state acknowledgement, this signal provides indication that a power state change request has completed." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_XCVR_POWER_STATE_ACK_LN_0" width="6" begin="5" end="0" resetval="0x0" description="Link power state acknowledgement, this signal provides indication that a power state change request has completed." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_PMA_CMN_READY_P" acronym="EDP_CORE_PMA_CMN_READY_P" offset="0x30A34" width="32" description="PMA Operation Status Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_CMN_READY" width="1" begin="0" end="0" resetval="0x0" description="PMA common ready," range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_PMA_TX_VMARGIN_P" acronym="EDP_CORE_PMA_TX_VMARGIN_P" offset="0x30A38" width="32" description="PMA Tx Voltage Margin Control Register. Please refer to PHY Specification for Voltage Margin settings.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_TX_VMARGIN_LN_3" width="2" begin="25" end="24" resetval="0x0" description="Drives PMA input tx_vmargin_ln_3 for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_TX_VMARGIN_LN_2" width="2" begin="17" end="16" resetval="0x0" description="Drives PMA input tx_vmargin_ln_2 for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_TX_VMARGIN_LN_1" width="2" begin="9" end="8" resetval="0x0" description="Drives PMA input tx_vmargin_ln_1 for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_TX_VMARGIN_LN_0" width="2" begin="1" end="0" resetval="0x0" description="Drives PMA input tx_vmargin_ln_0 for the associated lane." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_PMA_TX_DEEMPH_P" acronym="EDP_CORE_PMA_TX_DEEMPH_P" offset="0x30A3C" width="32" description="PMA Tx Deemphasis Level Control Register. Please refer to PHY Specification for Deemphasis Level settings.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_TX_DEEMPHASIS_LN_3" width="2" begin="25" end="24" resetval="0x0" description="Drives PMA input tx_deemphasis_ln_3 for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_TX_DEEMPHASIS_LN_2" width="2" begin="17" end="16" resetval="0x0" description="Drives PMA input tx_deemphasis_ln_2 for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_TX_DEEMPHASIS_LN_1" width="2" begin="9" end="8" resetval="0x0" description="Drives PMA input tx_deemphasis_ln_1 for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PMA_TX_DEEMPHASIS_LN_0" width="2" begin="1" end="0" resetval="0x0" description="Drives PMA input tx_deemphasis_ln_0 for the associated lane." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_IPS_CTRL" acronym="EDP_CORE_ASF_IPS_CTRL" offset="0x30A60" width="32" description="ASF control register, imlemented only when ASF support is enabled in IP configuration">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IF_ADDR_PARCHECK_EN" width="1" begin="0" end="0" resetval="0x1" description="When set, enables parity check at APB/SAPB address bus." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_INT_STATUS" acronym="EDP_CORE_ASF_INT_STATUS" offset="0x30B00" width="32" description="ASF Interrupt Status Register. This register indicates the source of ASF interrupts. The corresponding bit in the mask register must be clear for a bit to be set. If any bit is set in this register the asf_fatal or asf_nonfatal signal will be asserted. Writing to either raw or masked status registers, clear both registers. For test purposes, trigger signal interrupt event by writing to the ASF interrupt status test register.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x0" description="Integrity error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x0" description="Protocol error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x0" description="Transaction timeouts error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Configuration and status registers error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_DAP_ERR" width="1" begin="2" end="2" resetval="0x0" description="Data and address paths parity error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="SRAM uncorrectable error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="SRAM correctable error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_INT_RAW_STATUS" acronym="EDP_CORE_ASF_INT_RAW_STATUS" offset="0x30B04" width="32" description="ASF Interrupt Raw Status Register. A bit set in this raw register indicates a source of ASF fault in the corresponding feature. Writing to either raw or masked status registers, clear both registers. For test purposes, trigger signal interrupt event by writing to the ASF interrupt status test register.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x0" description="Integrity error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x0" description="Protocol error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x0" description="Transaction timeouts error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Configuration and status registers error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_DAP_ERR" width="1" begin="2" end="2" resetval="0x0" description="Data and address paths parity error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="SRAM uncorrectable error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="SRAM correctable error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_INT_MASK" acronym="EDP_CORE_ASF_INT_MASK" offset="0x30B08" width="32" description="The ASF interrupt mask register indicating which interrupt bits in the ASF interrupt status register are masked. All bits are set at reset. Clear the individual bit to enable the corresponding interrupt.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_INTEGRITY_ERR_MASK" width="1" begin="6" end="6" resetval="0x1" description="Mask bit for Integrity error interrupt, 0 is active, 1 is not active." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_ERR_MASK" width="1" begin="5" end="5" resetval="0x1" description="Mask bit for Protocol error interrupt, 0 is active, 1 is not active.Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_ERR_MASK" width="1" begin="4" end="4" resetval="0x1" description="Mask bit for Transaction timeouts error interrupt, 0 is active, 1 is not active." range="" rwaccess="RW"/>
    <bitfield id="ASF_CSR_ERR_MASK" width="1" begin="3" end="3" resetval="0x1" description="Mask bit for Configuration and status registers error interrupt, 0 is active, 1 is not active." range="" rwaccess="RW"/>
    <bitfield id="ASF_DAP_ERR_MASK" width="1" begin="2" end="2" resetval="0x1" description="Mask bit for Data and address paths parity error interrupt, 0 is active, 1 is not active." range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR_MASK" width="1" begin="1" end="1" resetval="0x1" description="Mask bit for SRAM uncorrectable error interrupt, 0 is active, 1 is not active." range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_CORR_ERR_MASK" width="1" begin="0" end="0" resetval="0x1" description="Mask bit for SRAM correctable error interrupt, 0 is active, 1 is not active." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_INT_TEST" acronym="EDP_CORE_ASF_INT_TEST" offset="0x30B0C" width="32" description="The ASF interrupt test register emulate hardware even. Write one to individual bit to trigger single event in (masked and raw) status registers according to mask and will generate interrupt accordingly.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_INTEGRITY_ERR_TEST" width="1" begin="6" end="6" resetval="0x0" description="Test bit for Integrity error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_ERR_TEST" width="1" begin="5" end="5" resetval="0x0" description="Test bit for Protocol error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_ERR_TEST" width="1" begin="4" end="4" resetval="0x0" description="Test bit for Transaction timeouts error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_CSR_ERR_TEST" width="1" begin="3" end="3" resetval="0x0" description="Test bit for Configuration and status registers error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_DAP_ERR_TEST" width="1" begin="2" end="2" resetval="0x0" description="Test bit for Data and address paths parity error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR_TEST" width="1" begin="1" end="1" resetval="0x0" description="Test bit for SRAM uncorrectable error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_CORR_ERR_TEST" width="1" begin="0" end="0" resetval="0x0" description="Test bit for SRAM correctable error interrupt,1 is active, 0 is not active" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_FATAL_NONFATAL_SELECT" acronym="EDP_CORE_ASF_FATAL_NONFATAL_SELECT" offset="0x30B10" width="32" description="The fatal or non-fatal interrupt register selects whether a fatal (asf_int_fatal) or non-fatal (asf_int_nonfatal) interrupt is triggered. If the bit of the event will be set to one then fatal interrupt (asf_int_fatal) will be triggered. Otherwise the non-fatal interrupt (asf_int_nonfatal) will be triggered.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x1" description="Enable Integrity error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal" range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x1" description="Enable Protocol error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x1" description="Enable Transaction timeouts error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal" range="" rwaccess="RW"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="3" end="3" resetval="0x1" description="Enable Configuration and status registers error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal" range="" rwaccess="RW"/>
    <bitfield id="ASF_DAP_ERR" width="1" begin="2" end="2" resetval="0x1" description="Enable Data and address paths parity error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal" range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x1" description="Enable SRAM uncorrectable error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal" range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x1" description="Enable SRAM correctable error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_SRAM_CORR_FAULT_STATUS" acronym="EDP_CORE_ASF_SRAM_CORR_FAULT_STATUS" offset="0x30B20" width="32" description="Status register for SRAM correctable fault. These fields are updated whenever asf_sram_corr_fault input is active.">
    <bitfield id="ASF_SRAM_CORR_FAULT_INST" width="8" begin="31" end="24" resetval="0x0" description="Last SRAM instance that generated fault" range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_CORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="Last SRAM address that generated fault" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ASF_SRAM_UNCORR_FAULT_STATUS" acronym="EDP_CORE_ASF_SRAM_UNCORR_FAULT_STATUS" offset="0x30B24" width="32" description="Status register for SRAM uncorrectable fault. These fields are updated whenever asf_sram_uncorr_fault input is active.">
    <bitfield id="ASF_SRAM_UNCORR_FAULT_INST" width="8" begin="31" end="24" resetval="0x0" description="Last SRAM instance that generated fault" range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_UNCORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="Last SRAM address that generated fault" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ASF_SRAM_FAULT_STATUS" acronym="EDP_CORE_ASF_SRAM_FAULT_STATUS" offset="0x30B28" width="32" description="Statistics register for SRAM faults. Note that this register clears when software writes to any field.">
    <bitfield id="ASF_SRAM_FAULT_UNCORR_STATS" width="16" begin="31" end="16" resetval="0x0" description="Count of number of uncorrectable errors if implemented." range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_FAULT_CORR_STATS" width="16" begin="15" end="0" resetval="0x0" description="Count of number of correctable errors if implemented." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_TRANS_TO_CTRL" acronym="EDP_CORE_ASF_TRANS_TO_CTRL" offset="0x30B30" width="32" description="Control register to configure the ASF transaction timeout monitors.">
    <bitfield id="ASF_TRANS_TO_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable transaction timeout monitoring,1 is active,0 is not active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_TRANS_TO_CTRL" width="16" begin="15" end="0" resetval="0x0" description="Timer value to use for transaction timeout monitor" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_TRANS_TO_FAULT_MASK" acronym="EDP_CORE_ASF_TRANS_TO_FAULT_MASK" offset="0x30B34" width="32" description="Control register to mask out ASF transaction timeout faults from triggering interrupts. On reset, all bits are set to mask out all sources. Clear the corresponding bit to enable the interrupt source. The width of this field is parameterisable and the bit definitions are implementation specific.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_TRANS_TO_FAULT_2_MASK" width="1" begin="2" end="2" resetval="0x1" description="Mask bit for SAPB interface for transaction timeout fault,0 is active, 1 is not active.Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_FAULT_1_MASK" width="1" begin="1" end="1" resetval="0x1" description="Mask bit for APB interface for transaction timeout fault,0 is active, 1 is not active.Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_FAULT_0_MASK" width="1" begin="0" end="0" resetval="0x1" description="Mask bit for Xtensa watchdog error for transaction timeout fault,0 is active, 1 is not active.Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_TRANS_TO_FAULT_STATUS" acronym="EDP_CORE_ASF_TRANS_TO_FAULT_STATUS" offset="0x30B38" width="32" description="Status register for transaction timeouts fault. If a fault occurs the revelant status bit will be set to 1. Each bit can be cleared by software writing 1 to each bit.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_TRANS_TO_FAULT_2_STATUS" width="1" begin="2" end="2" resetval="0x0" description="Status bits for SAPB interface for transaction timeout fault,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_FAULT_1_STATUS" width="1" begin="1" end="1" resetval="0x0" description="Status bits for APB interface for transaction timeout fault,1 is active, 0 is not active" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_FAULT_0_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Status bits for Xtensa watchdog error for transaction timeout fault,1 is active, 0 is not active" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_PROTOCOL_FAULT_MASK" acronym="EDP_CORE_ASF_PROTOCOL_FAULT_MASK" offset="0x30B40" width="32" description="Control register to mask out ASF Protocol faults from triggering interrupts. On reset, all bits are set to mask out all sources. Clear the corresponding bit to enable the interrupt source. The width of this field is parameterisable and the bit definitions are implementation specific.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_PROTOCOL_FAULT_3_MASK" width="1" begin="3" end="3" resetval="0x1" description="Mask bit for FEC FSM fault." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_2_MASK" width="1" begin="2" end="2" resetval="0x1" description="Mask bit for 8b10b Encoding fault from FEC module." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_1_MASK" width="1" begin="1" end="1" resetval="0x1" description="Mask bit for Party Encoding fault from FEC module." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_0_MASK" width="1" begin="0" end="0" resetval="0x1" description="Mask bit for Parity Generation fault from FEC module." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ASF_PROTOCOL_FAULT_STATUS" acronym="EDP_CORE_ASF_PROTOCOL_FAULT_STATUS" offset="0x30B44" width="32" description="Status register for protocol faults. If a fault occurs the revelant status bit will be set to 1. Each bit can be cleared by software writing 1 to each bit">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_PROTOCOL_FAULT_3_STATUS" width="1" begin="3" end="3" resetval="0x0" description="FEC symbol injection fault." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_2_STATUS" width="1" begin="2" end="2" resetval="0x0" description="8b10b Encoding fault in FEC module." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_1_STATUS" width="1" begin="1" end="1" resetval="0x0" description="Party Encoding fault in FEC module." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_0_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Parity Generation fault in FEC module." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_COM_MAIN_CONF_P" acronym="EDP_CORE_COM_MAIN_CONF_P" offset="0x30C00" width="32" description="Encoder common configuration values">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AUTO_REGS_DB_UPDATE" width="1" begin="6" end="6" resetval="0x0" description="Active-High to enable auto update double buffer regs on vsync falling edge." range="" rwaccess="RW"/>
    <bitfield id="MULTIPLEX_MODE_EOC_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="When split_panel and multiplex_mode are set, indicates that multiplexer output separated chunks [inserts zeros on partial words at each end of chunk] and signal end of chunks." range="" rwaccess="RW"/>
    <bitfield id="INPUT_MODE" width="1" begin="4" end="4" resetval="0x0" description="Video input interface mode:" range="" rwaccess="RW"/>
    <bitfield id="REGS_DE_RASTER_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Indicates if the De-Rasterization Buffer is used or bypassed: '1' Active '0' Bypassed" range="" rwaccess="RW"/>
    <bitfield id="REGS_MULTIPLEX_SEL_OUT" width="1" begin="2" end="2" resetval="0x0" description="When split_panel and multiplex_mode are set, indicates to which output the multiplexed stream is sent: '0': enc0_data_out '1': enc1_data_out" range="" rwaccess="RW"/>
    <bitfield id="REGS_MULTIPLEX_MODE" width="1" begin="1" end="1" resetval="0x0" description="Active-High, indicates that both encoders are used to produce a multiplex stream on a single Transport link." range="" rwaccess="RW"/>
    <bitfield id="REGS_SPLIT_PANEL" width="1" begin="0" end="0" resetval="0x0" description="Active-High, indicates that both encoders are used in parallel for one video stream [L and R split]." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_MAIN_CONF_P" acronym="EDP_CORE_ENC0_MAIN_CONF_P" offset="0x30D20" width="32" description="Encoder Main Configuration values">
    <bitfield id="INITIAL_LINES" width="8" begin="31" end="24" resetval="0xF" description="Number of lines to wait before initiating transport in Command Mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ICH_RST_EOL" width="1" begin="20" end="20" resetval="0x0" description="Forces the ICH to reset at EOL [when not in split mode]." range="" rwaccess="RW"/>
    <bitfield id="VIDEO_MODE" width="1" begin="19" end="19" resetval="0x0" description="MIPI Video/Command mode: '0' Command mode '1' Video mode" range="" rwaccess="RW"/>
    <bitfield id="BLOCK_PRED_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Active-High input Block Prediction Enable" range="" rwaccess="RW"/>
    <bitfield id="BITS_PER_PIXEL" width="10" begin="17" end="8" resetval="0x0" description="Target bits per pixel." range="" rwaccess="RW"/>
    <bitfield id="LINEBUF_DEPTH" width="4" begin="7" end="4" resetval="0x0" description="Depth of the line buffer used by the decoder [i.e., the number of bits stored for each component of the pixels on the previous line]" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_422" width="1" begin="3" end="3" resetval="0x0" description="Active-High input to indicate the data_in pixels are" range="" rwaccess="RW"/>
    <bitfield id="CONVERT_RGB" width="1" begin="2" end="2" resetval="0x1" description="Active-High input to indicate the data_in pixels are RGB." range="" rwaccess="RW"/>
    <bitfield id="INPUT_BPC" width="2" begin="1" end="0" resetval="0x0" description="Indicates the current input pixel stream bits per component:" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_PICTURE_SIZE_P" acronym="EDP_CORE_ENC0_PICTURE_SIZE_P" offset="0x30D24" width="32" description="Encoder Picture configuration">
    <bitfield id="PICTURE_HEIGHT" width="16" begin="31" end="16" resetval="0x0" description="Picture height" range="" rwaccess="RW"/>
    <bitfield id="PICTURE_WIDTH" width="16" begin="15" end="0" resetval="0x0" description="Picture width" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_SLICE_SIZE_P" acronym="EDP_CORE_ENC0_SLICE_SIZE_P" offset="0x30D28" width="32" description="Encoder Slice(s) configuration">
    <bitfield id="SLICE_HEIGHT" width="16" begin="31" end="16" resetval="0x0" description="Slice height" range="" rwaccess="RW"/>
    <bitfield id="SLICE_WIDTH" width="16" begin="15" end="0" resetval="0x0" description="Slice width" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_MISC_SIZE_P" acronym="EDP_CORE_ENC0_MISC_SIZE_P" offset="0x30D2C" width="32" description="Encoder Group, Output Buffer(s), and Transport Chunk Size">
    <bitfield id="CHUNK_SIZE" width="16" begin="31" end="16" resetval="0x0" description="Chunk size in bytes" range="" rwaccess="RW"/>
    <bitfield id="OB_MAX_ADDR" width="14" begin="15" end="2" resetval="0x3FFF" description="Output Buffer[s] max pointer address[es]" range="" rwaccess="RW"/>
    <bitfield id="SLICE_LAST_GROUP_SIZE" width="2" begin="1" end="0" resetval="0x0" description="Size of last group of the slice line" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_HRD_DELAYS_P" acronym="EDP_CORE_ENC0_HRD_DELAYS_P" offset="0x30D30" width="32" description="Hypothetical Reference Decoder delays">
    <bitfield id="INITIAL_DEC_DELAY" width="16" begin="31" end="16" resetval="0x0" description="Initial Decoder delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INITIAL_XMIT_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Initial Decoder Transmit delay" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_SCALE_P" acronym="EDP_CORE_ENC0_RC_SCALE_P" offset="0x30D34" width="32" description="RC Calculate Buffer Fullness and Offset, Scale value">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INITIAL_SCALE_VALUE" width="6" begin="5" end="0" resetval="0x0" description="Three fractional bits" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_SCALE_INC_DEC_P" acronym="EDP_CORE_ENC0_RC_SCALE_INC_DEC_P" offset="0x30D38" width="32" description="RC Calculate Buffer Fullness and Offset, Increment and Decrement Scale values">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SCALE_DECREMENT_INTERVAL" width="12" begin="27" end="16" resetval="0x0" description="RC scale decrement value" range="" rwaccess="RW"/>
    <bitfield id="SCALE_INCREMENT_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="RC scale increment value" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_OFFSETS_1_P" acronym="EDP_CORE_ENC0_RC_OFFSETS_1_P" offset="0x30D3C" width="32" description="RC Calculate Buffer Fullness and Offset, Various Offset control values 1">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FIRST_LINE_BPG_OFFSET" width="5" begin="4" end="0" resetval="0x0" description="First Line" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_OFFSETS_2_P" acronym="EDP_CORE_ENC0_RC_OFFSETS_2_P" offset="0x30D40" width="32" description="RC Calculate Buffer Fullness and Offset, Various Offset control values 2">
    <bitfield id="SLICE_BPG_OFFSET" width="16" begin="31" end="16" resetval="0x0" description="Extra budget per group [11 fractional bits]" range="" rwaccess="RW"/>
    <bitfield id="NFL_BPG_OFFSET" width="16" begin="15" end="0" resetval="0x0" description="Non First Line [11 fractional bits]" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_OFFSETS_3_P" acronym="EDP_CORE_ENC0_RC_OFFSETS_3_P" offset="0x30D44" width="32" description="RC Calculate Buffer Fullness and Offset, Various Offset control values 3">
    <bitfield id="FINAL_OFFSET" width="16" begin="31" end="16" resetval="0x0" description="Final Offset" range="" rwaccess="RW"/>
    <bitfield id="INITIAL_OFFSET" width="16" begin="15" end="0" resetval="0x0" description="Initial Offset" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_FLATNESS_DETECTION_P" acronym="EDP_CORE_ENC0_FLATNESS_DETECTION_P" offset="0x30D48" width="32" description="Flatness Signaling QP Override thresholds">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FLATNESS_DET_THRESH" width="8" begin="17" end="10" resetval="0x0" description="Flatness Detection Threshold, as defined in PPS table of the DSC specification" range="" rwaccess="RW"/>
    <bitfield id="FLATNESS_MAX_QP" width="5" begin="9" end="5" resetval="0x0" description="Maximum threshold" range="" rwaccess="RW"/>
    <bitfield id="FLATNESS_MIN_QP" width="5" begin="4" end="0" resetval="0x0" description="Minimum threshold" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_MODEL_SIZE_P" acronym="EDP_CORE_ENC0_RC_MODEL_SIZE_P" offset="0x30D4C" width="32" description="RC Model Size">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RC_MODEL_SIZE" width="16" begin="15" end="0" resetval="0x0" description="RC Model Size" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_CONFIG_P" acronym="EDP_CORE_ENC0_RC_CONFIG_P" offset="0x30D50" width="32" description="RC Model Various Config">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RC_TGT_OFFSET_LO" width="4" begin="27" end="24" resetval="0x0" description="RC Target offset low" range="" rwaccess="RW"/>
    <bitfield id="RC_TGT_OFFSET_HI" width="4" begin="23" end="20" resetval="0x0" description="RC Target offset high" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RC_QUANT_INCR_LIMIT1" width="5" begin="17" end="13" resetval="0x0" description="RC quantization increment limit 1" range="" rwaccess="RW"/>
    <bitfield id="RC_QUANT_INCR_LIMIT0" width="5" begin="12" end="8" resetval="0x0" description="RC quantization increment limit 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="RC Edge factor [1 fractional bit]" range="" rwaccess="R"/>
    <bitfield id="RC_EDGE_FACTOR" width="4" begin="3" end="0" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_BUF_THRESH_0_P" acronym="EDP_CORE_ENC0_RC_BUF_THRESH_0_P" offset="0x30D54" width="32" description="RC Model Buffer Thresholds 0">
    <bitfield id="RC_BUF_THRESH_3" width="8" begin="31" end="24" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_2" width="8" begin="23" end="16" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_1" width="8" begin="15" end="8" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_0" width="8" begin="7" end="0" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_BUF_THRESH_1_P" acronym="EDP_CORE_ENC0_RC_BUF_THRESH_1_P" offset="0x30D58" width="32" description="RC Model Buffer Thresholds 1">
    <bitfield id="RC_BUF_THRESH_7" width="8" begin="31" end="24" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_6" width="8" begin="23" end="16" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_5" width="8" begin="15" end="8" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_4" width="8" begin="7" end="0" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_BUF_THRESH_2_P" acronym="EDP_CORE_ENC0_RC_BUF_THRESH_2_P" offset="0x30D5C" width="32" description="RC Model Buffer Thresholds 2">
    <bitfield id="RC_BUF_THRESH_11" width="8" begin="31" end="24" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_10" width="8" begin="23" end="16" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_9" width="8" begin="15" end="8" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_8" width="8" begin="7" end="0" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_BUF_THRESH_3_P" acronym="EDP_CORE_ENC0_RC_BUF_THRESH_3_P" offset="0x30D60" width="32" description="RC Model Buffer Thresholds 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RC_BUF_THRESH_13" width="8" begin="15" end="8" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_12" width="8" begin="7" end="0" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_MIN_QP_0_P" acronym="EDP_CORE_ENC0_RC_MIN_QP_0_P" offset="0x30D64" width="32" description="RC Min QP 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MIN_QP_4" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_3" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_2" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_1" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_0" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_MIN_QP_1_P" acronym="EDP_CORE_ENC0_RC_MIN_QP_1_P" offset="0x30D68" width="32" description="RC Min QP 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MIN_QP_9" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_8" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_7" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_6" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_5" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_MIN_QP_2_P" acronym="EDP_CORE_ENC0_RC_MIN_QP_2_P" offset="0x30D6C" width="32" description="RC Min QP 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MIN_QP_14" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_13" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_12" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_11" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_10" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_MAX_QP_0_P" acronym="EDP_CORE_ENC0_RC_MAX_QP_0_P" offset="0x30D70" width="32" description="RC Max QP 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MAX_QP_4" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_3" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_2" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_1" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_0" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_MAX_QP_1_P" acronym="EDP_CORE_ENC0_RC_MAX_QP_1_P" offset="0x30D74" width="32" description="RC Max QP 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MAX_QP_9" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_8" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_7" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_6" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_5" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_MAX_QP_2_P" acronym="EDP_CORE_ENC0_RC_MAX_QP_2_P" offset="0x30D78" width="32" description="RC Max QP 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MAX_QP_14" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_13" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_12" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_11" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_10" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_RANGE_BPG_OFFSETS_0_P" acronym="EDP_CORE_ENC0_RC_RANGE_BPG_OFFSETS_0_P" offset="0x30D7C" width="32" description="RC Range bpg Offsets 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_BPG_OFFSET_4" width="6" begin="29" end="24" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_3" width="6" begin="23" end="18" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_2" width="6" begin="17" end="12" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_1" width="6" begin="11" end="6" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_0" width="6" begin="5" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_RANGE_BPG_OFFSETS_1_P" acronym="EDP_CORE_ENC0_RC_RANGE_BPG_OFFSETS_1_P" offset="0x30D80" width="32" description="RC Range bpg Offsets 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_BPG_OFFSET_9" width="6" begin="29" end="24" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_8" width="6" begin="23" end="18" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_7" width="6" begin="17" end="12" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_6" width="6" begin="11" end="6" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_5" width="6" begin="5" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_RC_RANGE_BPG_OFFSETS_2_P" acronym="EDP_CORE_ENC0_RC_RANGE_BPG_OFFSETS_2_P" offset="0x30D84" width="32" description="RC Range bpg Offsets 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_BPG_OFFSET_14" width="6" begin="29" end="24" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_13" width="6" begin="23" end="18" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_12" width="6" begin="17" end="12" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_11" width="6" begin="11" end="6" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_10" width="6" begin="5" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_DPI_CTRL_OUT_DELAY_P" acronym="EDP_CORE_ENC0_DPI_CTRL_OUT_DELAY_P" offset="0x30D88" width="32" description="Delay applied to DPI input control signals to generate DPI output control signals">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DPI_CTRL_OUT_DELAY" width="16" begin="15" end="0" resetval="0x0" description="Delay in number of encx clock cycles." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_GENERAL_STATUS_P" acronym="EDP_CORE_ENC0_GENERAL_STATUS_P" offset="0x30DC0" width="32" description="General Encoder Status">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="6" end="6" resetval="0x0" description="Output buffer 1 [soft slice 1] is full.For Debug purposes only." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="5" end="5" resetval="0x0" description="Output buffer 0 [soft slice 0] is full.For Debug purposes only." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="4" end="4" resetval="0x1" description="Output buffer 1 [soft slice 1] is empty.For Debug purposes only." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="3" end="3" resetval="0x1" description="Output buffer 0 [soft slice 0] is empty.For Debug purposes only." range="" rwaccess="R"/>
    <bitfield id="FRAME_DONE" width="1" begin="2" end="2" resetval="0x0" description="Encoder finished a frame" range="" rwaccess="R"/>
    <bitfield id="FRAME_STARTED" width="1" begin="1" end="1" resetval="0x0" description="Encoder is currently processing a frame" range="" rwaccess="R"/>
    <bitfield id="CE" width="1" begin="0" end="0" resetval="0x0" description="Flow control internal clock enable status.For Debug purposes only." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC0_HSLICE_STATUS_P" acronym="EDP_CORE_ENC0_HSLICE_STATUS_P" offset="0x30DC4" width="32" description="Hard Slice Encoded Status">
    <bitfield id="SLICE_COUNT_ENCODED" width="16" begin="31" end="16" resetval="0x0" description="Actual slice number of current frame being processed at VLC encoder.Not re-synchronized in register clock domain." range="" rwaccess="R"/>
    <bitfield id="SLICE_LINE_COUNT_ENCODED" width="16" begin="15" end="0" resetval="0x0" description="Actual line number of current slice being processed at VLC encoder.Not re-synchronized in register clock domain." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC0_OUT_STATUS_P" acronym="EDP_CORE_ENC0_OUT_STATUS_P" offset="0x30DC8" width="32" description="Outputted Slice Status">
    <bitfield id="SLICE_COUNT_OUT" width="16" begin="31" end="16" resetval="0x0" description="Actual slice number of current frame being read at output interface.Not re-synchronized in register clock domain." range="" rwaccess="R"/>
    <bitfield id="SLICE_LINE_COUNT_OUT" width="16" begin="15" end="0" resetval="0x0" description="Actual line number of current slice being read at output interface.Not re-synchronized in register clock domain." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC0_INT_STAT_P" acronym="EDP_CORE_ENC0_INT_STAT_P" offset="0x30DCC" width="32" description="Encoder Interrupt Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="Output buffer 1 [soft slice 1] became full" range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="Output buffer 0 [soft slice 0] became full" range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="Output buffer 1 [soft slice 1] became empty" range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="Output buffer 0 [soft slice 0] became empty" range="" rwaccess="R"/>
    <bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="Encoder finished a frame" range="" rwaccess="R"/>
    <bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="Encoder is started to process a frame" range="" rwaccess="R"/>
    <bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="Flow control internal clock enable becomes high" range="" rwaccess="R"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="rc_model_buffer 1 [soft slice 1] overflow" range="" rwaccess="R"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="rc_model_buffer 0 [soft slice 0] overflow" range="" rwaccess="R"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="output buffer 1 [soft slice 1] underflow" range="" rwaccess="R"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="output buffer 0 [soft slice 0] underflow" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC0_INT_CLR_P" acronym="EDP_CORE_ENC0_INT_CLR_P" offset="0x30DD0" width="32" description="Encoder Interrupt Clear. Setting any one of these bits, clears the corresponding ENC_INT_STAT bits. This register is self-clearing after 8 regs_pclk cycles.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="Output buffer 1 [soft slice 1] became full" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="Output buffer 0 [soft slice 0] became full" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="Output buffer 1 [soft slice 1] became empty" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="Output buffer 0 [soft slice 0] became empty" range="" rwaccess="RW"/>
    <bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="Encoder finished a frame" range="" rwaccess="RW"/>
    <bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="Encoder is started to process a frame" range="" rwaccess="RW"/>
    <bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="Flow control internal clock enable" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="rc model buffer 1 overflow" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="rc model buffer 0 overflow" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="output buffer 1 underflow" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="output buffer 0 underflow" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_INT_MASK_P" acronym="EDP_CORE_ENC0_INT_MASK_P" offset="0x30DD4" width="32" description="Encoder Interrupt Mask. Any bit set to 1'b1 is enabled to report an interrupt on the corresponding bit position">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="Output buffer 1 [soft slice 1] became full" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="Output buffer 0 [soft slice 0] became full" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="Output buffer 1 [soft slice 1] became empty" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="Output buffer 0 [soft slice 0] became empty" range="" rwaccess="RW"/>
    <bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="Encoder finished a frame" range="" rwaccess="RW"/>
    <bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="Encoder is started to process a frame" range="" rwaccess="RW"/>
    <bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="Flow control internal clock enable" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="rc model buffer 1 overflow" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="rc model buffer 0 overflow" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="enc underflow 1 underflow" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="enc underflow 0 underflow" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_INT_TEST_P" acronym="EDP_CORE_ENC0_INT_TEST_P" offset="0x30DD8" width="32" description="Encoder Interrupt Test. Setting any one of these bits to 0x0 and then to 0x1 simulate a hardware event and generate an interrupt if the corresponding ENCx_INT_MASK bit is set.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="Output buffer 1 [soft slice 1] became full test" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="Output buffer 0 [soft slice 0] became full test" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="Output buffer 1 [soft slice 1] became empty test" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="Output buffer 0 [soft slice 0] became empty test" range="" rwaccess="RW"/>
    <bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="Encoder finished a frame test" range="" rwaccess="RW"/>
    <bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="Encoder is started to process a frame test" range="" rwaccess="RW"/>
    <bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="Flow control internal clock enable test" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="rc model buffer 1 overflow test" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="rc model buffer 0 overflow test" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="enc underflow 1 underflow test" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="enc underflow 0 underflow test" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_MAIN_CONF_P" acronym="EDP_CORE_ENC1_MAIN_CONF_P" offset="0x30E20" width="32" description="Encoder Main Configuration values test">
    <bitfield id="INITIAL_LINES" width="8" begin="31" end="24" resetval="0xF" description="Number of lines to wait before initiating transport in Command Mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ICH_RST_EOL" width="1" begin="20" end="20" resetval="0x0" description="Forces the ICH to reset at EOL [when not in split mode]." range="" rwaccess="RW"/>
    <bitfield id="VIDEO_MODE" width="1" begin="19" end="19" resetval="0x0" description="MIPI Video/Command mode: '0' Command mode '1' Video mode" range="" rwaccess="RW"/>
    <bitfield id="BLOCK_PRED_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Active-High input Block Prediction Enable" range="" rwaccess="RW"/>
    <bitfield id="BITS_PER_PIXEL" width="10" begin="17" end="8" resetval="0x0" description="Target bits per pixel." range="" rwaccess="RW"/>
    <bitfield id="LINEBUF_DEPTH" width="4" begin="7" end="4" resetval="0x0" description="Depth of the line buffer used by the decoder [i.e., the number of bits stored for each component of the pixels on the previous line]" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_422" width="1" begin="3" end="3" resetval="0x0" description="Active-High input to indicate the data_in pixels are" range="" rwaccess="RW"/>
    <bitfield id="CONVERT_RGB" width="1" begin="2" end="2" resetval="0x1" description="Active-High input to indicate the data_in pixels are RGB." range="" rwaccess="RW"/>
    <bitfield id="INPUT_BPC" width="2" begin="1" end="0" resetval="0x0" description="Indicates the current input pixel stream bits per component:" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_PICTURE_SIZE_P" acronym="EDP_CORE_ENC1_PICTURE_SIZE_P" offset="0x30E24" width="32" description="Encoder Picture configuration">
    <bitfield id="PICTURE_HEIGHT" width="16" begin="31" end="16" resetval="0x0" description="Picture height" range="" rwaccess="RW"/>
    <bitfield id="PICTURE_WIDTH" width="16" begin="15" end="0" resetval="0x0" description="Picture width" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_SLICE_SIZE_P" acronym="EDP_CORE_ENC1_SLICE_SIZE_P" offset="0x30E28" width="32" description="Encoder Slice(s) configuration">
    <bitfield id="SLICE_HEIGHT" width="16" begin="31" end="16" resetval="0x0" description="Slice height" range="" rwaccess="RW"/>
    <bitfield id="SLICE_WIDTH" width="16" begin="15" end="0" resetval="0x0" description="Slice width" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_MISC_SIZE_P" acronym="EDP_CORE_ENC1_MISC_SIZE_P" offset="0x30E2C" width="32" description="Encoder Group, Output Buffer(s), and Transport Chunk Size">
    <bitfield id="CHUNK_SIZE" width="16" begin="31" end="16" resetval="0x0" description="Chunk size in bytes" range="" rwaccess="RW"/>
    <bitfield id="OB_MAX_ADDR" width="14" begin="15" end="2" resetval="0x3FFF" description="Output Buffer[s] max pointer address[es]" range="" rwaccess="RW"/>
    <bitfield id="SLICE_LAST_GROUP_SIZE" width="2" begin="1" end="0" resetval="0x0" description="Size of last group of the slice line" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_HRD_DELAYS_P" acronym="EDP_CORE_ENC1_HRD_DELAYS_P" offset="0x30E30" width="32" description="Hypothetical Reference Decoder delays">
    <bitfield id="INITIAL_DEC_DELAY" width="16" begin="31" end="16" resetval="0x0" description="Initial Decoder delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INITIAL_XMIT_DELAY" width="10" begin="9" end="0" resetval="0x0" description="Initial Decoder Transmit delay" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_SCALE_P" acronym="EDP_CORE_ENC1_RC_SCALE_P" offset="0x30E34" width="32" description="RC Calculate Buffer Fullness and Offset, Scale value">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INITIAL_SCALE_VALUE" width="6" begin="5" end="0" resetval="0x0" description="Three fractional bits" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_SCALE_INC_DEC_P" acronym="EDP_CORE_ENC1_RC_SCALE_INC_DEC_P" offset="0x30E38" width="32" description="RC Calculate Buffer Fullness and Offset, Increment and Decrement Scale values">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SCALE_DECREMENT_INTERVAL" width="12" begin="27" end="16" resetval="0x0" description="RC scale decrement value" range="" rwaccess="RW"/>
    <bitfield id="SCALE_INCREMENT_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="RC scale increment value" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_OFFSETS_1_P" acronym="EDP_CORE_ENC1_RC_OFFSETS_1_P" offset="0x30E3C" width="32" description="RC Calculate Buffer Fullness and Offset, Various Offset control values 1">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FIRST_LINE_BPG_OFFSET" width="5" begin="4" end="0" resetval="0x0" description="First Line" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_OFFSETS_2_P" acronym="EDP_CORE_ENC1_RC_OFFSETS_2_P" offset="0x30E40" width="32" description="RC Calculate Buffer Fullness and Offset, Various Offset control values 2">
    <bitfield id="SLICE_BPG_OFFSET" width="16" begin="31" end="16" resetval="0x0" description="Extra budget per group [11 fractional bits]" range="" rwaccess="RW"/>
    <bitfield id="NFL_BPG_OFFSET" width="16" begin="15" end="0" resetval="0x0" description="Non First Line [11 fractional bits]" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_OFFSETS_3_P" acronym="EDP_CORE_ENC1_RC_OFFSETS_3_P" offset="0x30E44" width="32" description="RC Calculate Buffer Fullness and Offset, Various Offset control values 3">
    <bitfield id="FINAL_OFFSET" width="16" begin="31" end="16" resetval="0x0" description="Final Offset" range="" rwaccess="RW"/>
    <bitfield id="INITIAL_OFFSET" width="16" begin="15" end="0" resetval="0x0" description="Initial Offset" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_FLATNESS_DETECTION_P" acronym="EDP_CORE_ENC1_FLATNESS_DETECTION_P" offset="0x30E48" width="32" description="Flatness Signaling QP Override thresholds">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="FLATNESS_DET_THRESH" width="8" begin="17" end="10" resetval="0x0" description="Flatness Detection Threshold, as defined in PPS table of the DSC specification" range="" rwaccess="RW"/>
    <bitfield id="FLATNESS_MAX_QP" width="5" begin="9" end="5" resetval="0x0" description="Maximum threshold" range="" rwaccess="RW"/>
    <bitfield id="FLATNESS_MIN_QP" width="5" begin="4" end="0" resetval="0x0" description="Minimum threshold" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_MODEL_SIZE_P" acronym="EDP_CORE_ENC1_RC_MODEL_SIZE_P" offset="0x30E4C" width="32" description="RC Model Size">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RC_MODEL_SIZE" width="16" begin="15" end="0" resetval="0x0" description="RC Model Size" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_CONFIG_P" acronym="EDP_CORE_ENC1_RC_CONFIG_P" offset="0x30E50" width="32" description="RC Model Various Config">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RC_TGT_OFFSET_LO" width="4" begin="27" end="24" resetval="0x0" description="RC Target offset low" range="" rwaccess="RW"/>
    <bitfield id="RC_TGT_OFFSET_HI" width="4" begin="23" end="20" resetval="0x0" description="RC Target offset high" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RC_QUANT_INCR_LIMIT1" width="5" begin="17" end="13" resetval="0x0" description="RC quantization increment limit 1" range="" rwaccess="RW"/>
    <bitfield id="RC_QUANT_INCR_LIMIT0" width="5" begin="12" end="8" resetval="0x0" description="RC quantization increment limit 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="RC Edge factor [1 fractional bit]" range="" rwaccess="R"/>
    <bitfield id="RC_EDGE_FACTOR" width="4" begin="3" end="0" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_BUF_THRESH_0_P" acronym="EDP_CORE_ENC1_RC_BUF_THRESH_0_P" offset="0x30E54" width="32" description="RC Model Buffer Thresholds 0">
    <bitfield id="RC_BUF_THRESH_3" width="8" begin="31" end="24" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_2" width="8" begin="23" end="16" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_1" width="8" begin="15" end="8" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_0" width="8" begin="7" end="0" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_BUF_THRESH_1_P" acronym="EDP_CORE_ENC1_RC_BUF_THRESH_1_P" offset="0x30E58" width="32" description="RC Model Buffer Thresholds 1">
    <bitfield id="RC_BUF_THRESH_7" width="8" begin="31" end="24" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_6" width="8" begin="23" end="16" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_5" width="8" begin="15" end="8" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_4" width="8" begin="7" end="0" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_BUF_THRESH_2_P" acronym="EDP_CORE_ENC1_RC_BUF_THRESH_2_P" offset="0x30E5C" width="32" description="RC Model Buffer Thresholds 2">
    <bitfield id="RC_BUF_THRESH_11" width="8" begin="31" end="24" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_10" width="8" begin="23" end="16" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_9" width="8" begin="15" end="8" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_8" width="8" begin="7" end="0" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_BUF_THRESH_3_P" acronym="EDP_CORE_ENC1_RC_BUF_THRESH_3_P" offset="0x30E60" width="32" description="RC Model Buffer Thresholds 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="R"/>
    <bitfield id="RC_BUF_THRESH_13" width="8" begin="15" end="8" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
    <bitfield id="RC_BUF_THRESH_12" width="8" begin="7" end="0" resetval="0x0" description="8 MSBs of the value." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_MIN_QP_0_P" acronym="EDP_CORE_ENC1_RC_MIN_QP_0_P" offset="0x30E64" width="32" description="RC Min QP 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MIN_QP_4" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_3" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_2" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_1" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_0" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_MIN_QP_1_P" acronym="EDP_CORE_ENC1_RC_MIN_QP_1_P" offset="0x30E68" width="32" description="RC Min QP 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MIN_QP_9" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_8" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_7" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_6" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_5" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_MIN_QP_2_P" acronym="EDP_CORE_ENC1_RC_MIN_QP_2_P" offset="0x30E6C" width="32" description="RC Min QP 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MIN_QP_14" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_13" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_12" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_11" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MIN_QP_10" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_MAX_QP_0_P" acronym="EDP_CORE_ENC1_RC_MAX_QP_0_P" offset="0x30E70" width="32" description="RC Max QP 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MAX_QP_4" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_3" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_2" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_1" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_0" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_MAX_QP_1_P" acronym="EDP_CORE_ENC1_RC_MAX_QP_1_P" offset="0x30E74" width="32" description="RC Max QP 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MAX_QP_9" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_8" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_7" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_6" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_5" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_MAX_QP_2_P" acronym="EDP_CORE_ENC1_RC_MAX_QP_2_P" offset="0x30E78" width="32" description="RC Max QP 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_MAX_QP_14" width="5" begin="24" end="20" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_13" width="5" begin="19" end="15" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_12" width="5" begin="14" end="10" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_11" width="5" begin="9" end="5" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAX_QP_10" width="5" begin="4" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_RANGE_BPG_OFFSETS_0_P" acronym="EDP_CORE_ENC1_RC_RANGE_BPG_OFFSETS_0_P" offset="0x30E7C" width="32" description="RC Range bpg Offsets 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_BPG_OFFSET_4" width="6" begin="29" end="24" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_3" width="6" begin="23" end="18" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_2" width="6" begin="17" end="12" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_1" width="6" begin="11" end="6" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_0" width="6" begin="5" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_RANGE_BPG_OFFSETS_1_P" acronym="EDP_CORE_ENC1_RC_RANGE_BPG_OFFSETS_1_P" offset="0x30E80" width="32" description="RC Range bpg Offsets 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_BPG_OFFSET_9" width="6" begin="29" end="24" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_8" width="6" begin="23" end="18" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_7" width="6" begin="17" end="12" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_6" width="6" begin="11" end="6" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_5" width="6" begin="5" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_RC_RANGE_BPG_OFFSETS_2_P" acronym="EDP_CORE_ENC1_RC_RANGE_BPG_OFFSETS_2_P" offset="0x30E84" width="32" description="RC Range bpg Offsets 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RANGE_BPG_OFFSET_14" width="6" begin="29" end="24" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_13" width="6" begin="23" end="18" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_12" width="6" begin="17" end="12" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_11" width="6" begin="11" end="6" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
    <bitfield id="RANGE_BPG_OFFSET_10" width="6" begin="5" end="0" resetval="0x0" description="As per DSC specification" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_DPI_CTRL_OUT_DELAY_P" acronym="EDP_CORE_ENC1_DPI_CTRL_OUT_DELAY_P" offset="0x30E88" width="32" description="Delay applied to DPI input control signals to generate DPI output control signals">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DPI_CTRL_OUT_DELAY" width="16" begin="15" end="0" resetval="0x0" description="Delay in number of encx clock cycles." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_GENERAL_STATUS_P" acronym="EDP_CORE_ENC1_GENERAL_STATUS_P" offset="0x30EC0" width="32" description="General Encoder Status">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="6" end="6" resetval="0x0" description="Output buffer 1 [soft slice 1] is full.For Debug purposes only." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="5" end="5" resetval="0x0" description="Output buffer 0 [soft slice 0] is full.For Debug purposes only." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="4" end="4" resetval="0x1" description="Output buffer 1 [soft slice 1] is empty.For Debug purposes only." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="3" end="3" resetval="0x1" description="Output buffer 0 [soft slice 0] is empty.For Debug purposes only." range="" rwaccess="R"/>
    <bitfield id="FRAME_DONE" width="1" begin="2" end="2" resetval="0x0" description="Encoder finished a frame" range="" rwaccess="R"/>
    <bitfield id="FRAME_STARTED" width="1" begin="1" end="1" resetval="0x0" description="Encoder is currently processing a frame" range="" rwaccess="R"/>
    <bitfield id="CE" width="1" begin="0" end="0" resetval="0x0" description="Flow control internal clock enable status.For Debug purposes only." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC1_HSLICE_STATUS_P" acronym="EDP_CORE_ENC1_HSLICE_STATUS_P" offset="0x30EC4" width="32" description="Hard Slice Encoded Status">
    <bitfield id="SLICE_COUNT_ENCODED" width="16" begin="31" end="16" resetval="0x0" description="Actual slice number of current frame being processed at VLC encoder.Not re-synchronized in register clock domain." range="" rwaccess="R"/>
    <bitfield id="SLICE_LINE_COUNT_ENCODED" width="16" begin="15" end="0" resetval="0x0" description="Actual line number of current slice being processed at VLC encoder.Not re-synchronized in register clock domain." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC1_OUT_STATUS_P" acronym="EDP_CORE_ENC1_OUT_STATUS_P" offset="0x30EC8" width="32" description="Outputted Slice Status">
    <bitfield id="SLICE_COUNT_OUT" width="16" begin="31" end="16" resetval="0x0" description="Actual slice number of current frame being read at output interface.Not re-synchronized in register clock domain." range="" rwaccess="R"/>
    <bitfield id="SLICE_LINE_COUNT_OUT" width="16" begin="15" end="0" resetval="0x0" description="Actual line number of current slice being read at output interface.Not re-synchronized in register clock domain." range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC1_INT_STAT_P" acronym="EDP_CORE_ENC1_INT_STAT_P" offset="0x30ECC" width="32" description="Encoder Interrupt Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="Output buffer 1 [soft slice 1] became full" range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="Output buffer 0 [soft slice 0] became full" range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="Output buffer 1 [soft slice 1] became empty" range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="Output buffer 0 [soft slice 0] became empty" range="" rwaccess="R"/>
    <bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="Encoder finished a frame" range="" rwaccess="R"/>
    <bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="Encoder is started to process a frame" range="" rwaccess="R"/>
    <bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="Flow control internal clock enable becomes high" range="" rwaccess="R"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="output buffer 1 [soft slice 1] underflow" range="" rwaccess="R"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="output buffer 0 [soft slice 0] underflow" range="" rwaccess="R"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="output buffer 1 [soft slice 1] underflow" range="" rwaccess="R"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="output buffer 0 [soft slice 0] underflow" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC1_INT_CLR_P" acronym="EDP_CORE_ENC1_INT_CLR_P" offset="0x30ED0" width="32" description="Encoder Interrupt Clear. Setting any one of these bits, clears the corresponding ENC_INT_STAT bits. This register is self-clearing after 8 regs_pclk cycles.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="Output buffer 1 [soft slice 1] became full" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="Output buffer 0 [soft slice 0] became full" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="Output buffer 1 [soft slice 1] became empty" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="Output buffer 0 [soft slice 0] became empty" range="" rwaccess="RW"/>
    <bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="Encoder finished a frame" range="" rwaccess="RW"/>
    <bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="Encoder is started to process a frame" range="" rwaccess="RW"/>
    <bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="Flow control internal clock enable" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="rc model buffer 1 overflow" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="rc model buffer 0 overflow" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="output buffer 1 underflow" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="output buffer 0 underflow" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_INT_MASK_P" acronym="EDP_CORE_ENC1_INT_MASK_P" offset="0x30ED4" width="32" description="Encoder Interrupt Mask. Any bit set to 1'b1 is enabled to report an interrupt on the corresponding bit position">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="Output buffer 1 [soft slice 1] became full" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="Output buffer 0 [soft slice 0] became full" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="Output buffer 1 [soft slice 1] became empty" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="Output buffer 0 [soft slice 0] became empty" range="" rwaccess="RW"/>
    <bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="Encoder finished a frame" range="" rwaccess="RW"/>
    <bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="Encoder is started to process a frame" range="" rwaccess="RW"/>
    <bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="Flow control internal clock enable" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="rc model buffer 1 overflow" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="rc model buffer 0 overflow" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="enc underflow 1 underflow" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="enc underflow 0 underflow" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_INT_TEST_P" acronym="EDP_CORE_ENC1_INT_TEST_P" offset="0x30ED8" width="32" description="Encoder Interrupt Test. Setting any one of these bits to 0x0 and then to 0x1 simulate a hardware event and generate an interrupt if the corresponding ENCx_INT_MASK bit is set.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="Output buffer 1 [soft slice 1] became full test" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="Output buffer 0 [soft slice 0] became full test" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="Output buffer 1 [soft slice 1] became empty test" range="" rwaccess="RW"/>
    <bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="Output buffer 0 [soft slice 0] became empty test" range="" rwaccess="RW"/>
    <bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="Encoder finished a frame test" range="" rwaccess="RW"/>
    <bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="Encoder is started to process a frame test" range="" rwaccess="RW"/>
    <bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="Flow control internal clock enable test" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="rc model buffer 1 overflow test" range="" rwaccess="RW"/>
    <bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="rc model buffer 0 overflow test" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="enc underflow 1 underflow test" range="" rwaccess="RW"/>
    <bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="enc underflow 0 underflow test" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC_ASF_INT_STAT_P" acronym="EDP_CORE_ENC_ASF_INT_STAT_P" offset="0x30F00" width="32" description="Encoder ASF Interrupt Status">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Configuration and status registers uncorrectable error interrupt" range="" rwaccess="R"/>
    <bitfield id="ENC1_SELF_CHK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Hard Slice 1 Encoder self-check uncorrectable error interrupt" range="" rwaccess="R"/>
    <bitfield id="ENC1_OUT_CHK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Hard Slice 1 Encoder output checker uncorrectable error interrupt" range="" rwaccess="R"/>
    <bitfield id="ENC1_ASF_SRAM_UNCORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Hard Slice 1 SRAM uncorrectable error interrupt" range="" rwaccess="R"/>
    <bitfield id="ENC1_ASF_SRAM_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Hard Slice 1 SRAM correctable error interrupt" range="" rwaccess="R"/>
    <bitfield id="ENC0_SELF_CHK_ERR" width="1" begin="3" end="3" resetval="0x0" description="Hard Slice 0 Encoder self-check uncorrectable error interrupt" range="" rwaccess="R"/>
    <bitfield id="ENC0_OUT_CHK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Hard Slice 0 Encoder output checker uncorrectable error interrupt" range="" rwaccess="R"/>
    <bitfield id="ENC0_ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Hard Slice 0 SRAM uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC0_ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Hard Slice 0 SRAM correctable error interrupt" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC_ASF_INT_MASK_P" acronym="EDP_CORE_ENC_ASF_INT_MASK_P" offset="0x30F04" width="32" description="Encoder ASF Interrupt Mask. Any bit set to 1'b1 is enabled to report an interrupt on the corresponding bit position">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Configuration and status registers uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC1_SELF_CHK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Hard Slice 1 Encoder self-check uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC1_OUT_CHK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Hard Slice 1 Encoder output checker uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC1_ASF_SRAM_UNCORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Hard Slice 1 SRAM uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC1_ASF_SRAM_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Hard Slice 1 SRAM correctable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC0_SELF_CHK_ERR" width="1" begin="3" end="3" resetval="0x0" description="Hard Slice 0 Encoder self-check uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC0_OUT_CHK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Hard Slice 0 Encoder output checker uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC0_ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Hard Slice 0 SRAM uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC0_ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Hard Slice 0 SRAM correctable error interrupt" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC_ASF_INT_CLR_P" acronym="EDP_CORE_ENC_ASF_INT_CLR_P" offset="0x30F08" width="32" description="Encoder ASF Interrupt Clear. Setting any one of these bits, clears the corresponding ENC_ASF_INT_STAT bits">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Configuration and status registers uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC1_SELF_CHK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Hard Slice 1 Encoder self-check uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC1_OUT_CHK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Hard Slice 1 Encoder output checker uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC1_ASF_SRAM_UNCORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Hard Slice 1 SRAM uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC1_ASF_SRAM_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Hard Slice 1 SRAM correctable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC0_SELF_CHK_ERR" width="1" begin="3" end="3" resetval="0x0" description="Hard Slice 0 Encoder self-check uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC0_OUT_CHK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Hard Slice 0 Encoder output checker uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC0_ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Hard Slice 0 SRAM uncorrectable error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ENC0_ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Hard Slice 0 SRAM correctable error interrupt" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC_ASF_INT_TEST_P" acronym="EDP_CORE_ENC_ASF_INT_TEST_P" offset="0x30F0C" width="32" description="Encoder ASF Interrupt Test. Setting any one of these bits to 0x0 and then to 0x1 simulate a hardware event and generate an interrupt if the corresponding ENC_ASF_INT_MASK bit is set">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Configuration and status registers uncorrectable error interrupt test" range="" rwaccess="RW"/>
    <bitfield id="ENC1_SELF_CHK_ERR" width="1" begin="7" end="7" resetval="0x0" description="Hard Slice 1 Encoder self-check uncorrectable error interrupt test" range="" rwaccess="RW"/>
    <bitfield id="ENC1_OUT_CHK_ERR" width="1" begin="6" end="6" resetval="0x0" description="Hard Slice 1 Encoder output checker uncorrectable error interrupt test" range="" rwaccess="RW"/>
    <bitfield id="ENC1_ASF_SRAM_UNCORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Hard Slice 1 SRAM uncorrectable error interrupt test" range="" rwaccess="RW"/>
    <bitfield id="ENC1_ASF_SRAM_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Hard Slice 1 SRAM correctable error interrupt test" range="" rwaccess="RW"/>
    <bitfield id="ENC0_SELF_CHK_ERR" width="1" begin="3" end="3" resetval="0x0" description="Hard Slice 0 Encoder self-check uncorrectable error interrupt test" range="" rwaccess="RW"/>
    <bitfield id="ENC0_OUT_CHK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Hard Slice 0 Encoder output checker uncorrectable error interrupt test" range="" rwaccess="RW"/>
    <bitfield id="ENC0_ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Hard Slice 0 SRAM uncorrectable error interrupt test" range="" rwaccess="RW"/>
    <bitfield id="ENC0_ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Hard Slice 0 SRAM correctable error interrupt test" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_ASF_SRAM_CORR_P" acronym="EDP_CORE_ENC0_ASF_SRAM_CORR_P" offset="0x30F20" width="32" description="Hard Slice 0 Status register for SRAM uncorrectable fault">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_CORR_FAULT_INST" width="2" begin="25" end="24" resetval="0x0" description="Last SRAM instance that generated fault." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_CORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="Last SRAM address that generated fault" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC0_ASF_SRAM_UNCORR_P" acronym="EDP_CORE_ENC0_ASF_SRAM_UNCORR_P" offset="0x30F24" width="32" description="Hard Slice 0 Status register for SRAM uncorrectable fault">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_UNCORR_FAULT_INST" width="2" begin="25" end="24" resetval="0x0" description="Last SRAM instance that generated fault." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_UNCORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="Last SRAM address that generated fault" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC1_ASF_SRAM_CORR_P" acronym="EDP_CORE_ENC1_ASF_SRAM_CORR_P" offset="0x30F28" width="32" description="Hard Slice 1 Status register for SRAM uncorrectable fault">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_CORR_FAULT_INST" width="2" begin="25" end="24" resetval="0x0" description="Last SRAM instance that generated fault." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_CORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="Last SRAM address that generated fault" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC1_ASF_SRAM_UNCORR_P" acronym="EDP_CORE_ENC1_ASF_SRAM_UNCORR_P" offset="0x30F2C" width="32" description="Hard Slice 1 Status register for SRAM uncorrectable fault">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_UNCORR_FAULT_INST" width="2" begin="25" end="24" resetval="0x0" description="Last SRAM instance that generated fault." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_UNCORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="Last SRAM address that generated fault" range="" rwaccess="R"/>
  </register>
  <register id="EDP_CORE_ENC0_ASF_CSR_CHK_TEST_P" acronym="EDP_CORE_ENC0_ASF_CSR_CHK_TEST_P" offset="0x30F30" width="32" description="Hard Slice 0 Test for CSR protection expected CRC">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ENC0_ASF_CSR_CHK_TEST" width="16" begin="15" end="0" resetval="0x0" description="Each bit of the expected CRC can be corrupted separately [one bit at a time] using this register." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_ASF_CSR_CHK_TEST_P" acronym="EDP_CORE_ENC1_ASF_CSR_CHK_TEST_P" offset="0x30F34" width="32" description="Hard Slice 1 Test for CSR protection expected CRC">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ENC1_ASF_CSR_CHK_TEST" width="16" begin="15" end="0" resetval="0x0" description="Each bit of the expected CRC can be corrupted separately [one bit at a time] using this register." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_ASF_SELF_CHK_TEST_P" acronym="EDP_CORE_ENC0_ASF_SELF_CHK_TEST_P" offset="0x30F38" width="32" description="Hard Slice 0 Test for Self Check expected CRC">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ENC0_ASF_SELF_CHK_TEST" width="16" begin="15" end="0" resetval="0x0" description="Each bit of the expected CRC can be corrupted separately [one bit at a time] using this register." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_ASF_SELF_CHK_TEST_P" acronym="EDP_CORE_ENC1_ASF_SELF_CHK_TEST_P" offset="0x30F3C" width="32" description="Hard Slice 1 Test for Self Check expected CRC">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ENC1_ASF_SELF_CHK_TEST" width="16" begin="15" end="0" resetval="0x0" description="Each bit of the expected CRC can be corrupted separately [one bit at a time] using this register." range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC0_ASF_OUT_CHK_TEST_P" acronym="EDP_CORE_ENC0_ASF_OUT_CHK_TEST_P" offset="0x30F40" width="32" description="Hard Slice 0 Test for Output Checker. Each bit (one at a time) can used to corrupt various input/parameter values of the module.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved but this field is a R/W field that returns the same value that was written to it." range="" rwaccess="RW"/>
    <bitfield id="END_FRAME_OUT_STUCK1_ERR" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="END_LINE_OUT_STUCK1_ERR" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="END_CHUNK_STUCK1_ERR" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VALID_OUT_STUCK1_ERR" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DATA_OUT_STUCK1_ERR" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VALID_STUCK0_ERR" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="NVB_VALUE_ERR" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="LINE_CNT_ERR" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="BYTE_CNT_ERR" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="EDP_CORE_ENC1_ASF_OUT_CHK_TEST_P" acronym="EDP_CORE_ENC1_ASF_OUT_CHK_TEST_P" offset="0x30F44" width="32" description="Hard Slice 1 Test for Output Checker. Each bit (one at a time) can used to corrupt various input/parameter values of the module.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved but this field is a R/W field that returns the same value that was written to it." range="" rwaccess="RW"/>
    <bitfield id="END_FRAME_OUT_STUCK1_ERR" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="END_LINE_OUT_STUCK1_ERR" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="END_CHUNK_STUCK1_ERR" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VALID_OUT_STUCK1_ERR" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DATA_OUT_STUCK1_ERR" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VALID_STUCK0_ERR" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="NVB_VALUE_ERR" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="LINE_CNT_ERR" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="BYTE_CNT_ERR" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
</module>
