Name      AsyncFSM-cupl;
Partno    lock;
Date      28th February 2007;
Revision  002;
Designer  Sam Black, Sam Burras, Ben Francis;
Company   University of Birmingham;
Assembly  1;
Location  Earth;
Device    P18CV8;
Format    JEDEC;

/**********************************************************************/
/* This design uses a PEEL18CV8 in order to implement a 8 bit lock    */
/*                                                                    */
/* Device pin Layout         ___________                              */
/*                      dMk |1   \/   20| Vcc (power supply)          */
/*                       k0 |2        19| QMk                         */
/*                       k1 |3        18| QA.INT                      */
/*                       k2 |4        17| QB.INT                      */
/*                       k3 |5        16| QC.INT                      */
/*                       k4 |6        15| unused                      */
/*                       k5 |7        14| Z                           */
/*                       k6 |8        13| unused                      */
/*                       k7 |9        12| Reset                       */
/*                      GND |10       11| Door reset                  */
/*                          |___________|                             */
/*                                                                    */
/**********************************************************************/

