// Seed: 2627479191
module module_0 ();
  assign id_1 = id_1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output logic id_6
    , id_10,
    inout supply0 id_7,
    output wor id_8
);
  always @(posedge 1'b0) begin : LABEL_0
    id_6 <= 1;
  end
  module_0 modCall_1 ();
  initial begin : LABEL_0
    disable id_11;
    id_6 = id_2 != 1;
  end
endmodule
module module_2 (
    input  wor   id_0,
    output wor   id_1,
    input  tri1  id_2,
    output uwire id_3
);
  tri1 id_5 = id_2, id_6;
  supply1 id_8 = id_5;
  assign id_3 = 1;
  wire id_9;
  wire id_10;
  xnor primCall (id_1, id_10, id_2, id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
