<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.07.28.18:04:18"
 outputDirectory="C:/Developer/fpga/ArrowESC/Cyclone10GX_Demo/ip/mcu_subsystem/ad9680_fifo/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780I5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_ADC_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_ADC_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_ADC_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_DMA_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_DMA_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_DMA_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="if_adc_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="adc_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="if_adc_rst" kind="reset" start="0">
   <property name="associatedClock" value="if_adc_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="adc_rst" direction="input" role="reset" width="1" />
  </interface>
  <interface name="if_adc_wr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="adc_wr" direction="input" role="valid" width="1" />
  </interface>
  <interface name="if_adc_wdata" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="adc_wdata" direction="input" role="data" width="128" />
  </interface>
  <interface name="if_adc_wovf" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="adc_wovf" direction="output" role="ovf" width="1" />
  </interface>
  <interface name="if_dma_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="dma_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="if_dma_wr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="dma_wr" direction="output" role="valid" width="1" />
  </interface>
  <interface name="if_dma_wdata" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="dma_wdata" direction="output" role="data" width="128" />
  </interface>
  <interface name="if_dma_wready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="dma_wready" direction="input" role="ready" width="1" />
  </interface>
  <interface name="if_dma_xfer_req" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="dma_xfer_req" direction="input" role="xfer_req" width="1" />
  </interface>
  <interface name="if_dma_xfer_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dma_xfer_status"
       direction="output"
       role="xfer_status"
       width="4" />
  </interface>
 </perimeter>
 <entity kind="ad9680_fifo" version="1.0" name="ad9680_fifo">
  <parameter name="AUTO_IF_ADC_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_IF_ADC_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_IF_DMA_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_IF_ADC_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_IF_DMA_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_IF_DMA_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\synth\ad9680_fifo.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\synth\ad9680_fifo.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/ArrowESC/Cyclone10GX_Demo/ip/mcu_subsystem/ad9680_fifo.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/developer/fpga/analogdevice/library/util_adcfifo/util_adcfifo_hw.tcl" />
   <file
       path="C:/developer/fpga/analogdevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: util_adcfifo"</message>
   <message level="Info" culprit="alt_mem_asym">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo_alt_mem_asym_10_ngt5uda"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo_ram_2port_181_5dibq2a"</message>
  </messages>
 </entity>
 <entity kind="util_adcfifo" version="1.0" name="util_adcfifo">
  <parameter name="DEVICE_TYPE" value="1" />
  <parameter name="DMA_DATA_WIDTH" value="128" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="DMA_READY_ENABLE" value="1" />
  <parameter name="DMA_ADDRESS_WIDTH" value="10" />
  <parameter name="ADC_DATA_WIDTH" value="128" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\ad_axis_inf_rx.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\util_adcfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\util_adcfifo_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\ad_axis_inf_rx.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\util_adcfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\util_adcfifo_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/developer/fpga/analogdevice/library/util_adcfifo/util_adcfifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/developer/fpga/analogdevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ad9680_fifo" as="ad9680_fifo" />
  <messages>
   <message level="Info" culprit="ad9680_fifo">"Generating: util_adcfifo"</message>
   <message level="Info" culprit="alt_mem_asym">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo_alt_mem_asym_10_ngt5uda"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo_ram_2port_181_5dibq2a"</message>
  </messages>
 </entity>
 <entity kind="util_adcfifo" version="1.0" name="alt_mem_asym">
  <parameter name="A_ADDRESS_WIDTH" value="0" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\alt_mem_asym.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\util_adcfifo_10\synth\alt_mem_asym.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/developer/fpga/analogdevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="util_adcfifo" as="alt_mem_asym" />
  <messages>
   <message level="Info" culprit="ad9680_fifo">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo_alt_mem_asym_10_ngt5uda"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo_ram_2port_181_5dibq2a"</message>
  </messages>
 </entity>
 <entity
   kind="alt_mem_asym"
   version="1.0"
   name="ad9680_fifo_alt_mem_asym_10_ngt5uda">
  <parameter name="A_ADDRESS_WIDTH" value="0" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\alt_mem_asym_10\synth\ad9680_fifo_alt_mem_asym_10_ngt5uda.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\alt_mem_asym_10\synth\ad9680_fifo_alt_mem_asym_10_ngt5uda.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/developer/fpga/analogdevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_mem_asym" as="alt_mem_asym" />
  <messages>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo_alt_mem_asym_10_ngt5uda"</message>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo_ram_2port_181_5dibq2a"</message>
  </messages>
 </entity>
 <entity
   kind="ram_2port"
   version="18.1"
   name="ad9680_fifo_ram_2port_181_5dibq2a">
  <parameter name="GUI_CLKEN_ADDRESS_STALL_A" value="false" />
  <parameter name="GUI_RDEN_DOUBLE" value="false" />
  <parameter name="GUI_NBE_A" value="true" />
  <parameter name="GUI_NUMWORDS_B" value="1024" />
  <parameter name="GUI_ECC_TRIPLE" value="false" />
  <parameter name="GUI_MIF_FILENAME" value="" />
  <parameter name="GUI_NUMWORDS_A" value="1024" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_MEMSIZE_WORDS" value="32" />
  <parameter name="GUI_CONSTRAINED_DONT_CARE" value="true" />
  <parameter name="GUI_BLANK_MEMORY" value="0" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_B" value="false" />
  <parameter name="GUI_RDW_B_MODE" value="New Data" />
  <parameter name="GUI_BYTE_ENABLE_B" value="false" />
  <parameter name="GUI_BYTE_ENABLE_A" value="false" />
  <parameter name="GUI_BYTE_ENABLE_WIDTH" value="8" />
  <parameter name="GUI_MODE" value="0" />
  <parameter name="GUI_CLKEN_READ_OUTPUT_REG" value="false" />
  <parameter name="GUI_RESOURCE_USAGE" value="7 M20K" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_QA_WIDTH" value="128" />
  <parameter name="GUI_NBE_B" value="true" />
  <parameter name="GUI_ECCENCBYPASS" value="false" />
  <parameter name="GUI_BYTE_WIDTH_B" value="16" />
  <parameter name="GUI_FORCE_TO_ZERO" value="false" />
  <parameter name="GUI_BYTE_WIDTH_A" value="16" />
  <parameter name="GUI_ECC_PIPELINE" value="false" />
  <parameter name="GUI_WRITE_INPUT_PORTS" value="true" />
  <parameter name="GUI_LC_IMPLEMENTION_OPTIONS" value="0" />
  <parameter name="GUI_ECC_DOUBLE" value="false" />
  <parameter name="GUI_RDADDRESS_WIDTH" value="10" />
  <parameter name="GUI_ACLR_READ_INPUT_RDADDRESS" value="false" />
  <parameter name="GUI_MEM_IN_BITS" value="1" />
  <parameter name="GUI_CLKEN_READ_INPUT_REG" value="false" />
  <parameter name="GUI_DIFFERENT_CLKENS" value="false" />
  <parameter name="GUI_QB_WIDTH" value="128" />
  <parameter name="GUI_FILE_REFERENCE" value="0" />
  <parameter name="GUI_TBENCH" value="false" />
  <parameter name="GUI_Q_PORT_MODE" value="2" />
  <parameter name="GUI_DATA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_INPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_ADDRESS_STALL_B" value="false" />
  <parameter name="GUI_CLOCK_TYPE" value="1" />
  <parameter name="GUI_CLKEN_INPUT_REG_B" value="false" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="GUI_INIT_SIM_TO_X" value="false" />
  <parameter name="GUI_CLKEN_WRADDRESSSTALL" value="false" />
  <parameter name="GUI_INIT_FILE_LAYOUT" value="PORT_B" />
  <parameter name="GUI_Q_WIDTH" value="128" />
  <parameter name="GUI_DATAA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_WRITE_INPUT_REG" value="false" />
  <parameter name="GUI_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_MEMSIZE_BITS" value="131072" />
  <parameter name="GUI_READ_OUTPUT_QA" value="true" />
  <parameter name="GUI_WIDTH_ECCSTATUS" value="2" />
  <parameter name="GUI_TDP_EMULATE" value="false" />
  <parameter name="GUI_RDEN_SINGLE" value="false" />
  <parameter name="GUI_PR" value="false" />
  <parameter name="GUI_READ_INPUT_RDADDRESS" value="true" />
  <parameter name="GUI_RDW_A_MODE" value="New Data" />
  <parameter name="GUI_WRADDRESS_WIDTH" value="10" />
  <parameter name="GUI_CLKEN_RDADDRESSSTALL" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_COHERENT_READ" value="false" />
  <parameter name="GUI_VAR_WIDTH" value="true" />
  <parameter name="GUI_MODULE_NAME" value="altera_syncram" />
  <parameter name="GUI_WIDTH_ECCENCPARITY" value="8" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\ram_2port_181\synth\ad9680_fifo_ram_2port_181_5dibq2a.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_fifo\ram_2port_181\synth\ad9680_fifo_ram_2port_181_5dibq2a.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ad9680_fifo_alt_mem_asym_10_ngt5uda" as="alt_mem" />
  <messages>
   <message level="Info" culprit="ad9680_fifo">"Generating: ad9680_fifo_ram_2port_181_5dibq2a"</message>
  </messages>
 </entity>
</deploy>
