

================================================================
== Vitis HLS Report for 'complex_mul'
================================================================
* Date:           Tue Apr  2 05:58:12 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        optimized_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    48|    3122|    4519|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|    1024|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    48|    4146|    4615|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U8   |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U10  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U11  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U12   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  203|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U13   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  203|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U14   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  203|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U7   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U9   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  48| 3122| 4519|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_y_reg_116      |  64|   0|   64|          0|
    |mul1_reg_126       |  64|   0|   64|          0|
    |mul2_reg_131       |  64|   0|   64|          0|
    |mul3_reg_136       |  64|   0|   64|          0|
    |sub_x_reg_121      |  64|   0|   64|          0|
    |sub_y_reg_111      |  64|   0|   64|          0|
    |x_im_int_reg       |  64|   0|   64|          0|
    |x_im_read_reg_99   |  64|   0|   64|          0|
    |x_re_int_reg       |  64|   0|   64|          0|
    |x_re_read_reg_105  |  64|   0|   64|          0|
    |y_im_int_reg       |  64|   0|   64|          0|
    |y_im_read_reg_86   |  64|   0|   64|          0|
    |y_re_int_reg       |  64|   0|   64|          0|
    |x_im_read_reg_99   |  64|  32|   64|          0|
    |x_re_read_reg_105  |  64|  32|   64|          0|
    |y_im_read_reg_86   |  64|  32|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |1024|  96| 1024|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   complex_mul|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   complex_mul|  return value|
|ap_return_0  |  out|   64|  ap_ctrl_hs|   complex_mul|  return value|
|ap_return_1  |  out|   64|  ap_ctrl_hs|   complex_mul|  return value|
|x_re         |   in|   64|     ap_none|          x_re|        scalar|
|x_im         |   in|   64|     ap_none|          x_im|        scalar|
|y_re         |   in|   64|     ap_none|          y_re|        scalar|
|y_im         |   in|   64|     ap_none|          y_im|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

