#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5a3436540b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x5a343638ae40 .enum4 (8)
   "MODE_00H" 8'b00000000,
   "MODE_01H" 8'b00000001,
   "MODE_02H" 8'b00000010,
   "MODE_03H" 8'b00000011,
   "MODE_07H" 8'b00000111,
   "MODE_04H" 8'b00000100,
   "MODE_05H" 8'b00000101,
   "MODE_06H" 8'b00000110,
   "MODE_0DH" 8'b00001101,
   "MODE_0EH" 8'b00001110,
   "MODE_0FH" 8'b00001111,
   "MODE_10H" 8'b00010000,
   "MODE_11H" 8'b00010001,
   "MODE_12H" 8'b00010010,
   "MODE_13H" 8'b00010011,
   "MODE_UNKNOWN" 8'b11111111
 ;
enum0x5a343639c8d0 .enum4 (3)
   "MODE_TYPE_TEXT_40COL" 3'b000,
   "MODE_TYPE_TEXT_80COL" 3'b001,
   "MODE_TYPE_TEXT_MDA" 3'b010,
   "MODE_TYPE_GRAPHICS_CGA" 3'b011,
   "MODE_TYPE_GRAPHICS_EGA" 3'b100,
   "MODE_TYPE_GRAPHICS_VGA" 3'b101,
   "MODE_TYPE_UNKNOWN" 3'b110
 ;
enum0x5a343639d160 .enum4 (3)
   "BPP_1" 3'b000,
   "BPP_2" 3'b001,
   "BPP_4" 3'b010,
   "BPP_8" 3'b011
 ;
enum0x5a343639d8e0 .enum2 (2)
   "VIDEO_MODE_TEXT" 0,
   "VIDEO_MODE_4_COLOR" 1,
   "VIDEO_MODE_256_COLOR" 2
 ;
S_0x5a3436554f70 .scope autofunction.vec4.s128, "get_mode_params" "get_mode_params" 3 75, 3 75 0, S_0x5a3436540b60;
 .timescale 0 0;
; Variable get_mode_params is vec4 return value of scope S_0x5a3436554f70
v0x5a34365aa620_0 .var "mode_num", 7 0;
v0x5a34365ad2c0_0 .var "params", 127 0;
TD_$unit.get_mode_params ;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 7;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 6;
    %load/vec4 v0x5a34365aa620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 6;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 6;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 6;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 6;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 900, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 440, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 810, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 352, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 90, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 88, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 6;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 11;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365ad2c0_0, 4, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0x5a34365ad2c0_0;
    %ret/vec4 0, 0, 128;  Assign to get_mode_params (store_vec4_to_lval)
    %disable/flow S_0x5a3436554f70;
    %end;
S_0x5a3436554170 .scope function.vec2.s2, "get_video_mode" "get_video_mode" 3 336, 3 336 0, S_0x5a3436540b60;
 .timescale 0 0;
; Variable get_video_mode is bool return value of scope S_0x5a3436554170
v0x5a34365ac5d0_0 .var "graphics_enabled", 0 0;
v0x5a34365ac6d0_0 .var "vga_256_color", 0 0;
TD_$unit.get_video_mode ;
    %load/vec4 v0x5a34365ac6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x5a34365ac5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
T_1.20 ;
T_1.18 ;
    %end;
S_0x5a3436556b00 .scope module, "vga_framebuffer_integration_tb" "vga_framebuffer_integration_tb" 4 9;
 .timescale -9 -12;
v0x5a34365ff720_0 .net "DE", 0 0, v0x5a34365de670_0;  1 drivers
v0x5a34365ff7e0_0 .net "H_BLANK", 0 0, L_0x5a343661d020;  1 drivers
v0x5a34365ff8d0_0 .net "V_BLANK", 0 0, L_0x5a343661cf80;  1 drivers
v0x5a34365ff9c0_0 .net "background_color", 3 0, v0x5a34365f8530_0;  1 drivers
v0x5a34365ffa60_0 .net "bright_colors", 0 0, L_0x5a3436617f90;  1 drivers
v0x5a34365ffbe0_0 .net "ce_pix", 0 0, v0x5a34365df030_0;  1 drivers
v0x5a34365ffc80_0 .var "cs", 0 0;
v0x5a34365ffd20_0 .net "cursor_enabled", 0 0, L_0x5a3436618030;  1 drivers
v0x5a34365ffe50_0 .net "cursor_pos", 14 0, v0x5a34365f8e70_0;  1 drivers
v0x5a34365fff80_0 .net "cursor_scan_end", 2 0, v0x5a34365f8f80_0;  1 drivers
v0x5a3436600020_0 .net "cursor_scan_start", 2 0, v0x5a34365f9090_0;  1 drivers
v0x5a34366000c0_0 .var "data_m_access", 0 0;
v0x5a3436600160_0 .net "data_m_ack", 0 0, v0x5a34365f9780_0;  1 drivers
v0x5a3436600200_0 .var "data_m_addr", 19 1;
v0x5a34366002d0_0 .var "data_m_bytesel", 1 0;
v0x5a34366003a0_0 .var "data_m_data_in", 15 0;
v0x5a3436600470_0 .net "data_m_data_out", 15 0, v0x5a34365f9ba0_0;  1 drivers
v0x5a3436600540_0 .var "data_m_wr_en", 0 0;
v0x5a3436600610_0 .net "fb_access", 0 0, L_0x5a3436620bb0;  1 drivers
v0x5a34366006b0_0 .var "fb_ack", 0 0;
v0x5a3436600750_0 .net "fb_address", 15 0, v0x5a34365d7030_0;  1 drivers
v0x5a34366007f0_0 .var "fb_data", 15 0;
v0x5a3436600920_0 .var/i "frame_count", 31 0;
v0x5a34366009e0 .array "framebuffer_mem", 32767 0, 15 0;
v0x5a3436600aa0_0 .net "graphics_enabled", 0 0, v0x5a34365f0ae0_0;  1 drivers
v0x5a3436600b40_0 .var/i "hsync_count", 31 0;
v0x5a3436600c20_0 .var "hsync_prev", 0 0;
v0x5a3436600ce0_0 .var/i "line_count", 31 0;
v0x5a3436600dc0_0 .net "mode_num", 7 0, v0x5a34365f2320_0;  1 drivers
v0x5a3436600f10_0 .net "palette_sel", 0 0, L_0x5a34366180d0;  1 drivers
v0x5a3436601040_0 .var "reset", 0 0;
v0x5a34366010e0_0 .var "sys_clk", 0 0;
v0x5a3436601180_0 .var/i "tests_failed", 31 0;
v0x5a3436601260_0 .var/i "tests_passed", 31 0;
v0x5a3436601340_0 .var/i "tests_run", 31 0;
v0x5a3436601420_0 .net "vga_256_color", 0 0, v0x5a34365f1a10_0;  1 drivers
v0x5a34366014c0_0 .net "vga_b", 3 0, L_0x5a34366234f0;  1 drivers
v0x5a3436601580_0 .var "vga_clk", 0 0;
v0x5a3436601620_0 .net "vga_dac_idx", 7 0, L_0x5a343661be80;  1 drivers
v0x5a34366016e0_0 .net "vga_dac_rd", 17 0, v0x5a34365f0290_0;  1 drivers
v0x5a3436601830_0 .net "vga_g", 3 0, L_0x5a3436623410;  1 drivers
v0x5a34366018f0_0 .net "vga_hsync", 0 0, L_0x5a343661bd10;  1 drivers
v0x5a3436601990_0 .net "vga_r", 3 0, L_0x5a3436623370;  1 drivers
v0x5a3436601a50_0 .net "vga_vsync", 0 0, L_0x5a343661bc70;  1 drivers
v0x5a3436601af0_0 .var/i "vsync_count", 31 0;
v0x5a3436601bd0_0 .var "vsync_prev", 0 0;
v0x5a3436601c90_0 .var/i "watchdog_counter", 31 0;
S_0x5a3436564010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 509, 4 509 0, S_0x5a3436556b00;
 .timescale -9 -12;
v0x5a34365c56c0_0 .var/i "i", 31 0;
S_0x5a3436563b70 .scope module, "VGAController_inst" "VGAController" 4 102, 5 24 0, S_0x5a3436556b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "fb_access";
    .port_info 4 /OUTPUT 16 "fb_address";
    .port_info 5 /INPUT 1 "fb_ack";
    .port_info 6 /INPUT 16 "fb_data";
    .port_info 7 /OUTPUT 1 "vga_hsync";
    .port_info 8 /OUTPUT 1 "vga_vsync";
    .port_info 9 /OUTPUT 4 "vga_r";
    .port_info 10 /OUTPUT 4 "vga_g";
    .port_info 11 /OUTPUT 4 "vga_b";
    .port_info 12 /OUTPUT 1 "H_BLANK";
    .port_info 13 /OUTPUT 1 "V_BLANK";
    .port_info 14 /OUTPUT 1 "ce_pix";
    .port_info 15 /INPUT 1 "graphics_enabled";
    .port_info 16 /INPUT 1 "cursor_enabled";
    .port_info 17 /INPUT 1 "bright_colors";
    .port_info 18 /INPUT 1 "palette_sel";
    .port_info 19 /INPUT 4 "background_color";
    .port_info 20 /INPUT 15 "cursor_pos";
    .port_info 21 /INPUT 3 "cursor_scan_start";
    .port_info 22 /INPUT 3 "cursor_scan_end";
    .port_info 23 /INPUT 1 "vga_256_color";
    .port_info 24 /OUTPUT 8 "vga_dac_idx";
    .port_info 25 /INPUT 18 "vga_dac_rd";
    .port_info 26 /OUTPUT 1 "DE";
    .port_info 27 /INPUT 8 "mode_num";
P_0x5a34365a0190 .param/l "PIXEL_CLOCK_DIVIDER" 1 5 189, +C4<00000000000000000000000000000001>;
L_0x5a343661b4a0 .functor OR 1, L_0x5a343661b770, L_0x5a343661ba70, C4<0>, C4<0>;
L_0x5a343661be80 .functor BUFZ 8, v0x5a34365da160_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a34365de670_0 .var "DE", 0 0;
v0x5a34365de750_0 .net "H_BLANK", 0 0, L_0x5a343661d020;  alias, 1 drivers
v0x5a34365de840_0 .net "V_BLANK", 0 0, L_0x5a343661cf80;  alias, 1 drivers
L_0x783ebe03a840 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x5a34365de940_0 .net/2u *"_ivl_0", 10 0, L_0x783ebe03a840;  1 drivers
v0x5a34365de9e0_0 .net *"_ivl_10", 0 0, L_0x5a343661b770;  1 drivers
L_0x783ebe03a918 .functor BUFT 1, C4<00110111000>, C4<0>, C4<0>, C4<0>;
v0x5a34365dea80_0 .net/2u *"_ivl_12", 10 0, L_0x783ebe03a918;  1 drivers
v0x5a34365deb40_0 .net *"_ivl_14", 0 0, L_0x5a343661ba70;  1 drivers
L_0x783ebe03a888 .functor BUFT 1, C4<00000101000>, C4<0>, C4<0>, C4<0>;
v0x5a34365dec00_0 .net/2u *"_ivl_2", 10 0, L_0x783ebe03a888;  1 drivers
v0x5a34365dece0_0 .net *"_ivl_4", 10 0, L_0x5a343661b400;  1 drivers
L_0x783ebe03a8d0 .functor BUFT 1, C4<00000101000>, C4<0>, C4<0>, C4<0>;
v0x5a34365dedc0_0 .net/2u *"_ivl_8", 10 0, L_0x783ebe03a8d0;  1 drivers
v0x5a34365deea0_0 .net "background_color", 3 0, v0x5a34365f8530_0;  alias, 1 drivers
v0x5a34365def60_0 .net "bright_colors", 0 0, L_0x5a3436617f90;  alias, 1 drivers
v0x5a34365df030_0 .var "ce_pix", 0 0;
v0x5a34365df0d0_0 .net "clk", 0 0, v0x5a3436601580_0;  1 drivers
v0x5a34365df170_0 .net "col", 10 0, L_0x5a343661fd30;  1 drivers
v0x5a34365df240_0 .net "cursor_enabled", 0 0, L_0x5a3436618030;  alias, 1 drivers
v0x5a34365df310_0 .net "cursor_pos", 14 0, v0x5a34365f8e70_0;  alias, 1 drivers
v0x5a34365df4f0_0 .net "cursor_scan_end", 2 0, v0x5a34365f8f80_0;  alias, 1 drivers
v0x5a34365df5c0_0 .net "cursor_scan_start", 2 0, v0x5a34365f9090_0;  alias, 1 drivers
v0x5a34365df690_0 .net "fb_access", 0 0, L_0x5a3436620bb0;  alias, 1 drivers
v0x5a34365df730_0 .net "fb_ack", 0 0, v0x5a34366006b0_0;  1 drivers
v0x5a34365df7d0_0 .net "fb_address", 15 0, v0x5a34365d7030_0;  alias, 1 drivers
v0x5a34365df8c0_0 .net "fb_background", 3 0, L_0x5a343661ff00;  1 drivers
v0x5a34365df9b0_0 .net "fb_data", 15 0, v0x5a34366007f0_0;  1 drivers
v0x5a34365dfa70_0 .var "fb_fcl_col", 2 0;
v0x5a34365dfb30_0 .var "fb_fcl_row", 2 0;
v0x5a34365dfbd0_0 .net "fb_foreground", 3 0, L_0x5a343661ffa0;  1 drivers
v0x5a34365dfcc0_0 .net "fb_glyph", 7 0, L_0x5a3436620090;  1 drivers
v0x5a34365dfdd0_0 .net "graphics_colour", 7 0, v0x5a34365da160_0;  1 drivers
v0x5a34365dfee0_0 .net "graphics_enabled", 0 0, v0x5a34365f0ae0_0;  alias, 1 drivers
v0x5a34365dffd0_0 .net "hsync", 0 0, L_0x5a343661e360;  1 drivers
v0x5a34365e0070_0 .var "hsync_pipe", 2 0;
v0x5a34365e0130_0 .net "is_blank", 0 0, L_0x5a343661ce70;  1 drivers
v0x5a34365e0430_0 .net "is_border", 0 0, L_0x5a343661b4a0;  1 drivers
v0x5a34365e04d0_0 .net "mode_num", 7 0, v0x5a34365f2320_0;  alias, 1 drivers
v0x5a34365e0570_0 .net "palette_sel", 0 0, L_0x5a34366180d0;  alias, 1 drivers
v0x5a34365e0610_0 .var "pixel_clock_counter", 31 0;
v0x5a34365e06b0_0 .net "render_cursor", 0 0, v0x5a34365da620_0;  1 drivers
v0x5a34365e07a0_0 .net "reset", 0 0, v0x5a3436601040_0;  1 drivers
v0x5a34365e0840_0 .net "row", 10 0, L_0x5a343661f770;  1 drivers
v0x5a34365e0900_0 .net "shifted_row", 10 0, L_0x5a343661b5e0;  1 drivers
v0x5a34365e09c0_0 .net "sys_clk", 0 0, v0x5a34366010e0_0;  1 drivers
v0x5a34365e0a60_0 .net "vga_256_color", 0 0, v0x5a34365f1a10_0;  alias, 1 drivers
v0x5a34365e0b00_0 .net "vga_b", 3 0, L_0x5a34366234f0;  alias, 1 drivers
v0x5a34365e0bc0_0 .net "vga_dac_idx", 7 0, L_0x5a343661be80;  alias, 1 drivers
v0x5a34365e0ca0_0 .net "vga_dac_rd", 17 0, v0x5a34365f0290_0;  alias, 1 drivers
v0x5a34365e0d60_0 .net "vga_g", 3 0, L_0x5a3436623410;  alias, 1 drivers
v0x5a34365e0e00_0 .net "vga_hsync", 0 0, L_0x5a343661bd10;  alias, 1 drivers
v0x5a34365e0ea0_0 .net "vga_r", 3 0, L_0x5a3436623370;  alias, 1 drivers
v0x5a34365e0f60_0 .net "vga_vsync", 0 0, L_0x5a343661bc70;  alias, 1 drivers
v0x5a34365e1000_0 .net "vsync", 0 0, L_0x5a343661f320;  1 drivers
v0x5a34365e10d0_0 .var "vsync_pipe", 2 0;
L_0x5a343661b400 .arith/sub 11, L_0x5a343661f770, L_0x783ebe03a888;
L_0x5a343661b5e0 .functor MUXZ 11, L_0x5a343661b400, L_0x783ebe03a840, L_0x5a343661b4a0, C4<>;
L_0x5a343661b770 .cmp/gt 11, L_0x783ebe03a8d0, L_0x5a343661f770;
L_0x5a343661ba70 .cmp/ge 11, L_0x5a343661f770, L_0x783ebe03a918;
L_0x5a343661bc70 .part v0x5a34365e10d0_0, 0, 1;
L_0x5a343661bd10 .part v0x5a34365e0070_0, 0, 1;
L_0x5a3436622e00 .part L_0x5a343661b5e0, 0, 10;
L_0x5a3436622ef0 .part L_0x5a343661fd30, 0, 10;
S_0x5a3436561f60 .scope module, "FontColorLUT" "FontColorLUT" 5 143, 6 23 0, S_0x5a3436563b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "render_cursor";
    .port_info 2 /INPUT 8 "glyph";
    .port_info 3 /INPUT 3 "glyph_row";
    .port_info 4 /INPUT 3 "glyph_col";
    .port_info 5 /INPUT 4 "foreground";
    .port_info 6 /INPUT 4 "background";
    .port_info 7 /INPUT 1 "graphics_enabled";
    .port_info 8 /INPUT 8 "graphics_colour";
    .port_info 9 /INPUT 1 "vga_256_color";
    .port_info 10 /INPUT 18 "vga_dac_rd";
    .port_info 11 /INPUT 1 "bright_colors";
    .port_info 12 /INPUT 1 "palette_sel";
    .port_info 13 /INPUT 4 "background_color";
    .port_info 14 /OUTPUT 4 "r";
    .port_info 15 /OUTPUT 4 "g";
    .port_info 16 /OUTPUT 4 "b";
L_0x5a3436623590 .functor XOR 1, v0x5a3436589840_0, v0x5a34365da620_0, C4<0>, C4<0>;
v0x5a3436574d50_0 .net *"_ivl_12", 0 0, L_0x5a3436623590;  1 drivers
v0x5a3436574e50_0 .net *"_ivl_14", 11 0, L_0x5a3436623600;  1 drivers
v0x5a3436548eb0_0 .net *"_ivl_16", 11 0, L_0x5a3436623740;  1 drivers
v0x5a3436548f70_0 .net "b", 3 0, L_0x5a34366234f0;  alias, 1 drivers
v0x5a3436547b50_0 .net "background", 3 0, L_0x5a343661ff00;  alias, 1 drivers
v0x5a3436546790_0 .net "background_color", 3 0, v0x5a34365f8530_0;  alias, 1 drivers
v0x5a3436546870_0 .var "background_rgb", 11 0;
v0x5a34365440d0_0 .net "bright_colors", 0 0, L_0x5a3436617f90;  alias, 1 drivers
v0x5a3436544190_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a3436542d70_0 .net "dac_b", 3 0, L_0x5a34366232a0;  1 drivers
v0x5a3436542e50_0 .net "dac_g", 3 0, L_0x5a3436623200;  1 drivers
v0x5a3436589760_0 .net "dac_r", 3 0, L_0x5a3436623160;  1 drivers
v0x5a3436589840_0 .var "font_bit", 0 0;
v0x5a343658e980_0 .net "font_mem_addr", 13 0, L_0x5a3436622fe0;  1 drivers
v0x5a343658ea60 .array "font_rom", 16383 0, 0 0;
v0x5a343658cae0_0 .net "foreground", 3 0, L_0x5a343661ffa0;  alias, 1 drivers
v0x5a343658cbc0_0 .var "foreground_rgb", 11 0;
v0x5a343655b290_0 .net "g", 3 0, L_0x5a3436623410;  alias, 1 drivers
v0x5a343655b370_0 .net "glyph", 7 0, L_0x5a3436620090;  alias, 1 drivers
v0x5a3436561ac0_0 .net "glyph_col", 2 0, v0x5a34365dfa70_0;  1 drivers
v0x5a3436561ba0_0 .net "glyph_row", 2 0, v0x5a34365dfb30_0;  1 drivers
v0x5a3436554ad0 .array "graphics_color_lut", 15 0, 11 0;
v0x5a3436568390_0 .net "graphics_colour", 7 0, v0x5a34365da160_0;  alias, 1 drivers
v0x5a34365a9ac0_0 .net "graphics_enabled", 0 0, v0x5a34365f0ae0_0;  alias, 1 drivers
v0x5a34365a9b80_0 .var "graphics_pixel_color_int", 11 0;
v0x5a3436562580_0 .var "graphics_pixel_colour", 11 0;
v0x5a3436562640_0 .net "palette_sel", 0 0, L_0x5a34366180d0;  alias, 1 drivers
v0x5a34365a8080_0 .net "r", 3 0, L_0x5a3436623370;  alias, 1 drivers
v0x5a34365a8160_0 .net "render_cursor", 0 0, v0x5a34365da620_0;  alias, 1 drivers
v0x5a34363d8800 .array "text_color_lut", 15 0, 11 0;
v0x5a34363d8b50_0 .net "vga_256_color", 0 0, v0x5a34365f1a10_0;  alias, 1 drivers
v0x5a3436427f10_0 .net "vga_dac_rd", 17 0, v0x5a34365f0290_0;  alias, 1 drivers
E_0x5a343639f410 .event posedge, v0x5a3436544190_0;
E_0x5a343639f000/0 .event anyedge, v0x5a34363d8b50_0, v0x5a3436589760_0, v0x5a3436542e50_0, v0x5a3436542d70_0;
v0x5a34363d8800_0 .array/port v0x5a34363d8800, 0;
v0x5a34363d8800_1 .array/port v0x5a34363d8800, 1;
E_0x5a343639f000/1 .event anyedge, v0x5a3436568390_0, v0x5a3436546790_0, v0x5a34363d8800_0, v0x5a34363d8800_1;
v0x5a34363d8800_2 .array/port v0x5a34363d8800, 2;
v0x5a34363d8800_3 .array/port v0x5a34363d8800, 3;
v0x5a34363d8800_4 .array/port v0x5a34363d8800, 4;
v0x5a34363d8800_5 .array/port v0x5a34363d8800, 5;
E_0x5a343639f000/2 .event anyedge, v0x5a34363d8800_2, v0x5a34363d8800_3, v0x5a34363d8800_4, v0x5a34363d8800_5;
v0x5a34363d8800_6 .array/port v0x5a34363d8800, 6;
v0x5a34363d8800_7 .array/port v0x5a34363d8800, 7;
v0x5a34363d8800_8 .array/port v0x5a34363d8800, 8;
v0x5a34363d8800_9 .array/port v0x5a34363d8800, 9;
E_0x5a343639f000/3 .event anyedge, v0x5a34363d8800_6, v0x5a34363d8800_7, v0x5a34363d8800_8, v0x5a34363d8800_9;
v0x5a34363d8800_10 .array/port v0x5a34363d8800, 10;
v0x5a34363d8800_11 .array/port v0x5a34363d8800, 11;
v0x5a34363d8800_12 .array/port v0x5a34363d8800, 12;
v0x5a34363d8800_13 .array/port v0x5a34363d8800, 13;
E_0x5a343639f000/4 .event anyedge, v0x5a34363d8800_10, v0x5a34363d8800_11, v0x5a34363d8800_12, v0x5a34363d8800_13;
v0x5a34363d8800_14 .array/port v0x5a34363d8800, 14;
v0x5a34363d8800_15 .array/port v0x5a34363d8800, 15;
E_0x5a343639f000/5 .event anyedge, v0x5a34363d8800_14, v0x5a34363d8800_15, v0x5a3436562640_0, v0x5a34365440d0_0;
v0x5a3436554ad0_0 .array/port v0x5a3436554ad0, 0;
v0x5a3436554ad0_1 .array/port v0x5a3436554ad0, 1;
v0x5a3436554ad0_2 .array/port v0x5a3436554ad0, 2;
E_0x5a343639f000/6 .event anyedge, v0x5a3436568390_0, v0x5a3436554ad0_0, v0x5a3436554ad0_1, v0x5a3436554ad0_2;
v0x5a3436554ad0_3 .array/port v0x5a3436554ad0, 3;
v0x5a3436554ad0_4 .array/port v0x5a3436554ad0, 4;
v0x5a3436554ad0_5 .array/port v0x5a3436554ad0, 5;
v0x5a3436554ad0_6 .array/port v0x5a3436554ad0, 6;
E_0x5a343639f000/7 .event anyedge, v0x5a3436554ad0_3, v0x5a3436554ad0_4, v0x5a3436554ad0_5, v0x5a3436554ad0_6;
v0x5a3436554ad0_7 .array/port v0x5a3436554ad0, 7;
v0x5a3436554ad0_8 .array/port v0x5a3436554ad0, 8;
v0x5a3436554ad0_9 .array/port v0x5a3436554ad0, 9;
v0x5a3436554ad0_10 .array/port v0x5a3436554ad0, 10;
E_0x5a343639f000/8 .event anyedge, v0x5a3436554ad0_7, v0x5a3436554ad0_8, v0x5a3436554ad0_9, v0x5a3436554ad0_10;
v0x5a3436554ad0_11 .array/port v0x5a3436554ad0, 11;
v0x5a3436554ad0_12 .array/port v0x5a3436554ad0, 12;
v0x5a3436554ad0_13 .array/port v0x5a3436554ad0, 13;
v0x5a3436554ad0_14 .array/port v0x5a3436554ad0, 14;
E_0x5a343639f000/9 .event anyedge, v0x5a3436554ad0_11, v0x5a3436554ad0_12, v0x5a3436554ad0_13, v0x5a3436554ad0_14;
v0x5a3436554ad0_15 .array/port v0x5a3436554ad0, 15;
E_0x5a343639f000/10 .event anyedge, v0x5a3436554ad0_15;
E_0x5a343639f000 .event/or E_0x5a343639f000/0, E_0x5a343639f000/1, E_0x5a343639f000/2, E_0x5a343639f000/3, E_0x5a343639f000/4, E_0x5a343639f000/5, E_0x5a343639f000/6, E_0x5a343639f000/7, E_0x5a343639f000/8, E_0x5a343639f000/9, E_0x5a343639f000/10;
L_0x5a3436622fe0 .concat [ 3 3 8 0], v0x5a34365dfa70_0, v0x5a34365dfb30_0, L_0x5a3436620090;
L_0x5a3436623160 .part v0x5a34365f0290_0, 14, 4;
L_0x5a3436623200 .part v0x5a34365f0290_0, 8, 4;
L_0x5a34366232a0 .part v0x5a34365f0290_0, 2, 4;
L_0x5a3436623370 .part L_0x5a3436623740, 8, 4;
L_0x5a3436623410 .part L_0x5a3436623740, 4, 4;
L_0x5a34366234f0 .part L_0x5a3436623740, 0, 4;
L_0x5a3436623600 .functor MUXZ 12, v0x5a3436546870_0, v0x5a343658cbc0_0, L_0x5a3436623590, C4<>;
L_0x5a3436623740 .functor MUXZ 12, L_0x5a3436623600, v0x5a3436562580_0, v0x5a34365f0ae0_0, C4<>;
S_0x5a3436561160 .scope module, "FrameBuffer" "FrameBuffer" 5 114, 7 19 0, S_0x5a3436563b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "is_border";
    .port_info 4 /OUTPUT 1 "fb_access";
    .port_info 5 /OUTPUT 16 "fb_address";
    .port_info 6 /INPUT 1 "fb_ack";
    .port_info 7 /INPUT 16 "fb_data";
    .port_info 8 /INPUT 10 "row";
    .port_info 9 /INPUT 10 "col";
    .port_info 10 /INPUT 1 "is_blank";
    .port_info 11 /INPUT 1 "cursor_enabled";
    .port_info 12 /INPUT 15 "cursor_pos";
    .port_info 13 /INPUT 3 "cursor_scan_start";
    .port_info 14 /INPUT 3 "cursor_scan_end";
    .port_info 15 /INPUT 1 "graphics_enabled";
    .port_info 16 /OUTPUT 8 "glyph";
    .port_info 17 /OUTPUT 4 "background";
    .port_info 18 /OUTPUT 4 "foreground";
    .port_info 19 /OUTPUT 1 "render_cursor";
    .port_info 20 /INPUT 1 "vga_256_color";
    .port_info 21 /OUTPUT 8 "graphics_colour";
L_0x5a343661f6b0 .functor OR 1, L_0x5a343661b4a0, L_0x5a3436620130, C4<0>, C4<0>;
v0x5a34365d83c0_0 .net *"_ivl_10", 15 0, L_0x5a3436620260;  1 drivers
L_0x783ebe03aa38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a34365d84c0_0 .net/2u *"_ivl_12", 0 0, L_0x783ebe03aa38;  1 drivers
L_0x783ebe03aa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a34365d85a0_0 .net/2u *"_ivl_14", 0 0, L_0x783ebe03aa80;  1 drivers
v0x5a34365d8690_0 .net *"_ivl_16", 10 0, L_0x5a34366203e0;  1 drivers
L_0x783ebe03aac8 .functor BUFT 1, C4<00000010000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d8770_0 .net/2u *"_ivl_18", 10 0, L_0x783ebe03aac8;  1 drivers
v0x5a34365d8850_0 .net *"_ivl_20", 10 0, L_0x5a3436620560;  1 drivers
L_0x783ebe03ab10 .functor BUFT 1, C4<00001010000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d8930_0 .net/2u *"_ivl_22", 10 0, L_0x783ebe03ab10;  1 drivers
v0x5a34365d8a10_0 .net *"_ivl_25", 10 0, L_0x5a34366206a0;  1 drivers
L_0x783ebe03ab58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a34365d8af0_0 .net/2u *"_ivl_26", 0 0, L_0x783ebe03ab58;  1 drivers
v0x5a34365d8c60_0 .net *"_ivl_28", 10 0, L_0x5a3436620830;  1 drivers
L_0x783ebe03aba0 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d8d40_0 .net/2u *"_ivl_30", 10 0, L_0x783ebe03aba0;  1 drivers
v0x5a34365d8e20_0 .net *"_ivl_32", 10 0, L_0x5a3436620970;  1 drivers
v0x5a34365d8f00_0 .net *"_ivl_34", 10 0, L_0x5a3436620b10;  1 drivers
L_0x783ebe03abe8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d8fe0_0 .net/2u *"_ivl_40", 3 0, L_0x783ebe03abe8;  1 drivers
v0x5a34365d90c0_0 .net *"_ivl_43", 8 0, L_0x5a3436620ec0;  1 drivers
L_0x783ebe03ac30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d91a0_0 .net/2u *"_ivl_46", 3 0, L_0x783ebe03ac30;  1 drivers
v0x5a34365d9280_0 .net *"_ivl_49", 8 0, L_0x5a3436621160;  1 drivers
v0x5a34365d9360_0 .net *"_ivl_5", 0 0, L_0x5a3436620130;  1 drivers
v0x5a34365d9420_0 .net *"_ivl_7", 0 0, L_0x5a343661f6b0;  1 drivers
L_0x783ebe03a9f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d94e0_0 .net/2u *"_ivl_8", 15 0, L_0x783ebe03a9f0;  1 drivers
v0x5a34365d95c0_0 .net "background", 3 0, L_0x5a343661ff00;  alias, 1 drivers
v0x5a34365d9680_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365d9720_0 .net "col", 9 0, L_0x5a3436622ef0;  1 drivers
v0x5a34365d97f0_0 .net "cursor_enabled", 0 0, L_0x5a3436618030;  alias, 1 drivers
v0x5a34365d9890_0 .net "cursor_pos", 14 0, v0x5a34365f8e70_0;  alias, 1 drivers
v0x5a34365d9970_0 .net "cursor_scan_end", 2 0, v0x5a34365f8f80_0;  alias, 1 drivers
v0x5a34365d9a50_0 .net "cursor_scan_start", 2 0, v0x5a34365f9090_0;  alias, 1 drivers
v0x5a34365d9b30_0 .net "fb_access", 0 0, L_0x5a3436620bb0;  alias, 1 drivers
v0x5a34365d9c00_0 .net "fb_ack", 0 0, v0x5a34366006b0_0;  alias, 1 drivers
v0x5a34365d9ca0_0 .net "fb_address", 15 0, v0x5a34365d7030_0;  alias, 1 drivers
v0x5a34365d9d40_0 .net "fb_data", 15 0, v0x5a34366007f0_0;  alias, 1 drivers
v0x5a34365d9e30_0 .net "foreground", 3 0, L_0x5a343661ffa0;  alias, 1 drivers
v0x5a34365d9ef0_0 .net "glyph", 7 0, L_0x5a3436620090;  alias, 1 drivers
v0x5a34365d9fc0_0 .net "glyph_row", 2 0, L_0x5a3436620e20;  1 drivers
v0x5a34365da080_0 .net "graphics_col", 12 0, L_0x5a3436621290;  1 drivers
v0x5a34365da160_0 .var "graphics_colour", 7 0;
v0x5a34365da250_0 .net "graphics_enabled", 0 0, v0x5a34365f0ae0_0;  alias, 1 drivers
v0x5a34365da320_0 .net "graphics_row", 12 0, L_0x5a3436621070;  1 drivers
v0x5a34365da3c0_0 .net "is_blank", 0 0, L_0x5a343661ce70;  alias, 1 drivers
v0x5a34365da480_0 .net "is_border", 0 0, L_0x5a343661b4a0;  alias, 1 drivers
v0x5a34365da540_0 .var "pixel_word_offs", 2 0;
v0x5a34365da620_0 .var "render_cursor", 0 0;
v0x5a34365da6f0_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
v0x5a34365da7e0_0 .net "row", 9 0, L_0x5a3436622e00;  1 drivers
v0x5a34365da880_0 .net "sys_clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365da920_0 .net "text_address", 11 0, L_0x5a3436620c70;  1 drivers
v0x5a34365da9e0_0 .net "vga_256_color", 0 0, v0x5a34365f1a10_0;  alias, 1 drivers
v0x5a34365daab0_0 .net "vga_q", 15 0, v0x5a34365d5cd0_0;  1 drivers
v0x5a34365daba0_0 .var "vga_valid", 0 0;
E_0x5a3436366530/0 .event anyedge, v0x5a34363d8b50_0, v0x5a34365da540_0, v0x5a34365d5cd0_0, v0x5a34365d5cd0_0;
E_0x5a3436366530/1 .event anyedge, v0x5a34365d5cd0_0, v0x5a34365d5cd0_0, v0x5a34365d5cd0_0, v0x5a34365d5cd0_0;
E_0x5a3436366530/2 .event anyedge, v0x5a34365d5cd0_0, v0x5a34365d5cd0_0, v0x5a34365da540_0, v0x5a34365d5cd0_0;
E_0x5a3436366530/3 .event anyedge, v0x5a34365d5cd0_0, v0x5a34365da480_0, v0x5a34365daba0_0;
E_0x5a3436366530 .event/or E_0x5a3436366530/0, E_0x5a3436366530/1, E_0x5a3436366530/2, E_0x5a3436366530/3;
L_0x5a343661ff00 .part L_0x5a3436620260, 12, 4;
L_0x5a343661ffa0 .part L_0x5a3436620260, 8, 4;
L_0x5a3436620090 .part L_0x5a3436620260, 0, 8;
L_0x5a3436620130 .reduce/nor v0x5a34365daba0_0;
L_0x5a3436620260 .functor MUXZ 16, v0x5a34365d5cd0_0, L_0x783ebe03a9f0, L_0x5a343661f6b0, C4<>;
L_0x5a34366203e0 .concat [ 10 1 0 0], L_0x5a3436622e00, L_0x783ebe03aa80;
L_0x5a3436620560 .arith/div 11, L_0x5a34366203e0, L_0x783ebe03aac8;
L_0x5a34366206a0 .arith/mult 11, L_0x5a3436620560, L_0x783ebe03ab10;
L_0x5a3436620830 .concat [ 10 1 0 0], L_0x5a3436622ef0, L_0x783ebe03ab58;
L_0x5a3436620970 .arith/div 11, L_0x5a3436620830, L_0x783ebe03aba0;
L_0x5a3436620b10 .arith/sum 11, L_0x5a34366206a0, L_0x5a3436620970;
L_0x5a3436620c70 .concat [ 11 1 0 0], L_0x5a3436620b10, L_0x783ebe03aa38;
L_0x5a3436620e20 .part L_0x5a3436622e00, 1, 3;
L_0x5a3436620ec0 .part L_0x5a3436622e00, 1, 9;
L_0x5a3436621070 .concat [ 9 4 0 0], L_0x5a3436620ec0, L_0x783ebe03abe8;
L_0x5a3436621160 .part L_0x5a3436622ef0, 1, 9;
L_0x5a3436621290 .concat [ 9 4 0 0], L_0x5a3436621160, L_0x783ebe03ac30;
L_0x5a3436622c70 .ufunc/vec4 TD_$unit.get_video_mode, 2, v0x5a34365f0ae0_0, v0x5a34365f1a10_0 (v0x5a34365ac5d0_0, v0x5a34365ac6d0_0) S_0x5a3436554170;
S_0x5a3436449cf0 .scope module, "FBPrefetch" "FBPrefetch" 7 84, 8 20 0, S_0x5a3436561160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 10 "row";
    .port_info 5 /INPUT 10 "col";
    .port_info 6 /OUTPUT 16 "fb_address";
    .port_info 7 /OUTPUT 1 "fb_access";
    .port_info 8 /INPUT 1 "fb_ack";
    .port_info 9 /INPUT 16 "fb_data";
    .port_info 10 /OUTPUT 16 "q";
P_0x5a343644c1a0 .param/l "cols" 1 8 32, +C4<00000000000000000000001010000000>;
P_0x5a343644c1e0 .param/l "rows" 1 8 33, +C4<00000000000000000000000110010000>;
L_0x5a3436620db0 .functor NOT 1, v0x5a34366006b0_0, C4<0>, C4<0>, C4<0>;
L_0x5a3436620bb0 .functor AND 1, L_0x5a34366214c0, L_0x5a3436620db0, C4<1>, C4<1>;
L_0x5a34366227d0 .functor AND 1, v0x5a34365d6d00_0, L_0x5a3436622130, C4<1>, C4<1>;
v0x5a34365d6070_0 .net *"_ivl_12", 31 0, L_0x5a3436621690;  1 drivers
L_0x783ebe03ad08 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d6170_0 .net *"_ivl_15", 21 0, L_0x783ebe03ad08;  1 drivers
L_0x783ebe03ad50 .functor BUFT 1, C4<00000000000000000000000110001111>, C4<0>, C4<0>, C4<0>;
v0x5a34365d6250_0 .net/2u *"_ivl_16", 31 0, L_0x783ebe03ad50;  1 drivers
v0x5a34365d6310_0 .net *"_ivl_18", 0 0, L_0x5a3436621780;  1 drivers
v0x5a34365d63d0_0 .net *"_ivl_2", 0 0, L_0x5a34366214c0;  1 drivers
L_0x783ebe03ad98 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d6490_0 .net/2u *"_ivl_20", 9 0, L_0x783ebe03ad98;  1 drivers
L_0x783ebe03ade0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5a34365d6570_0 .net/2u *"_ivl_22", 9 0, L_0x783ebe03ade0;  1 drivers
v0x5a34365d6650_0 .net *"_ivl_24", 9 0, L_0x5a34366218f0;  1 drivers
L_0x783ebe03ae28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d6730_0 .net/2u *"_ivl_28", 7 0, L_0x783ebe03ae28;  1 drivers
L_0x783ebe03ae70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d68a0_0 .net/2u *"_ivl_34", 3 0, L_0x783ebe03ae70;  1 drivers
v0x5a34365d6980_0 .net *"_ivl_37", 8 0, L_0x5a3436621ec0;  1 drivers
v0x5a34365d6a60_0 .net *"_ivl_4", 0 0, L_0x5a3436620db0;  1 drivers
v0x5a34365d6b40_0 .net "col", 9 0, L_0x5a3436622ef0;  alias, 1 drivers
v0x5a34365d6c20_0 .net "col_address", 7 0, L_0x5a3436621c20;  1 drivers
v0x5a34365d6d00_0 .var "do_next_row", 0 0;
v0x5a34365d6dc0_0 .net "fb_access", 0 0, L_0x5a3436620bb0;  alias, 1 drivers
v0x5a34365d6e80_0 .net "fb_ack", 0 0, v0x5a34366006b0_0;  alias, 1 drivers
v0x5a34365d7030_0 .var "fb_address", 15 0;
v0x5a34365d70f0_0 .net "fb_data", 15 0, v0x5a34366007f0_0;  alias, 1 drivers
v0x5a34365d71e0_0 .net "graphics_row", 12 0, L_0x5a3436621f90;  1 drivers
v0x5a34365d72a0_0 .net/2u "mode", 1 0, L_0x5a3436622c70;  1 drivers
v0x5a34365d7380_0 .net "next_row", 9 0, L_0x5a3436621a50;  1 drivers
v0x5a34365d7460_0 .net "q", 15 0, v0x5a34365d5cd0_0;  alias, 1 drivers
v0x5a34365d7550_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
v0x5a34365d7620_0 .net "row", 9 0, L_0x5a3436622e00;  alias, 1 drivers
v0x5a34365d76c0_0 .net "row_base", 9 0, L_0x5a3436621d10;  1 drivers
v0x5a34365d77a0_0 .net/2u "sync_mode", 1 0, L_0x5a3436622bd0;  1 drivers
v0x5a34365d7880_0 .net "sync_ready", 0 0, L_0x5a3436622130;  1 drivers
v0x5a34365d7950_0 .net "sync_row", 9 0, L_0x5a3436622a20;  1 drivers
v0x5a34365d7a10_0 .net "sys_address", 8 0, L_0x5a34366213d0;  1 drivers
v0x5a34365d7b00_0 .net "sys_clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365d7ba0_0 .var "sys_cur_buffer", 0 0;
v0x5a34365d7c40_0 .net "sys_load", 0 0, L_0x5a3436622380;  1 drivers
v0x5a34365d7ce0_0 .var/2u "sys_mode", 1 0;
v0x5a34365d7dc0_0 .var "sys_next_row", 9 0;
v0x5a34365d7ea0_0 .var "vga_address", 8 0;
v0x5a34365d7f60_0 .net "vga_clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365d8000_0 .var "vga_cur_buffer", 0 0;
v0x5a34365d80a0_0 .var "words_done", 7 0;
v0x5a34365d8180_0 .var "words_per_row", 7 0;
E_0x5a3436389f50/0 .event anyedge, v0x5a34365d72a0_0, v0x5a34365d8000_0, v0x5a34365d6b40_0, v0x5a34365d6b40_0;
E_0x5a3436389f50/1 .event anyedge, v0x5a34365d6b40_0;
E_0x5a3436389f50 .event/or E_0x5a3436389f50/0, E_0x5a3436389f50/1;
E_0x5a34365d3e70 .event anyedge, v0x5a34365d7ce0_0, v0x5a34365d7dc0_0, v0x5a34365d7dc0_0;
E_0x5a34365d3eb0 .event anyedge, v0x5a34365d72a0_0, v0x5a34365d7620_0, v0x5a34365d7620_0;
E_0x5a34365a9c40 .event posedge, v0x5a34365d4e10_0, v0x5a34363cf080_0;
E_0x5a3436428350 .event anyedge, v0x5a34365d6b40_0, v0x5a34365d72a0_0, v0x5a34365d7620_0, v0x5a34365d7620_0;
E_0x5a343643b7b0 .event anyedge, v0x5a34365d7ce0_0;
E_0x5a343643b850/0 .event anyedge, v0x5a34365d72a0_0, v0x5a34365d76c0_0, v0x5a34365d6c20_0, v0x5a34365d71e0_0;
E_0x5a343643b850/1 .event anyedge, v0x5a34365d71e0_0, v0x5a34365d76c0_0;
E_0x5a343643b850 .event/or E_0x5a343643b850/0, E_0x5a343643b850/1;
L_0x5a34366213d0 .concat [ 8 1 0 0], v0x5a34365d80a0_0, v0x5a34365d7ba0_0;
L_0x5a34366214c0 .cmp/gt 8, v0x5a34365d8180_0, v0x5a34365d80a0_0;
L_0x5a3436621690 .concat [ 10 22 0 0], L_0x5a3436622e00, L_0x783ebe03ad08;
L_0x5a3436621780 .cmp/eq 32, L_0x5a3436621690, L_0x783ebe03ad50;
L_0x5a34366218f0 .arith/sum 10, L_0x5a3436622e00, L_0x783ebe03ade0;
L_0x5a3436621a50 .functor MUXZ 10, L_0x5a34366218f0, L_0x783ebe03ad98, L_0x5a3436621780, C4<>;
L_0x5a3436621c20 .functor MUXZ 8, v0x5a34365d80a0_0, L_0x783ebe03ae28, L_0x5a3436622380, C4<>;
L_0x5a3436621d10 .functor MUXZ 10, v0x5a34365d7dc0_0, L_0x5a3436622a20, L_0x5a3436622380, C4<>;
L_0x5a3436621ec0 .part L_0x5a3436621d10, 1, 9;
L_0x5a3436621f90 .concat [ 9 4 0 0], L_0x5a3436621ec0, L_0x783ebe03ae70;
L_0x5a3436622920 .concat [ 2 10 0 0], L_0x5a3436622c70, L_0x5a3436621a50;
L_0x5a3436622a20 .part v0x5a34365d4f70_0, 2, 10;
L_0x5a3436622bd0 .part v0x5a34365d4f70_0, 0, 2;
S_0x5a343643b8d0 .scope module, "RowSync" "MCP" 8 100, 9 24 0, S_0x5a3436449cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 12 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 12 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5a34364282c0 .param/l "reset_val" 0 9 25, C4<111111111111>;
P_0x5a3436428300 .param/l "width" 0 9 24, +C4<00000000000000000000000000001100>;
L_0x5a3436621990 .functor NOT 1, v0x5a34365d4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x5a3436622130 .functor OR 1, L_0x5a34366225b0, L_0x5a3436621990, C4<0>, C4<0>;
L_0x5a3436622240 .functor AND 1, L_0x5a34366227d0, L_0x5a3436622130, C4<1>, C4<1>;
v0x5a3436365fe0_0 .net *"_ivl_0", 0 0, L_0x5a3436621990;  1 drivers
v0x5a34365d46a0_0 .net "a_ack", 0 0, L_0x5a34366225b0;  1 drivers
v0x5a34365d4740_0 .net "a_datain", 11 0, L_0x5a3436622920;  1 drivers
v0x5a34365d47e0_0 .var "a_en", 0 0;
v0x5a34365d4880_0 .net "a_load", 0 0, L_0x5a3436622240;  1 drivers
v0x5a34365d4970_0 .net "a_ready", 0 0, L_0x5a3436622130;  alias, 1 drivers
v0x5a34365d4a10_0 .net "a_send", 0 0, L_0x5a34366227d0;  1 drivers
v0x5a34365d4ab0_0 .net "b_ack", 0 0, L_0x5a3436622440;  1 drivers
v0x5a34365d4b50_0 .net "b_data", 11 0, v0x5a34365d4f70_0;  1 drivers
v0x5a34365d4c30_0 .net "b_load", 0 0, L_0x5a3436622380;  alias, 1 drivers
v0x5a34365d4cd0_0 .net "clk_a", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365d4d70_0 .net "clk_b", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365d4e10_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
v0x5a34365d4eb0_0 .var "tx_busy", 0 0;
v0x5a34365d4f70_0 .var "tx_sample", 11 0;
E_0x5a343643bab0 .event posedge, v0x5a34365d4e10_0, v0x5a3436544190_0;
S_0x5a34363a2e00 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5a343643b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a34366225b0 .functor XOR 1, v0x5a343645a5b0_0, v0x5a3436421790_0, C4<0>, C4<0>;
L_0x5a3436622670 .functor BUFZ 1, v0x5a3436421790_0, C4<0>, C4<0>, C4<0>;
v0x5a343645a8f0_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34364216d0_0 .net "d", 0 0, L_0x5a3436622440;  alias, 1 drivers
v0x5a3436421790_0 .var "last_val", 0 0;
v0x5a3436421830_0 .net "p", 0 0, L_0x5a34366225b0;  alias, 1 drivers
v0x5a34364218d0_0 .net "q", 0 0, L_0x5a3436622670;  1 drivers
o0x783ebe0840c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a34364219c0_0 .net "reset", 0 0, o0x783ebe0840c8;  0 drivers
v0x5a3436421a60_0 .net "synced", 0 0, v0x5a343645a5b0_0;  1 drivers
S_0x5a34363a0430 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34363a2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34363a3000_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34363a0730_0 .net "d", 0 0, L_0x5a3436622440;  alias, 1 drivers
v0x5a34363a07d0_0 .var "p1", 0 0;
v0x5a343645a5b0_0 .var "p2", 0 0;
v0x5a343645a670_0 .net "q", 0 0, v0x5a343645a5b0_0;  alias, 1 drivers
v0x5a343645a780_0 .net "reset", 0 0, o0x783ebe0840c8;  alias, 0 drivers
E_0x5a34363a0660 .event posedge, v0x5a343645a780_0, v0x5a3436544190_0;
S_0x5a34363e21c0 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5a343643b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a3436622380 .functor XOR 1, v0x5a34363cf2f0_0, v0x5a343646c710_0, C4<0>, C4<0>;
L_0x5a3436622440 .functor BUFZ 1, v0x5a343646c710_0, C4<0>, C4<0>, C4<0>;
v0x5a343646c580_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a343646c640_0 .net "d", 0 0, v0x5a34365d47e0_0;  1 drivers
v0x5a343646c710_0 .var "last_val", 0 0;
v0x5a343646c7e0_0 .net "p", 0 0, L_0x5a3436622380;  alias, 1 drivers
v0x5a3436365cf0_0 .net "q", 0 0, L_0x5a3436622440;  alias, 1 drivers
o0x783ebe084428 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a3436365e30_0 .net "reset", 0 0, o0x783ebe084428;  0 drivers
v0x5a3436365ed0_0 .net "synced", 0 0, v0x5a34363cf2f0_0;  1 drivers
S_0x5a34363e23c0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34363e21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34363cf080_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34363cf160_0 .net "d", 0 0, v0x5a34365d47e0_0;  alias, 1 drivers
v0x5a34363cf220_0 .var "p1", 0 0;
v0x5a34363cf2f0_0 .var "p2", 0 0;
v0x5a34363cf3b0_0 .net "q", 0 0, v0x5a34363cf2f0_0;  alias, 1 drivers
v0x5a343646c460_0 .net "reset", 0 0, o0x783ebe084428;  alias, 0 drivers
E_0x5a34363a0870 .event posedge, v0x5a343646c460_0, v0x5a34363cf080_0;
S_0x5a34365d51a0 .scope module, "VGAPrefetchRAM" "VGAPrefetchRAM_sim" 8 43, 12 9 0, S_0x5a3436449cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "address_a";
    .port_info 1 /INPUT 9 "address_b";
    .port_info 2 /INPUT 1 "clock_a";
    .port_info 3 /INPUT 1 "clock_b";
    .port_info 4 /INPUT 16 "data_a";
    .port_info 5 /INPUT 16 "data_b";
    .port_info 6 /INPUT 1 "wren_a";
    .port_info 7 /INPUT 1 "wren_b";
    .port_info 8 /OUTPUT 16 "q_a";
    .port_info 9 /OUTPUT 16 "q_b";
v0x5a34365d5470_0 .net "address_a", 8 0, L_0x5a34366213d0;  alias, 1 drivers
v0x5a34365d5570_0 .net "address_b", 8 0, v0x5a34365d7ea0_0;  1 drivers
v0x5a34365d5650_0 .net "clock_a", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365d56f0_0 .net "clock_b", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365d5820_0 .net "data_a", 15 0, v0x5a34366007f0_0;  alias, 1 drivers
L_0x783ebe03ac78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a34365d58e0_0 .net "data_b", 15 0, L_0x783ebe03ac78;  1 drivers
v0x5a34365d59c0_0 .var/i "i", 31 0;
v0x5a34365d5aa0 .array "mem", 511 0, 15 0;
v0x5a34365d5b60_0 .var "q_a", 15 0;
v0x5a34365d5cd0_0 .var "q_b", 15 0;
v0x5a34365d5db0_0 .net "wren_a", 0 0, v0x5a34366006b0_0;  alias, 1 drivers
L_0x783ebe03acc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a34365d5e70_0 .net "wren_b", 0 0, L_0x783ebe03acc0;  1 drivers
E_0x5a343646c8a0 .event posedge, v0x5a34363cf080_0;
S_0x5a34365daf20 .scope module, "VGASync" "VGASync" 5 97, 13 23 0, S_0x5a3436563b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "mode_num";
    .port_info 3 /OUTPUT 1 "vsync";
    .port_info 4 /OUTPUT 1 "hsync";
    .port_info 5 /OUTPUT 1 "is_blank";
    .port_info 6 /OUTPUT 11 "row";
    .port_info 7 /OUTPUT 11 "col";
    .port_info 8 /OUTPUT 1 "V_BLANK";
    .port_info 9 /OUTPUT 1 "H_BLANK";
L_0x5a343661c430 .functor OR 1, L_0x5a343661c0c0, L_0x5a343661c560, C4<0>, C4<0>;
L_0x5a343661cb60 .functor OR 1, L_0x5a343661c830, L_0x5a343661cc90, C4<0>, C4<0>;
L_0x5a343661ce70 .functor OR 1, L_0x5a343661c430, L_0x5a343661cb60, C4<0>, C4<0>;
L_0x5a343661cf80 .functor BUFZ 1, L_0x5a343661c430, C4<0>, C4<0>, C4<0>;
L_0x5a343661d020 .functor BUFZ 1, L_0x5a343661cb60, C4<0>, C4<0>, C4<0>;
L_0x5a343661cc20 .functor AND 1, L_0x5a343661dbd0, L_0x5a343661e0f0, C4<1>, C4<1>;
L_0x5a343661e360 .functor NOT 1, L_0x5a343661cc20, C4<0>, C4<0>, C4<0>;
L_0x5a343661e7c0 .functor AND 1, L_0x5a343661ecc0, L_0x5a343661ee50, C4<1>, C4<1>;
L_0x5a343661f320 .functor NOT 1, L_0x5a343661e7c0, C4<0>, C4<0>, C4<0>;
v0x5a34365db200_0 .net "H_BLANK", 0 0, L_0x5a343661d020;  alias, 1 drivers
v0x5a34365db2c0_0 .net "V_BLANK", 0 0, L_0x5a343661cf80;  alias, 1 drivers
v0x5a34365db380_0 .net *"_ivl_10", 10 0, L_0x5a343661c390;  1 drivers
L_0x783ebe03a9a8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x5a34365db470_0 .net/2u *"_ivl_100", 10 0, L_0x783ebe03a9a8;  1 drivers
v0x5a34365db550_0 .net *"_ivl_103", 10 0, L_0x5a343661fa40;  1 drivers
v0x5a34365db680_0 .net *"_ivl_104", 10 0, L_0x5a343661fae0;  1 drivers
v0x5a34365db760_0 .net *"_ivl_12", 0 0, L_0x5a343661c560;  1 drivers
v0x5a34365db820_0 .net *"_ivl_17", 10 0, L_0x5a343661c740;  1 drivers
v0x5a34365db900_0 .net *"_ivl_18", 0 0, L_0x5a343661c830;  1 drivers
v0x5a34365db9c0_0 .net *"_ivl_21", 10 0, L_0x5a343661c920;  1 drivers
v0x5a34365dbaa0_0 .net *"_ivl_23", 10 0, L_0x5a343661ca20;  1 drivers
v0x5a34365dbb80_0 .net *"_ivl_24", 10 0, L_0x5a343661cac0;  1 drivers
v0x5a34365dbc60_0 .net *"_ivl_26", 0 0, L_0x5a343661cc90;  1 drivers
v0x5a34365dbd20_0 .net *"_ivl_3", 10 0, L_0x5a343661c020;  1 drivers
v0x5a34365dbe00_0 .net *"_ivl_37", 10 0, L_0x5a343661d090;  1 drivers
v0x5a34365dbee0_0 .net *"_ivl_39", 10 0, L_0x5a343661d1b0;  1 drivers
v0x5a34365dbfc0_0 .net *"_ivl_4", 0 0, L_0x5a343661c0c0;  1 drivers
v0x5a34365dc080_0 .net *"_ivl_43", 10 0, L_0x5a343661d420;  1 drivers
v0x5a34365dc160_0 .net *"_ivl_45", 10 0, L_0x5a343661d4c0;  1 drivers
v0x5a34365dc240_0 .net *"_ivl_49", 10 0, L_0x5a343661d740;  1 drivers
v0x5a34365dc320_0 .net *"_ivl_50", 10 0, L_0x5a343661d560;  1 drivers
v0x5a34365dc400_0 .net *"_ivl_53", 10 0, L_0x5a343661d930;  1 drivers
v0x5a34365dc4e0_0 .net *"_ivl_54", 10 0, L_0x5a343661da90;  1 drivers
v0x5a34365dc5c0_0 .net *"_ivl_56", 0 0, L_0x5a343661dbd0;  1 drivers
v0x5a34365dc680_0 .net *"_ivl_59", 10 0, L_0x5a343661dd90;  1 drivers
v0x5a34365dc760_0 .net *"_ivl_61", 10 0, L_0x5a343661de30;  1 drivers
v0x5a34365dc840_0 .net *"_ivl_62", 10 0, L_0x5a343661dfb0;  1 drivers
v0x5a34365dc920_0 .net *"_ivl_64", 0 0, L_0x5a343661e0f0;  1 drivers
v0x5a34365dc9e0_0 .net *"_ivl_67", 0 0, L_0x5a343661cc20;  1 drivers
v0x5a34365dcaa0_0 .net *"_ivl_7", 10 0, L_0x5a343661c160;  1 drivers
v0x5a34365dcb80_0 .net *"_ivl_71", 10 0, L_0x5a343661e470;  1 drivers
v0x5a34365dcc60_0 .net *"_ivl_72", 10 0, L_0x5a343661e720;  1 drivers
v0x5a34365dcd40_0 .net *"_ivl_75", 10 0, L_0x5a343661e9d0;  1 drivers
v0x5a34365dd030_0 .net *"_ivl_76", 10 0, L_0x5a343661ea70;  1 drivers
v0x5a34365dd110_0 .net *"_ivl_78", 0 0, L_0x5a343661ecc0;  1 drivers
v0x5a34365dd1d0_0 .net *"_ivl_81", 10 0, L_0x5a343661edb0;  1 drivers
v0x5a34365dd2b0_0 .net *"_ivl_83", 10 0, L_0x5a343661ef70;  1 drivers
v0x5a34365dd390_0 .net *"_ivl_84", 10 0, L_0x5a343661f010;  1 drivers
v0x5a34365dd470_0 .net *"_ivl_86", 0 0, L_0x5a343661ee50;  1 drivers
v0x5a34365dd530_0 .net *"_ivl_89", 0 0, L_0x5a343661e7c0;  1 drivers
v0x5a34365dd5f0_0 .net *"_ivl_9", 10 0, L_0x5a343661c230;  1 drivers
L_0x783ebe03a960 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x5a34365dd6d0_0 .net/2u *"_ivl_92", 10 0, L_0x783ebe03a960;  1 drivers
v0x5a34365dd7b0_0 .net *"_ivl_95", 10 0, L_0x5a343661f430;  1 drivers
v0x5a34365dd890_0 .net *"_ivl_96", 10 0, L_0x5a343661f610;  1 drivers
v0x5a34365dd970_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365dda10_0 .net "col", 10 0, L_0x5a343661fd30;  alias, 1 drivers
v0x5a34365ddaf0_0 .net "h_blank", 0 0, L_0x5a343661cb60;  1 drivers
v0x5a34365ddbb0_0 .net "h_sync_width", 10 0, L_0x5a343661d250;  1 drivers
v0x5a34365ddc90_0 .var "hcount", 10 0;
v0x5a34365ddd70_0 .net "hsync", 0 0, L_0x5a343661e360;  alias, 1 drivers
v0x5a34365dde30_0 .net "is_blank", 0 0, L_0x5a343661ce70;  alias, 1 drivers
v0x5a34365dded0_0 .net "mode_num", 7 0, v0x5a34365f2320_0;  alias, 1 drivers
v0x5a34365ddf90_0 .net "mode_params", 127 0, L_0x5a343661bf80;  1 drivers
v0x5a34365de070_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
v0x5a34365de110_0 .net "row", 10 0, L_0x5a343661f770;  alias, 1 drivers
v0x5a34365de1f0_0 .net "v_blank", 0 0, L_0x5a343661c430;  1 drivers
v0x5a34365de2b0_0 .net "v_sync_width", 10 0, L_0x5a343661d600;  1 drivers
v0x5a34365de390_0 .var "vcount", 10 0;
v0x5a34365de470_0 .net "vsync", 0 0, L_0x5a343661f320;  alias, 1 drivers
L_0x5a343661bf80 .ufunc/vec4 TD_$unit.get_mode_params, 128, v0x5a34365f2320_0 (v0x5a34365aa620_0) S_0x5a3436554f70;
L_0x5a343661c020 .part L_0x5a343661bf80, 18, 11;
L_0x5a343661c0c0 .cmp/gt 11, L_0x5a343661c020, v0x5a34365de390_0;
L_0x5a343661c160 .part L_0x5a343661bf80, 18, 11;
L_0x5a343661c230 .part L_0x5a343661bf80, 106, 11;
L_0x5a343661c390 .arith/sum 11, L_0x5a343661c160, L_0x5a343661c230;
L_0x5a343661c560 .cmp/ge 11, v0x5a34365de390_0, L_0x5a343661c390;
L_0x5a343661c740 .part L_0x5a343661bf80, 29, 11;
L_0x5a343661c830 .cmp/gt 11, L_0x5a343661c740, v0x5a34365ddc90_0;
L_0x5a343661c920 .part L_0x5a343661bf80, 29, 11;
L_0x5a343661ca20 .part L_0x5a343661bf80, 117, 11;
L_0x5a343661cac0 .arith/sum 11, L_0x5a343661c920, L_0x5a343661ca20;
L_0x5a343661cc90 .cmp/ge 11, v0x5a34365ddc90_0, L_0x5a343661cac0;
L_0x5a343661d090 .part L_0x5a343661bf80, 62, 11;
L_0x5a343661d1b0 .part L_0x5a343661bf80, 73, 11;
L_0x5a343661d250 .arith/sub 11, L_0x5a343661d090, L_0x5a343661d1b0;
L_0x5a343661d420 .part L_0x5a343661bf80, 40, 11;
L_0x5a343661d4c0 .part L_0x5a343661bf80, 51, 11;
L_0x5a343661d600 .arith/sub 11, L_0x5a343661d420, L_0x5a343661d4c0;
L_0x5a343661d740 .part L_0x5a343661bf80, 95, 11;
L_0x5a343661d560 .arith/sub 11, L_0x5a343661d740, L_0x5a343661d250;
L_0x5a343661d930 .part L_0x5a343661bf80, 29, 11;
L_0x5a343661da90 .arith/sub 11, L_0x5a343661d560, L_0x5a343661d930;
L_0x5a343661dbd0 .cmp/ge 11, v0x5a34365ddc90_0, L_0x5a343661da90;
L_0x5a343661dd90 .part L_0x5a343661bf80, 95, 11;
L_0x5a343661de30 .part L_0x5a343661bf80, 29, 11;
L_0x5a343661dfb0 .arith/sub 11, L_0x5a343661dd90, L_0x5a343661de30;
L_0x5a343661e0f0 .cmp/gt 11, L_0x5a343661dfb0, v0x5a34365ddc90_0;
L_0x5a343661e470 .part L_0x5a343661bf80, 84, 11;
L_0x5a343661e720 .arith/sub 11, L_0x5a343661e470, L_0x5a343661d600;
L_0x5a343661e9d0 .part L_0x5a343661bf80, 18, 11;
L_0x5a343661ea70 .arith/sub 11, L_0x5a343661e720, L_0x5a343661e9d0;
L_0x5a343661ecc0 .cmp/ge 11, v0x5a34365de390_0, L_0x5a343661ea70;
L_0x5a343661edb0 .part L_0x5a343661bf80, 84, 11;
L_0x5a343661ef70 .part L_0x5a343661bf80, 18, 11;
L_0x5a343661f010 .arith/sub 11, L_0x5a343661edb0, L_0x5a343661ef70;
L_0x5a343661ee50 .cmp/gt 11, L_0x5a343661f010, v0x5a34365de390_0;
L_0x5a343661f430 .part L_0x5a343661bf80, 18, 11;
L_0x5a343661f610 .arith/sub 11, v0x5a34365de390_0, L_0x5a343661f430;
L_0x5a343661f770 .functor MUXZ 11, L_0x5a343661f610, L_0x783ebe03a960, L_0x5a343661c430, C4<>;
L_0x5a343661fa40 .part L_0x5a343661bf80, 29, 11;
L_0x5a343661fae0 .arith/sub 11, v0x5a34365ddc90_0, L_0x5a343661fa40;
L_0x5a343661fd30 .functor MUXZ 11, L_0x5a343661fae0, L_0x783ebe03a9a8, L_0x5a343661cb60, C4<>;
S_0x5a34365e1510 .scope module, "VGARegisters_inst" "VGARegisters" 4 73, 14 21 0, S_0x5a3436556b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 19 "data_m_addr";
    .port_info 5 /INPUT 16 "data_m_data_in";
    .port_info 6 /OUTPUT 16 "data_m_data_out";
    .port_info 7 /INPUT 2 "data_m_bytesel";
    .port_info 8 /INPUT 1 "data_m_wr_en";
    .port_info 9 /INPUT 1 "data_m_access";
    .port_info 10 /OUTPUT 1 "data_m_ack";
    .port_info 11 /INPUT 1 "vga_vsync";
    .port_info 12 /INPUT 1 "vga_hsync";
    .port_info 13 /OUTPUT 1 "cursor_enabled";
    .port_info 14 /OUTPUT 1 "graphics_enabled";
    .port_info 15 /OUTPUT 4 "background_color";
    .port_info 16 /OUTPUT 1 "bright_colors";
    .port_info 17 /OUTPUT 1 "palette_sel";
    .port_info 18 /OUTPUT 15 "cursor_pos";
    .port_info 19 /OUTPUT 3 "cursor_scan_start";
    .port_info 20 /OUTPUT 3 "cursor_scan_end";
    .port_info 21 /OUTPUT 1 "vga_256_color";
    .port_info 22 /INPUT 8 "vga_dac_idx";
    .port_info 23 /OUTPUT 18 "vga_dac_rd";
    .port_info 24 /OUTPUT 8 "mode_num";
L_0x5a3436601d70 .functor AND 1, v0x5a34365ffc80_0, v0x5a34366000c0_0, C4<1>, C4<1>;
L_0x5a3436601f40 .functor AND 1, L_0x5a3436601d70, L_0x5a3436601ea0, C4<1>, C4<1>;
L_0x5a3436602140 .functor AND 1, L_0x5a3436601f40, L_0x5a3436602050, C4<1>, C4<1>;
L_0x5a3436602460 .functor AND 1, L_0x5a3436601d70, L_0x5a3436602320, C4<1>, C4<1>;
L_0x5a3436602630 .functor AND 1, L_0x5a3436602460, L_0x5a3436602550, C4<1>, C4<1>;
L_0x5a34366029b0 .functor AND 1, L_0x5a3436601d70, L_0x5a3436602870, C4<1>, C4<1>;
L_0x5a3436602c20 .functor AND 1, L_0x5a34366029b0, L_0x5a3436602af0, C4<1>, C4<1>;
L_0x5a3436602ed0 .functor AND 1, L_0x5a3436601d70, L_0x5a3436602de0, C4<1>, C4<1>;
L_0x5a34366030f0 .functor AND 1, L_0x5a3436602ed0, L_0x5a3436602fe0, C4<1>, C4<1>;
L_0x5a3436603080 .functor AND 1, L_0x5a3436601d70, L_0x5a34366032f0, C4<1>, C4<1>;
L_0x5a3436603600 .functor AND 1, L_0x5a3436603080, L_0x5a3436603560, C4<1>, C4<1>;
L_0x5a3436603930 .functor AND 1, L_0x5a3436601d70, L_0x5a34366037f0, C4<1>, C4<1>;
L_0x5a3436603ba0 .functor AND 1, L_0x5a3436603930, L_0x5a3436603a60, C4<1>, C4<1>;
L_0x5a3436603f40 .functor AND 1, L_0x5a3436601d70, L_0x5a3436603d50, C4<1>, C4<1>;
L_0x5a34366039f0 .functor AND 1, L_0x5a3436603f40, L_0x5a3436603b00, C4<1>, C4<1>;
L_0x5a3436604500 .functor AND 1, L_0x5a3436601d70, L_0x5a3436604390, C4<1>, C4<1>;
L_0x5a34366047c0 .functor AND 1, L_0x5a3436604500, L_0x5a3436604650, C4<1>, C4<1>;
L_0x5a3436604b70 .functor AND 1, L_0x5a3436601d70, L_0x5a3436604970, C4<1>, C4<1>;
L_0x5a3436604d70 .functor AND 1, L_0x5a3436604b70, L_0x5a3436604cd0, C4<1>, C4<1>;
L_0x5a3436604e80 .functor AND 1, v0x5a3436600540_0, L_0x5a3436603600, C4<1>, C4<1>;
L_0x5a3436605500 .functor BUFZ 1, v0x5a34365fa040_0, C4<0>, C4<0>, C4<0>;
L_0x5a3436615d70 .functor AND 1, L_0x5a3436615a20, L_0x5a3436615c80, C4<1>, C4<1>;
L_0x5a3436616110 .functor AND 1, L_0x5a3436615f40, L_0x5a3436615b60, C4<1>, C4<1>;
L_0x5a3436616570 .functor AND 1, L_0x5a3436616220, L_0x5a3436616450, C4<1>, C4<1>;
L_0x5a3436616bc0 .functor AND 1, L_0x5a3436616750, L_0x5a3436616aa0, C4<1>, C4<1>;
L_0x5a34366170c0 .functor AND 1, L_0x5a3436616cd0, L_0x5a3436616f50, C4<1>, C4<1>;
L_0x5a3436617600 .functor AND 1, L_0x5a34366172b0, L_0x5a3436617510, C4<1>, C4<1>;
L_0x5a3436617930 .functor AND 1, L_0x5a3436616110, L_0x5a34366176c0, C4<1>, C4<1>;
L_0x5a3436617c20 .functor AND 1, L_0x5a3436617930, L_0x5a3436617b30, C4<1>, C4<1>;
L_0x5a3436619fd0 .functor NOT 1, v0x5a34365f32b0_0, C4<0>, C4<0>, C4<0>;
L_0x5a343661a170 .functor NOT 1, v0x5a34365f1310_0, C4<0>, C4<0>, C4<0>;
L_0x5a343661a210 .functor OR 1, L_0x5a3436619fd0, L_0x5a343661a170, C4<0>, C4<0>;
L_0x5a343661ab90 .functor AND 1, L_0x5a34366030f0, v0x5a3436600540_0, C4<1>, C4<1>;
L_0x5a343661afc0 .functor AND 1, L_0x5a343661ab90, L_0x5a343661ad10, C4<1>, C4<1>;
L_0x5a343661b2c0 .functor AND 1, v0x5a34365f9780_0, L_0x5a343661b1f0, C4<1>, C4<1>;
L_0x783ebe03a258 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x5a34365f3770_0 .net/2u *"_ivl_100", 3 0, L_0x783ebe03a258;  1 drivers
v0x5a34365f3870_0 .net *"_ivl_102", 0 0, L_0x5a3436604970;  1 drivers
v0x5a34365f3930_0 .net *"_ivl_104", 0 0, L_0x5a3436604b70;  1 drivers
v0x5a34365f39f0_0 .net *"_ivl_107", 0 0, L_0x5a3436604cd0;  1 drivers
v0x5a34365f3ad0_0 .net *"_ivl_11", 0 0, L_0x5a3436602050;  1 drivers
v0x5a34365f3c00_0 .net *"_ivl_110", 0 0, L_0x5a3436604e80;  1 drivers
v0x5a34365f3ce0_0 .net *"_ivl_113", 5 0, L_0x5a3436604c30;  1 drivers
L_0x783ebe03a2a0 .functor BUFT 1, C4<01000001>, C4<0>, C4<0>, C4<0>;
v0x5a34365f3dc0_0 .net/2u *"_ivl_116", 7 0, L_0x783ebe03a2a0;  1 drivers
v0x5a34365f3ea0_0 .net *"_ivl_123", 0 0, L_0x5a3436605570;  1 drivers
v0x5a34365f3f80_0 .net *"_ivl_125", 0 0, L_0x5a3436605640;  1 drivers
L_0x783ebe03a2e8 .functor BUFT 1, C4<0010111110>, C4<0>, C4<0>, C4<0>;
v0x5a34365f4060_0 .net/2u *"_ivl_128", 9 0, L_0x783ebe03a2e8;  1 drivers
v0x5a34365f4140_0 .net *"_ivl_130", 0 0, L_0x5a3436615a20;  1 drivers
L_0x783ebe03a330 .functor BUFT 1, C4<0011010010>, C4<0>, C4<0>, C4<0>;
v0x5a34365f4200_0 .net/2u *"_ivl_132", 9 0, L_0x783ebe03a330;  1 drivers
v0x5a34365f42e0_0 .net *"_ivl_134", 0 0, L_0x5a3436615c80;  1 drivers
L_0x783ebe03a378 .functor BUFT 1, C4<0101010100>, C4<0>, C4<0>, C4<0>;
v0x5a34365f43a0_0 .net/2u *"_ivl_138", 9 0, L_0x783ebe03a378;  1 drivers
v0x5a34365f4480_0 .net *"_ivl_140", 0 0, L_0x5a3436615f40;  1 drivers
L_0x783ebe03a3c0 .functor BUFT 1, C4<0101101000>, C4<0>, C4<0>, C4<0>;
v0x5a34365f4540_0 .net/2u *"_ivl_142", 9 0, L_0x783ebe03a3c0;  1 drivers
v0x5a34365f4620_0 .net *"_ivl_144", 0 0, L_0x5a3436615b60;  1 drivers
L_0x783ebe03a408 .functor BUFT 1, C4<0110000110>, C4<0>, C4<0>, C4<0>;
v0x5a34365f46e0_0 .net/2u *"_ivl_148", 9 0, L_0x783ebe03a408;  1 drivers
v0x5a34365f47c0_0 .net *"_ivl_15", 3 0, L_0x5a3436602250;  1 drivers
v0x5a34365f48a0_0 .net *"_ivl_150", 0 0, L_0x5a3436616220;  1 drivers
L_0x783ebe03a450 .functor BUFT 1, C4<0110011010>, C4<0>, C4<0>, C4<0>;
v0x5a34365f4960_0 .net/2u *"_ivl_152", 9 0, L_0x783ebe03a450;  1 drivers
v0x5a34365f4a40_0 .net *"_ivl_154", 0 0, L_0x5a3436616450;  1 drivers
L_0x783ebe03a498 .functor BUFT 1, C4<0111010110>, C4<0>, C4<0>, C4<0>;
v0x5a34365f4b00_0 .net/2u *"_ivl_158", 9 0, L_0x783ebe03a498;  1 drivers
L_0x783ebe03a060 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5a34365f4be0_0 .net/2u *"_ivl_16", 3 0, L_0x783ebe03a060;  1 drivers
v0x5a34365f4cc0_0 .net *"_ivl_160", 0 0, L_0x5a3436616750;  1 drivers
L_0x783ebe03a4e0 .functor BUFT 1, C4<0111101010>, C4<0>, C4<0>, C4<0>;
v0x5a34365f4d80_0 .net/2u *"_ivl_162", 9 0, L_0x783ebe03a4e0;  1 drivers
v0x5a34365f4e60_0 .net *"_ivl_164", 0 0, L_0x5a3436616aa0;  1 drivers
L_0x783ebe03a528 .functor BUFT 1, C4<00100110>, C4<0>, C4<0>, C4<0>;
v0x5a34365f4f20_0 .net/2u *"_ivl_168", 7 0, L_0x783ebe03a528;  1 drivers
v0x5a34365f5000_0 .net *"_ivl_170", 0 0, L_0x5a3436616cd0;  1 drivers
L_0x783ebe03a570 .functor BUFT 1, C4<00101001>, C4<0>, C4<0>, C4<0>;
v0x5a34365f50c0_0 .net/2u *"_ivl_172", 7 0, L_0x783ebe03a570;  1 drivers
v0x5a34365f51a0_0 .net *"_ivl_174", 0 0, L_0x5a3436616f50;  1 drivers
L_0x783ebe03a5b8 .functor BUFT 1, C4<01001110>, C4<0>, C4<0>, C4<0>;
v0x5a34365f5260_0 .net/2u *"_ivl_178", 7 0, L_0x783ebe03a5b8;  1 drivers
v0x5a34365f5550_0 .net *"_ivl_18", 0 0, L_0x5a3436602320;  1 drivers
v0x5a34365f5610_0 .net *"_ivl_180", 0 0, L_0x5a34366172b0;  1 drivers
L_0x783ebe03a600 .functor BUFT 1, C4<01010001>, C4<0>, C4<0>, C4<0>;
v0x5a34365f56d0_0 .net/2u *"_ivl_182", 7 0, L_0x783ebe03a600;  1 drivers
v0x5a34365f57b0_0 .net *"_ivl_184", 0 0, L_0x5a3436617510;  1 drivers
L_0x783ebe03a648 .functor BUFT 1, C4<01011000>, C4<0>, C4<0>, C4<0>;
v0x5a34365f5870_0 .net/2u *"_ivl_188", 7 0, L_0x783ebe03a648;  1 drivers
v0x5a34365f5950_0 .net *"_ivl_190", 0 0, L_0x5a34366176c0;  1 drivers
v0x5a34365f5a10_0 .net *"_ivl_193", 0 0, L_0x5a3436617930;  1 drivers
L_0x783ebe03a690 .functor BUFT 1, C4<01011100>, C4<0>, C4<0>, C4<0>;
v0x5a34365f5ad0_0 .net/2u *"_ivl_194", 7 0, L_0x783ebe03a690;  1 drivers
v0x5a34365f5bb0_0 .net *"_ivl_196", 0 0, L_0x5a3436617b30;  1 drivers
v0x5a34365f5c70_0 .net *"_ivl_20", 0 0, L_0x5a3436602460;  1 drivers
L_0x783ebe03a6d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a34365f5d50_0 .net/2u *"_ivl_200", 3 0, L_0x783ebe03a6d8;  1 drivers
L_0x783ebe03a720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a34365f5e30_0 .net/2u *"_ivl_202", 1 0, L_0x783ebe03a720;  1 drivers
v0x5a34365f5f10_0 .net *"_ivl_204", 0 0, L_0x5a3436619fd0;  1 drivers
v0x5a34365f5ff0_0 .net *"_ivl_206", 0 0, L_0x5a343661a170;  1 drivers
v0x5a34365f60d0_0 .net *"_ivl_208", 0 0, L_0x5a343661a210;  1 drivers
v0x5a34365f61b0_0 .net *"_ivl_215", 5 0, L_0x5a343661a7d0;  1 drivers
v0x5a34365f6290_0 .net *"_ivl_221", 0 0, L_0x5a343661ab90;  1 drivers
L_0x783ebe03a7b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5a34365f6350_0 .net/2u *"_ivl_222", 1 0, L_0x783ebe03a7b0;  1 drivers
v0x5a34365f6430_0 .net *"_ivl_224", 0 0, L_0x5a343661ad10;  1 drivers
v0x5a34365f64f0_0 .net *"_ivl_23", 0 0, L_0x5a3436602550;  1 drivers
v0x5a34365f65d0_0 .net *"_ivl_231", 0 0, L_0x5a343661b1f0;  1 drivers
v0x5a34365f6690_0 .net *"_ivl_27", 3 0, L_0x5a3436602740;  1 drivers
L_0x783ebe03a0a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5a34365f6770_0 .net/2u *"_ivl_28", 3 0, L_0x783ebe03a0a8;  1 drivers
v0x5a34365f6850_0 .net *"_ivl_3", 3 0, L_0x5a3436601e00;  1 drivers
v0x5a34365f6930_0 .net *"_ivl_30", 0 0, L_0x5a3436602870;  1 drivers
v0x5a34365f69f0_0 .net *"_ivl_32", 0 0, L_0x5a34366029b0;  1 drivers
v0x5a34365f6ad0_0 .net *"_ivl_35", 0 0, L_0x5a3436602af0;  1 drivers
v0x5a34365f6bb0_0 .net *"_ivl_39", 3 0, L_0x5a3436602ce0;  1 drivers
L_0x783ebe03a018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a34365f6c90_0 .net/2u *"_ivl_4", 3 0, L_0x783ebe03a018;  1 drivers
L_0x783ebe03a0f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5a34365f6d70_0 .net/2u *"_ivl_40", 3 0, L_0x783ebe03a0f0;  1 drivers
v0x5a34365f6e50_0 .net *"_ivl_42", 0 0, L_0x5a3436602de0;  1 drivers
v0x5a34365f6f10_0 .net *"_ivl_44", 0 0, L_0x5a3436602ed0;  1 drivers
v0x5a34365f6ff0_0 .net *"_ivl_47", 0 0, L_0x5a3436602fe0;  1 drivers
v0x5a34365f70d0_0 .net *"_ivl_51", 3 0, L_0x5a3436603200;  1 drivers
L_0x783ebe03a138 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5a34365f71b0_0 .net/2u *"_ivl_52", 3 0, L_0x783ebe03a138;  1 drivers
v0x5a34365f7290_0 .net *"_ivl_54", 0 0, L_0x5a34366032f0;  1 drivers
v0x5a34365f7350_0 .net *"_ivl_56", 0 0, L_0x5a3436603080;  1 drivers
v0x5a34365f7430_0 .net *"_ivl_59", 0 0, L_0x5a3436603560;  1 drivers
v0x5a34365f7510_0 .net *"_ivl_6", 0 0, L_0x5a3436601ea0;  1 drivers
v0x5a34365f75d0_0 .net *"_ivl_63", 3 0, L_0x5a34366036c0;  1 drivers
L_0x783ebe03a180 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5a34365f76b0_0 .net/2u *"_ivl_64", 3 0, L_0x783ebe03a180;  1 drivers
v0x5a34365f7790_0 .net *"_ivl_66", 0 0, L_0x5a34366037f0;  1 drivers
v0x5a34365f7850_0 .net *"_ivl_68", 0 0, L_0x5a3436603930;  1 drivers
v0x5a34365f7930_0 .net *"_ivl_71", 0 0, L_0x5a3436603a60;  1 drivers
v0x5a34365f7a10_0 .net *"_ivl_75", 3 0, L_0x5a3436603cb0;  1 drivers
L_0x783ebe03a1c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5a34365f7af0_0 .net/2u *"_ivl_76", 3 0, L_0x783ebe03a1c8;  1 drivers
v0x5a34365f7bd0_0 .net *"_ivl_78", 0 0, L_0x5a3436603d50;  1 drivers
v0x5a34365f7c90_0 .net *"_ivl_8", 0 0, L_0x5a3436601f40;  1 drivers
v0x5a34365f7d70_0 .net *"_ivl_80", 0 0, L_0x5a3436603f40;  1 drivers
v0x5a34365f7e50_0 .net *"_ivl_83", 0 0, L_0x5a3436603b00;  1 drivers
v0x5a34365f7f30_0 .net *"_ivl_87", 3 0, L_0x5a3436604230;  1 drivers
L_0x783ebe03a210 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5a34365f8010_0 .net/2u *"_ivl_88", 3 0, L_0x783ebe03a210;  1 drivers
v0x5a34365f80f0_0 .net *"_ivl_90", 0 0, L_0x5a3436604390;  1 drivers
v0x5a34365f81b0_0 .net *"_ivl_92", 0 0, L_0x5a3436604500;  1 drivers
v0x5a34365f8290_0 .net *"_ivl_95", 0 0, L_0x5a3436604650;  1 drivers
v0x5a34365f8370_0 .net *"_ivl_99", 3 0, L_0x5a34366048d0;  1 drivers
v0x5a34365f8450_0 .var "active_index", 5 0;
v0x5a34365f8530_0 .var "background_color", 3 0;
v0x5a34365f85f0_0 .var "blink_enabled", 0 0;
v0x5a34365f86b0_0 .net "bright_colors", 0 0, L_0x5a3436617f90;  alias, 1 drivers
v0x5a34365f8750_0 .var "bw_mode", 0 0;
v0x5a34365f8810_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365f88b0_0 .var "crtc_horiz_display_end", 7 0;
v0x5a34365f8990_0 .var "crtc_max_scan_line", 4 0;
v0x5a34365f8a70_0 .var "crtc_overflow", 7 0;
v0x5a34365f8b50_0 .var "crtc_vert_display_end_low", 7 0;
v0x5a34365f8c30_0 .net "cs", 0 0, v0x5a34365ffc80_0;  1 drivers
v0x5a34365f8cf0_0 .net "cursor_enabled", 0 0, L_0x5a3436618030;  alias, 1 drivers
v0x5a34365f8d90_0 .var "cursor_mode", 1 0;
v0x5a34365f8e70_0 .var "cursor_pos", 14 0;
v0x5a34365f8f80_0 .var "cursor_scan_end", 2 0;
v0x5a34365f9090_0 .var "cursor_scan_start", 2 0;
v0x5a34365f91a0_0 .net "dac_ack_edge", 0 0, L_0x5a343661b2c0;  1 drivers
v0x5a34365f9260_0 .var "dac_component_rg", 11 0;
v0x5a34365f9340_0 .var "dac_rd_idx", 7 0;
v0x5a34365f9420_0 .var "dac_rd_offs", 1 0;
v0x5a34365f9500_0 .var "dac_wr_idx", 7 0;
v0x5a34365f95e0_0 .var "dac_wr_offs", 1 0;
v0x5a34365f96c0_0 .net "data_m_access", 0 0, v0x5a34366000c0_0;  1 drivers
v0x5a34365f9780_0 .var "data_m_ack", 0 0;
v0x5a34365f9840_0 .var "data_m_ack_prev", 0 0;
v0x5a34365f9900_0 .net "data_m_addr", 19 1, v0x5a3436600200_0;  1 drivers
v0x5a34365f99e0_0 .net "data_m_bytesel", 1 0, v0x5a34366002d0_0;  1 drivers
v0x5a34365f9ac0_0 .net "data_m_data_in", 15 0, v0x5a34366003a0_0;  1 drivers
v0x5a34365f9ba0_0 .var "data_m_data_out", 15 0;
v0x5a34365f9c80_0 .net "data_m_wr_en", 0 0, v0x5a3436600540_0;  1 drivers
v0x5a34365f9d40_0 .var "data_out_comb", 15 0;
v0x5a34365f9e20_0 .var "display_enabled", 0 0;
v0x5a34365f9ee0_0 .var "graphics_320", 0 0;
v0x5a34365f9fa0_0 .net "graphics_enabled", 0 0, v0x5a34365f0ae0_0;  alias, 1 drivers
v0x5a34365fa040_0 .var "hres_mode", 0 0;
v0x5a34365fa100_0 .net "hsync", 0 0, v0x5a34365f1310_0;  1 drivers
v0x5a34365fa1a0_0 .net "index", 5 0, L_0x5a3436605180;  1 drivers
v0x5a34365fa260_0 .var "index_value", 7 0;
v0x5a34365fa340_0 .net "is_200_lines", 0 0, L_0x5a3436615d70;  1 drivers
v0x5a34365fa400_0 .net "is_350_lines", 0 0, L_0x5a3436616110;  1 drivers
v0x5a34365facd0_0 .net "is_400_lines", 0 0, L_0x5a3436616570;  1 drivers
v0x5a34365fad90_0 .net "is_40_col", 0 0, L_0x5a34366170c0;  1 drivers
v0x5a34365fae50_0 .net "is_480_lines", 0 0, L_0x5a3436616bc0;  1 drivers
v0x5a34365faf10_0 .net "is_80_col", 0 0, L_0x5a3436617600;  1 drivers
v0x5a34365fafd0_0 .net "is_mda_mode", 0 0, L_0x5a3436617c20;  1 drivers
v0x5a34365fb090_0 .net "load_background_color", 0 0, L_0x5a3436619c10;  1 drivers
v0x5a34365fb130_0 .net "load_cursor_scan_end", 0 0, L_0x5a34366193e0;  1 drivers
v0x5a34365fb220_0 .net "load_cursor_scan_start", 0 0, L_0x5a3436618cc0;  1 drivers
v0x5a34365fb310_0 .net "load_vga_cursor", 0 0, L_0x5a34366185a0;  1 drivers
v0x5a34365fb400_0 .var "mode_640", 0 0;
v0x5a34365fb4c0_0 .net "mode_num", 7 0, v0x5a34365f2320_0;  alias, 1 drivers
v0x5a34365fb580_0 .net "palette_sel", 0 0, L_0x5a34366180d0;  alias, 1 drivers
v0x5a34365fb620_0 .net "rdy_vga_cursor", 0 0, L_0x5a34366182e0;  1 drivers
v0x5a34365fb6c0_0 .net "reg_access", 0 0, L_0x5a3436601d70;  1 drivers
v0x5a34365fb760_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
v0x5a34365fb800_0 .net "sel_amcr", 0 0, L_0x5a3436602140;  1 drivers
v0x5a34365fb8c0_0 .net "sel_color", 0 0, L_0x5a34366047c0;  1 drivers
v0x5a34365fb980_0 .net "sel_dac", 0 0, L_0x5a34366030f0;  1 drivers
v0x5a34365fba40_0 .net "sel_dac_rd_idx", 0 0, L_0x5a3436602630;  1 drivers
v0x5a34365fbb00_0 .net "sel_dac_wr_idx", 0 0, L_0x5a3436602c20;  1 drivers
v0x5a34365fbbc0_0 .net "sel_index", 0 0, L_0x5a3436603600;  1 drivers
v0x5a34365fbc80_0 .net "sel_mode", 0 0, L_0x5a34366039f0;  1 drivers
v0x5a34365fbd40_0 .net "sel_status", 0 0, L_0x5a3436604d70;  1 drivers
v0x5a34365fbe00_0 .net "sel_value", 0 0, L_0x5a3436603ba0;  1 drivers
v0x5a34365fbec0_0 .net "status", 7 0, L_0x5a343661a460;  1 drivers
v0x5a34365fbfa0_0 .net "sys_256_color", 0 0, L_0x5a34366052c0;  1 drivers
v0x5a34365fc040_0 .var "sys_amcr", 7 0;
v0x5a34365fc100_0 .var "sys_background_color", 3 0;
v0x5a34365fc1c0_0 .var "sys_bright_colors", 0 0;
v0x5a34365fc260_0 .var "sys_cursor_enabled", 0 0;
v0x5a34365fc300_0 .var "sys_cursor_pos", 14 0;
v0x5a34365fc3a0_0 .var "sys_cursor_scan_end", 2 0;
v0x5a34365fc440_0 .var "sys_cursor_scan_start", 2 0;
v0x5a34365fc4e0_0 .net "sys_dac_rd", 17 0, v0x5a34365f0120_0;  1 drivers
v0x5a34365fc5b0_0 .var "sys_graphics_enabled", 0 0;
v0x5a34365fc680_0 .var "sys_mode_num", 7 0;
v0x5a34365fc750_0 .var "sys_palette_sel", 0 0;
v0x5a34365fc820_0 .net "text_enabled", 0 0, L_0x5a3436605500;  1 drivers
v0x5a34365fc8c0_0 .net "vert_display_end", 9 0, L_0x5a3436605870;  1 drivers
v0x5a34365fc960_0 .net "vga_256_color", 0 0, v0x5a34365f1a10_0;  alias, 1 drivers
v0x5a34365fca90_0 .net "vga_background_color", 3 0, L_0x5a3436619b20;  1 drivers
v0x5a34365fcb60_0 .net "vga_clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365fcc00_0 .net "vga_cursor", 14 0, L_0x5a34366184b0;  1 drivers
v0x5a34365fccd0_0 .net "vga_cursor_scan_end", 2 0, L_0x5a34366192f0;  1 drivers
v0x5a34365fcda0_0 .net "vga_cursor_scan_start", 2 0, L_0x5a3436618bd0;  1 drivers
v0x5a34365fce70_0 .net "vga_dac_idx", 7 0, L_0x5a343661be80;  alias, 1 drivers
v0x5a34365fcf10_0 .net "vga_dac_rd", 17 0, v0x5a34365f0290_0;  alias, 1 drivers
v0x5a34365fcfb0_0 .net "vga_hsync", 0 0, L_0x5a343661bd10;  alias, 1 drivers
v0x5a34365fd0a0_0 .var "vga_send", 0 0;
v0x5a34365fd1d0_0 .net "vga_vsync", 0 0, L_0x5a343661bc70;  alias, 1 drivers
v0x5a34365fd270_0 .net "vsync", 0 0, v0x5a34365f32b0_0;  1 drivers
E_0x5a34365e1a50/0 .event anyedge, v0x5a34365f9c80_0, v0x5a34365fbbc0_0, v0x5a34365f8450_0, v0x5a34365fbc80_0;
E_0x5a34365e1a50/1 .event anyedge, v0x5a34365f85f0_0, v0x5a34365fb400_0, v0x5a34365f9e20_0, v0x5a34365f8750_0;
E_0x5a34365e1a50/2 .event anyedge, v0x5a34365f9ee0_0, v0x5a34365fa040_0, v0x5a34365fbd40_0, v0x5a34365fbec0_0;
E_0x5a34365e1a50/3 .event anyedge, v0x5a34365fbe00_0, v0x5a34365fa260_0, v0x5a34365fb8c0_0, v0x5a34365f2990_0;
E_0x5a34365e1a50/4 .event anyedge, v0x5a34365e5100_0, v0x5a34365e4400_0, v0x5a34365fb800_0, v0x5a34365fc040_0;
E_0x5a34365e1a50/5 .event anyedge, v0x5a34365fb980_0, v0x5a34365f9420_0, v0x5a34365f0120_0, v0x5a34365f0120_0;
E_0x5a34365e1a50/6 .event anyedge, v0x5a34365f0120_0;
E_0x5a34365e1a50 .event/or E_0x5a34365e1a50/0, E_0x5a34365e1a50/1, E_0x5a34365e1a50/2, E_0x5a34365e1a50/3, E_0x5a34365e1a50/4, E_0x5a34365e1a50/5, E_0x5a34365e1a50/6;
E_0x5a34365e1b60/0 .event anyedge, v0x5a34365fa1a0_0, v0x5a34365f88b0_0, v0x5a34365f8a70_0, v0x5a34365f8990_0;
E_0x5a34365e1b60/1 .event anyedge, v0x5a34365f8d90_0, v0x5a34365eed60_0, v0x5a34365eb880_0, v0x5a34365e8420_0;
E_0x5a34365e1b60/2 .event anyedge, v0x5a34365e8420_0, v0x5a34365f8b50_0;
E_0x5a34365e1b60 .event/or E_0x5a34365e1b60/0, E_0x5a34365e1b60/1, E_0x5a34365e1b60/2;
E_0x5a34365e1c00/0 .event anyedge, v0x5a34365f1880_0, v0x5a34365fafd0_0, v0x5a34365fae50_0, v0x5a34365fb400_0;
E_0x5a34365e1c00/1 .event anyedge, v0x5a34365f9ee0_0, v0x5a34365f8750_0, v0x5a34365fa400_0, v0x5a34365fa340_0;
E_0x5a34365e1c00/2 .event anyedge, v0x5a34365facd0_0, v0x5a34365fad90_0, v0x5a34365f88b0_0, v0x5a34365fa040_0;
E_0x5a34365e1c00 .event/or E_0x5a34365e1c00/0, E_0x5a34365e1c00/1, E_0x5a34365e1c00/2;
L_0x5a3436601e00 .part v0x5a3436600200_0, 0, 4;
L_0x5a3436601ea0 .cmp/eq 4, L_0x5a3436601e00, L_0x783ebe03a018;
L_0x5a3436602050 .part v0x5a34366002d0_0, 0, 1;
L_0x5a3436602250 .part v0x5a3436600200_0, 0, 4;
L_0x5a3436602320 .cmp/eq 4, L_0x5a3436602250, L_0x783ebe03a060;
L_0x5a3436602550 .part v0x5a34366002d0_0, 1, 1;
L_0x5a3436602740 .part v0x5a3436600200_0, 0, 4;
L_0x5a3436602870 .cmp/eq 4, L_0x5a3436602740, L_0x783ebe03a0a8;
L_0x5a3436602af0 .part v0x5a34366002d0_0, 0, 1;
L_0x5a3436602ce0 .part v0x5a3436600200_0, 0, 4;
L_0x5a3436602de0 .cmp/eq 4, L_0x5a3436602ce0, L_0x783ebe03a0f0;
L_0x5a3436602fe0 .part v0x5a34366002d0_0, 1, 1;
L_0x5a3436603200 .part v0x5a3436600200_0, 0, 4;
L_0x5a34366032f0 .cmp/eq 4, L_0x5a3436603200, L_0x783ebe03a138;
L_0x5a3436603560 .part v0x5a34366002d0_0, 0, 1;
L_0x5a34366036c0 .part v0x5a3436600200_0, 0, 4;
L_0x5a34366037f0 .cmp/eq 4, L_0x5a34366036c0, L_0x783ebe03a180;
L_0x5a3436603a60 .part v0x5a34366002d0_0, 1, 1;
L_0x5a3436603cb0 .part v0x5a3436600200_0, 0, 4;
L_0x5a3436603d50 .cmp/eq 4, L_0x5a3436603cb0, L_0x783ebe03a1c8;
L_0x5a3436603b00 .part v0x5a34366002d0_0, 0, 1;
L_0x5a3436604230 .part v0x5a3436600200_0, 0, 4;
L_0x5a3436604390 .cmp/eq 4, L_0x5a3436604230, L_0x783ebe03a210;
L_0x5a3436604650 .part v0x5a34366002d0_0, 1, 1;
L_0x5a34366048d0 .part v0x5a3436600200_0, 0, 4;
L_0x5a3436604970 .cmp/eq 4, L_0x5a34366048d0, L_0x783ebe03a258;
L_0x5a3436604cd0 .part v0x5a34366002d0_0, 0, 1;
L_0x5a3436604c30 .part v0x5a34366003a0_0, 0, 6;
L_0x5a3436605180 .functor MUXZ 6, v0x5a34365f8450_0, L_0x5a3436604c30, L_0x5a3436604e80, C4<>;
L_0x5a34366052c0 .cmp/eq 8, v0x5a34365fc040_0, L_0x783ebe03a2a0;
L_0x5a3436605570 .part v0x5a34365f8a70_0, 6, 1;
L_0x5a3436605640 .part v0x5a34365f8a70_0, 1, 1;
L_0x5a3436605870 .concat [ 8 1 1 0], v0x5a34365f8b50_0, L_0x5a3436605640, L_0x5a3436605570;
L_0x5a3436615a20 .cmp/ge 10, L_0x5a3436605870, L_0x783ebe03a2e8;
L_0x5a3436615c80 .cmp/ge 10, L_0x783ebe03a330, L_0x5a3436605870;
L_0x5a3436615f40 .cmp/ge 10, L_0x5a3436605870, L_0x783ebe03a378;
L_0x5a3436615b60 .cmp/ge 10, L_0x783ebe03a3c0, L_0x5a3436605870;
L_0x5a3436616220 .cmp/ge 10, L_0x5a3436605870, L_0x783ebe03a408;
L_0x5a3436616450 .cmp/ge 10, L_0x783ebe03a450, L_0x5a3436605870;
L_0x5a3436616750 .cmp/ge 10, L_0x5a3436605870, L_0x783ebe03a498;
L_0x5a3436616aa0 .cmp/ge 10, L_0x783ebe03a4e0, L_0x5a3436605870;
L_0x5a3436616cd0 .cmp/ge 8, v0x5a34365f88b0_0, L_0x783ebe03a528;
L_0x5a3436616f50 .cmp/ge 8, L_0x783ebe03a570, v0x5a34365f88b0_0;
L_0x5a34366172b0 .cmp/ge 8, v0x5a34365f88b0_0, L_0x783ebe03a5b8;
L_0x5a3436617510 .cmp/ge 8, L_0x783ebe03a600, v0x5a34365f88b0_0;
L_0x5a34366176c0 .cmp/ge 8, v0x5a34365f88b0_0, L_0x783ebe03a648;
L_0x5a3436617b30 .cmp/ge 8, L_0x783ebe03a690, v0x5a34365f88b0_0;
L_0x5a343661a460 .concat [ 1 2 1 4], L_0x5a343661a210, L_0x783ebe03a720, L_0x5a343661bc70, L_0x783ebe03a6d8;
L_0x5a343661a730 .functor MUXZ 8, v0x5a34365f9340_0, v0x5a34365f9500_0, v0x5a3436600540_0, C4<>;
L_0x5a343661a7d0 .part v0x5a34366003a0_0, 8, 6;
L_0x5a343661aa40 .concat [ 6 12 0 0], L_0x5a343661a7d0, v0x5a34365f9260_0;
L_0x5a343661ad10 .cmp/eq 2, v0x5a34365f95e0_0, L_0x783ebe03a7b0;
L_0x5a343661b1f0 .reduce/nor v0x5a34365f9840_0;
S_0x5a34365e1cb0 .scope module, "BackgroundColorMCP" "MCP" 14 344, 9 24 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 4 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 4 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5a34365d5790 .param/l "reset_val" 0 9 25, C4<0000>;
P_0x5a34365d57d0 .param/l "width" 0 9 24, +C4<00000000000000000000000000000100>;
L_0x5a3436619770 .functor NOT 1, v0x5a34365e4c30_0, C4<0>, C4<0>, C4<0>;
L_0x5a3436619810 .functor OR 1, L_0x5a3436619db0, L_0x5a3436619770, C4<0>, C4<0>;
L_0x5a3436619950 .functor AND 1, v0x5a34365fd0a0_0, L_0x5a3436619810, C4<1>, C4<1>;
L_0x5a3436619b20 .functor BUFZ 4, v0x5a34365e4cd0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5a34365e4240_0 .net *"_ivl_0", 0 0, L_0x5a3436619770;  1 drivers
v0x5a34365e4340_0 .net "a_ack", 0 0, L_0x5a3436619db0;  1 drivers
v0x5a34365e4400_0 .net "a_datain", 3 0, v0x5a34365fc100_0;  1 drivers
v0x5a34365e44d0_0 .var "a_en", 0 0;
v0x5a34365e45c0_0 .net "a_load", 0 0, L_0x5a3436619950;  1 drivers
v0x5a34365e46b0_0 .net "a_ready", 0 0, L_0x5a3436619810;  1 drivers
v0x5a34365e4770_0 .net "a_send", 0 0, v0x5a34365fd0a0_0;  1 drivers
v0x5a34365e4830_0 .net "b_ack", 0 0, L_0x5a3436619cd0;  1 drivers
v0x5a34365e48d0_0 .net "b_data", 3 0, L_0x5a3436619b20;  alias, 1 drivers
v0x5a34365e49b0_0 .net "b_load", 0 0, L_0x5a3436619c10;  alias, 1 drivers
v0x5a34365e4a50_0 .net "clk_a", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365e4af0_0 .net "clk_b", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365e4b90_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
v0x5a34365e4c30_0 .var "tx_busy", 0 0;
v0x5a34365e4cd0_0 .var "tx_sample", 3 0;
S_0x5a34365e2170 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5a34365e1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a3436619db0 .functor XOR 1, v0x5a34365e2900_0, v0x5a34365e2d90_0, C4<0>, C4<0>;
L_0x5a3436619e70 .functor BUFZ 1, v0x5a34365e2d90_0, C4<0>, C4<0>, C4<0>;
v0x5a34365e2c10_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365e2cd0_0 .net "d", 0 0, L_0x5a3436619cd0;  alias, 1 drivers
v0x5a34365e2d90_0 .var "last_val", 0 0;
v0x5a34365e2e60_0 .net "p", 0 0, L_0x5a3436619db0;  alias, 1 drivers
v0x5a34365e2f00_0 .net "q", 0 0, L_0x5a3436619e70;  1 drivers
o0x783ebe087458 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a34365e2ff0_0 .net "reset", 0 0, o0x783ebe087458;  0 drivers
v0x5a34365e3090_0 .net "synced", 0 0, v0x5a34365e2900_0;  1 drivers
S_0x5a34365e2400 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34365e2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365e26b0_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365e2770_0 .net "d", 0 0, L_0x5a3436619cd0;  alias, 1 drivers
v0x5a34365e2830_0 .var "p1", 0 0;
v0x5a34365e2900_0 .var "p2", 0 0;
v0x5a34365e29c0_0 .net "q", 0 0, v0x5a34365e2900_0;  alias, 1 drivers
v0x5a34365e2ad0_0 .net "reset", 0 0, o0x783ebe087458;  alias, 0 drivers
E_0x5a34365e2630 .event posedge, v0x5a34365e2ad0_0, v0x5a34363cf080_0;
S_0x5a34365e31f0 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5a34365e1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a3436619c10 .functor XOR 1, v0x5a34365e3950_0, v0x5a34365e3de0_0, C4<0>, C4<0>;
L_0x5a3436619cd0 .functor BUFZ 1, v0x5a34365e3de0_0, C4<0>, C4<0>, C4<0>;
v0x5a34365e3c60_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365e3d20_0 .net "d", 0 0, v0x5a34365e44d0_0;  1 drivers
v0x5a34365e3de0_0 .var "last_val", 0 0;
v0x5a34365e3eb0_0 .net "p", 0 0, L_0x5a3436619c10;  alias, 1 drivers
v0x5a34365e3f50_0 .net "q", 0 0, L_0x5a3436619cd0;  alias, 1 drivers
o0x783ebe087788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a34365e4090_0 .net "reset", 0 0, o0x783ebe087788;  0 drivers
v0x5a34365e4130_0 .net "synced", 0 0, v0x5a34365e3950_0;  1 drivers
S_0x5a34365e3470 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34365e31f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365e3700_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365e37c0_0 .net "d", 0 0, v0x5a34365e44d0_0;  alias, 1 drivers
v0x5a34365e3880_0 .var "p1", 0 0;
v0x5a34365e3950_0 .var "p2", 0 0;
v0x5a34365e3a10_0 .net "q", 0 0, v0x5a34365e3950_0;  alias, 1 drivers
v0x5a34365e3b20_0 .net "reset", 0 0, o0x783ebe087788;  alias, 0 drivers
E_0x5a34365e3680 .event posedge, v0x5a34365e3b20_0, v0x5a3436544190_0;
S_0x5a34365e4eb0 .scope module, "BrightColorsSync" "BitSync" 14 274, 11 19 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5a3436617f90 .functor BUFZ 1, v0x5a34365e5290_0, C4<0>, C4<0>, C4<0>;
v0x5a34365e5060_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365e5100_0 .net "d", 0 0, v0x5a34365fc1c0_0;  1 drivers
v0x5a34365e51c0_0 .var "p1", 0 0;
v0x5a34365e5290_0 .var "p2", 0 0;
v0x5a34365e5350_0 .net "q", 0 0, L_0x5a3436617f90;  alias, 1 drivers
v0x5a34365e5490_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
S_0x5a34365e55b0 .scope module, "CursorEnabledSync" "BitSync" 14 281, 11 19 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5a3436618030 .functor BUFZ 1, v0x5a34365e59c0_0, C4<0>, C4<0>, C4<0>;
v0x5a34365e5790_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365e5830_0 .net "d", 0 0, v0x5a34365fc260_0;  1 drivers
v0x5a34365e58f0_0 .var "p1", 0 0;
v0x5a34365e59c0_0 .var "p2", 0 0;
v0x5a34365e5a80_0 .net "q", 0 0, L_0x5a3436618030;  alias, 1 drivers
v0x5a34365e5bc0_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
S_0x5a34365e5ce0 .scope module, "CursorMCP" "MCP" 14 304, 9 24 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 15 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 15 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5a34365e1f90 .param/l "reset_val" 0 9 25, C4<000000000000000>;
P_0x5a34365e1fd0 .param/l "width" 0 9 24, +C4<00000000000000000000000000001111>;
L_0x5a3436618210 .functor NOT 1, v0x5a34365e8e20_0, C4<0>, C4<0>, C4<0>;
L_0x5a34366182e0 .functor OR 1, L_0x5a3436618740, L_0x5a3436618210, C4<0>, C4<0>;
L_0x5a3436618440 .functor AND 1, v0x5a34365fd0a0_0, L_0x5a34366182e0, C4<1>, C4<1>;
L_0x5a34366184b0 .functor BUFZ 15, v0x5a34365e8ec0_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x5a34365e8260_0 .net *"_ivl_0", 0 0, L_0x5a3436618210;  1 drivers
v0x5a34365e8360_0 .net "a_ack", 0 0, L_0x5a3436618740;  1 drivers
v0x5a34365e8420_0 .net "a_datain", 14 0, v0x5a34365fc300_0;  1 drivers
v0x5a34365e84f0_0 .var "a_en", 0 0;
v0x5a34365e85e0_0 .net "a_load", 0 0, L_0x5a3436618440;  1 drivers
v0x5a34365e86d0_0 .net "a_ready", 0 0, L_0x5a34366182e0;  alias, 1 drivers
v0x5a34365e8790_0 .net "a_send", 0 0, v0x5a34365fd0a0_0;  alias, 1 drivers
v0x5a34365e8830_0 .net "b_ack", 0 0, L_0x5a3436618660;  1 drivers
v0x5a34365e88d0_0 .net "b_data", 14 0, L_0x5a34366184b0;  alias, 1 drivers
v0x5a34365e8990_0 .net "b_load", 0 0, L_0x5a34366185a0;  alias, 1 drivers
v0x5a34365e8a30_0 .net "clk_a", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365e8ad0_0 .net "clk_b", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365e8d80_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
v0x5a34365e8e20_0 .var "tx_busy", 0 0;
v0x5a34365e8ec0_0 .var "tx_sample", 14 0;
S_0x5a34365e6130 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5a34365e5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a3436618740 .functor XOR 1, v0x5a34365e68b0_0, v0x5a34365e6d40_0, C4<0>, C4<0>;
L_0x5a3436618800 .functor BUFZ 1, v0x5a34365e6d40_0, C4<0>, C4<0>, C4<0>;
v0x5a34365e6bc0_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365e6c80_0 .net "d", 0 0, L_0x5a3436618660;  alias, 1 drivers
v0x5a34365e6d40_0 .var "last_val", 0 0;
v0x5a34365e6e10_0 .net "p", 0 0, L_0x5a3436618740;  alias, 1 drivers
v0x5a34365e6eb0_0 .net "q", 0 0, L_0x5a3436618800;  1 drivers
o0x783ebe088028 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a34365e6fa0_0 .net "reset", 0 0, o0x783ebe088028;  0 drivers
v0x5a34365e7040_0 .net "synced", 0 0, v0x5a34365e68b0_0;  1 drivers
S_0x5a34365e63b0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34365e6130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365e6660_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365e6720_0 .net "d", 0 0, L_0x5a3436618660;  alias, 1 drivers
v0x5a34365e67e0_0 .var "p1", 0 0;
v0x5a34365e68b0_0 .var "p2", 0 0;
v0x5a34365e6970_0 .net "q", 0 0, v0x5a34365e68b0_0;  alias, 1 drivers
v0x5a34365e6a80_0 .net "reset", 0 0, o0x783ebe088028;  alias, 0 drivers
E_0x5a34365e65e0 .event posedge, v0x5a34365e6a80_0, v0x5a34363cf080_0;
S_0x5a34365e71a0 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5a34365e5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a34366185a0 .functor XOR 1, v0x5a34365e7970_0, v0x5a34365e7e00_0, C4<0>, C4<0>;
L_0x5a3436618660 .functor BUFZ 1, v0x5a34365e7e00_0, C4<0>, C4<0>, C4<0>;
v0x5a34365e7c80_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365e7d40_0 .net "d", 0 0, v0x5a34365e84f0_0;  1 drivers
v0x5a34365e7e00_0 .var "last_val", 0 0;
v0x5a34365e7ed0_0 .net "p", 0 0, L_0x5a34366185a0;  alias, 1 drivers
v0x5a34365e7f70_0 .net "q", 0 0, L_0x5a3436618660;  alias, 1 drivers
o0x783ebe088358 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a34365e80b0_0 .net "reset", 0 0, o0x783ebe088358;  0 drivers
v0x5a34365e8150_0 .net "synced", 0 0, v0x5a34365e7970_0;  1 drivers
S_0x5a34365e7420 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34365e71a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365e7720_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365e77e0_0 .net "d", 0 0, v0x5a34365e84f0_0;  alias, 1 drivers
v0x5a34365e78a0_0 .var "p1", 0 0;
v0x5a34365e7970_0 .var "p2", 0 0;
v0x5a34365e7a30_0 .net "q", 0 0, v0x5a34365e7970_0;  alias, 1 drivers
v0x5a34365e7b40_0 .net "reset", 0 0, o0x783ebe088358;  alias, 0 drivers
E_0x5a34365e76a0 .event posedge, v0x5a34365e7b40_0, v0x5a3436544190_0;
S_0x5a34365e90a0 .scope module, "CursorScanEndMCP" "MCP" 14 331, 9 24 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5a34365d8b90 .param/l "reset_val" 0 9 25, C4<000>;
P_0x5a34365d8bd0 .param/l "width" 0 9 24, +C4<00000000000000000000000000000011>;
L_0x5a3436619050 .functor NOT 1, v0x5a34365ec0e0_0, C4<0>, C4<0>, C4<0>;
L_0x5a34366190f0 .functor OR 1, L_0x5a3436619580, L_0x5a3436619050, C4<0>, C4<0>;
L_0x5a3436619230 .functor AND 1, v0x5a34365fd0a0_0, L_0x5a34366190f0, C4<1>, C4<1>;
L_0x5a34366192f0 .functor BUFZ 3, v0x5a34365ec180_0, C4<000>, C4<000>, C4<000>;
v0x5a34365eb6c0_0 .net *"_ivl_0", 0 0, L_0x5a3436619050;  1 drivers
v0x5a34365eb7c0_0 .net "a_ack", 0 0, L_0x5a3436619580;  1 drivers
v0x5a34365eb880_0 .net "a_datain", 2 0, v0x5a34365fc3a0_0;  1 drivers
v0x5a34365eb950_0 .var "a_en", 0 0;
v0x5a34365eba40_0 .net "a_load", 0 0, L_0x5a3436619230;  1 drivers
v0x5a34365ebb30_0 .net "a_ready", 0 0, L_0x5a34366190f0;  1 drivers
v0x5a34365ebbf0_0 .net "a_send", 0 0, v0x5a34365fd0a0_0;  alias, 1 drivers
v0x5a34365ebce0_0 .net "b_ack", 0 0, L_0x5a34366194a0;  1 drivers
v0x5a34365ebd80_0 .net "b_data", 2 0, L_0x5a34366192f0;  alias, 1 drivers
v0x5a34365ebe60_0 .net "b_load", 0 0, L_0x5a34366193e0;  alias, 1 drivers
v0x5a34365ebf00_0 .net "clk_a", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365ebfa0_0 .net "clk_b", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365ec040_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
v0x5a34365ec0e0_0 .var "tx_busy", 0 0;
v0x5a34365ec180_0 .var "tx_sample", 2 0;
S_0x5a34365e9510 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5a34365e90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a3436619580 .functor XOR 1, v0x5a34365e9d10_0, v0x5a34365ea1a0_0, C4<0>, C4<0>;
L_0x5a3436619640 .functor BUFZ 1, v0x5a34365ea1a0_0, C4<0>, C4<0>, C4<0>;
v0x5a34365ea020_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365ea0e0_0 .net "d", 0 0, L_0x5a34366194a0;  alias, 1 drivers
v0x5a34365ea1a0_0 .var "last_val", 0 0;
v0x5a34365ea270_0 .net "p", 0 0, L_0x5a3436619580;  alias, 1 drivers
v0x5a34365ea310_0 .net "q", 0 0, L_0x5a3436619640;  1 drivers
o0x783ebe088928 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a34365ea400_0 .net "reset", 0 0, o0x783ebe088928;  0 drivers
v0x5a34365ea4a0_0 .net "synced", 0 0, v0x5a34365e9d10_0;  1 drivers
S_0x5a34365e97a0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34365e9510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365e9ac0_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365e9b80_0 .net "d", 0 0, L_0x5a34366194a0;  alias, 1 drivers
v0x5a34365e9c40_0 .var "p1", 0 0;
v0x5a34365e9d10_0 .var "p2", 0 0;
v0x5a34365e9dd0_0 .net "q", 0 0, v0x5a34365e9d10_0;  alias, 1 drivers
v0x5a34365e9ee0_0 .net "reset", 0 0, o0x783ebe088928;  alias, 0 drivers
E_0x5a34365e9a40 .event posedge, v0x5a34365e9ee0_0, v0x5a34363cf080_0;
S_0x5a34365ea600 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5a34365e90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a34366193e0 .functor XOR 1, v0x5a34365eadd0_0, v0x5a34365eb260_0, C4<0>, C4<0>;
L_0x5a34366194a0 .functor BUFZ 1, v0x5a34365eb260_0, C4<0>, C4<0>, C4<0>;
v0x5a34365eb0e0_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365eb1a0_0 .net "d", 0 0, v0x5a34365eb950_0;  1 drivers
v0x5a34365eb260_0 .var "last_val", 0 0;
v0x5a34365eb330_0 .net "p", 0 0, L_0x5a34366193e0;  alias, 1 drivers
v0x5a34365eb3d0_0 .net "q", 0 0, L_0x5a34366194a0;  alias, 1 drivers
o0x783ebe088c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a34365eb510_0 .net "reset", 0 0, o0x783ebe088c58;  0 drivers
v0x5a34365eb5b0_0 .net "synced", 0 0, v0x5a34365eadd0_0;  1 drivers
S_0x5a34365ea880 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34365ea600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365eab80_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365eac40_0 .net "d", 0 0, v0x5a34365eb950_0;  alias, 1 drivers
v0x5a34365ead00_0 .var "p1", 0 0;
v0x5a34365eadd0_0 .var "p2", 0 0;
v0x5a34365eae90_0 .net "q", 0 0, v0x5a34365eadd0_0;  alias, 1 drivers
v0x5a34365eafa0_0 .net "reset", 0 0, o0x783ebe088c58;  alias, 0 drivers
E_0x5a34365eab00 .event posedge, v0x5a34365eafa0_0, v0x5a3436544190_0;
S_0x5a34365ec360 .scope module, "CursorScanStartMCP" "MCP" 14 318, 9 24 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5a34365ec4f0 .param/l "reset_val" 0 9 25, C4<000>;
P_0x5a34365ec530 .param/l "width" 0 9 24, +C4<00000000000000000000000000000011>;
L_0x5a3436618930 .functor NOT 1, v0x5a34365ef570_0, C4<0>, C4<0>, C4<0>;
L_0x5a34366189d0 .functor OR 1, L_0x5a3436618e60, L_0x5a3436618930, C4<0>, C4<0>;
L_0x5a3436618b10 .functor AND 1, v0x5a34365fd0a0_0, L_0x5a34366189d0, C4<1>, C4<1>;
L_0x5a3436618bd0 .functor BUFZ 3, v0x5a34365ef610_0, C4<000>, C4<000>, C4<000>;
v0x5a34365eeba0_0 .net *"_ivl_0", 0 0, L_0x5a3436618930;  1 drivers
v0x5a34365eeca0_0 .net "a_ack", 0 0, L_0x5a3436618e60;  1 drivers
v0x5a34365eed60_0 .net "a_datain", 2 0, v0x5a34365fc440_0;  1 drivers
v0x5a34365eee30_0 .var "a_en", 0 0;
v0x5a34365eef20_0 .net "a_load", 0 0, L_0x5a3436618b10;  1 drivers
v0x5a34365ef010_0 .net "a_ready", 0 0, L_0x5a34366189d0;  1 drivers
v0x5a34365ef0d0_0 .net "a_send", 0 0, v0x5a34365fd0a0_0;  alias, 1 drivers
v0x5a34365ef170_0 .net "b_ack", 0 0, L_0x5a3436618d80;  1 drivers
v0x5a34365ef210_0 .net "b_data", 2 0, L_0x5a3436618bd0;  alias, 1 drivers
v0x5a34365ef2f0_0 .net "b_load", 0 0, L_0x5a3436618cc0;  alias, 1 drivers
v0x5a34365ef390_0 .net "clk_a", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365ef430_0 .net "clk_b", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365ef4d0_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
v0x5a34365ef570_0 .var "tx_busy", 0 0;
v0x5a34365ef610_0 .var "tx_sample", 2 0;
S_0x5a34365ec810 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5a34365ec360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a3436618e60 .functor XOR 1, v0x5a34365ed1f0_0, v0x5a34365ed680_0, C4<0>, C4<0>;
L_0x5a3436618f20 .functor BUFZ 1, v0x5a34365ed680_0, C4<0>, C4<0>, C4<0>;
v0x5a34365ed500_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365ed5c0_0 .net "d", 0 0, L_0x5a3436618d80;  alias, 1 drivers
v0x5a34365ed680_0 .var "last_val", 0 0;
v0x5a34365ed750_0 .net "p", 0 0, L_0x5a3436618e60;  alias, 1 drivers
v0x5a34365ed7f0_0 .net "q", 0 0, L_0x5a3436618f20;  1 drivers
o0x783ebe089228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a34365ed8e0_0 .net "reset", 0 0, o0x783ebe089228;  0 drivers
v0x5a34365ed980_0 .net "synced", 0 0, v0x5a34365ed1f0_0;  1 drivers
S_0x5a34365eca70 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34365ec810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365ecd90_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365ed060_0 .net "d", 0 0, L_0x5a3436618d80;  alias, 1 drivers
v0x5a34365ed120_0 .var "p1", 0 0;
v0x5a34365ed1f0_0 .var "p2", 0 0;
v0x5a34365ed2b0_0 .net "q", 0 0, v0x5a34365ed1f0_0;  alias, 1 drivers
v0x5a34365ed3c0_0 .net "reset", 0 0, o0x783ebe089228;  alias, 0 drivers
E_0x5a34365ecd10 .event posedge, v0x5a34365ed3c0_0, v0x5a34363cf080_0;
S_0x5a34365edae0 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5a34365ec360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a3436618cc0 .functor XOR 1, v0x5a34365ee2b0_0, v0x5a34365ee740_0, C4<0>, C4<0>;
L_0x5a3436618d80 .functor BUFZ 1, v0x5a34365ee740_0, C4<0>, C4<0>, C4<0>;
v0x5a34365ee5c0_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365ee680_0 .net "d", 0 0, v0x5a34365eee30_0;  1 drivers
v0x5a34365ee740_0 .var "last_val", 0 0;
v0x5a34365ee810_0 .net "p", 0 0, L_0x5a3436618cc0;  alias, 1 drivers
v0x5a34365ee8b0_0 .net "q", 0 0, L_0x5a3436618d80;  alias, 1 drivers
o0x783ebe089558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a34365ee9f0_0 .net "reset", 0 0, o0x783ebe089558;  0 drivers
v0x5a34365eea90_0 .net "synced", 0 0, v0x5a34365ee2b0_0;  1 drivers
S_0x5a34365edd60 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5a34365edae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365ee060_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365ee120_0 .net "d", 0 0, v0x5a34365eee30_0;  alias, 1 drivers
v0x5a34365ee1e0_0 .var "p1", 0 0;
v0x5a34365ee2b0_0 .var "p2", 0 0;
v0x5a34365ee370_0 .net "q", 0 0, v0x5a34365ee2b0_0;  alias, 1 drivers
v0x5a34365ee480_0 .net "reset", 0 0, o0x783ebe089558;  alias, 0 drivers
E_0x5a34365edfe0 .event posedge, v0x5a34365ee480_0, v0x5a3436544190_0;
S_0x5a34365ef7f0 .scope module, "DACRam" "DACRam_sim" 14 389, 15 8 0, S_0x5a34365e1510;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address_a";
    .port_info 1 /INPUT 8 "address_b";
    .port_info 2 /INPUT 1 "clock_a";
    .port_info 3 /INPUT 1 "clock_b";
    .port_info 4 /INPUT 18 "data_a";
    .port_info 5 /INPUT 18 "data_b";
    .port_info 6 /INPUT 1 "wren_a";
    .port_info 7 /INPUT 1 "wren_b";
    .port_info 8 /OUTPUT 18 "q_a";
    .port_info 9 /OUTPUT 18 "q_b";
v0x5a34365efa80_0 .net "address_a", 7 0, L_0x5a343661a730;  1 drivers
v0x5a34365efb80_0 .net "address_b", 7 0, L_0x5a343661be80;  alias, 1 drivers
v0x5a34365efc40_0 .net "clock_a", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365efd10_0 .net "clock_b", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365efdb0_0 .net "data_a", 17 0, L_0x5a343661aa40;  1 drivers
L_0x783ebe03a768 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a34365efea0_0 .net "data_b", 17 0, L_0x783ebe03a768;  1 drivers
v0x5a34365eff80_0 .var/i "i", 31 0;
v0x5a34365f0060 .array "mem", 255 0, 17 0;
v0x5a34365f0120_0 .var "q_a", 17 0;
v0x5a34365f0290_0 .var "q_b", 17 0;
v0x5a34365f0350_0 .net "wren_a", 0 0, L_0x5a343661afc0;  1 drivers
L_0x783ebe03a7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a34365f0410_0 .net "wren_b", 0 0, L_0x783ebe03a7f8;  1 drivers
S_0x5a34365f0670 .scope module, "GraphicsEnabledSync" "BitSync" 14 267, 11 19 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365f08c0_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365f0980_0 .net "d", 0 0, v0x5a34365fc5b0_0;  1 drivers
v0x5a34365f0a40_0 .var "p1", 0 0;
v0x5a34365f0ae0_0 .var "p2", 0 0;
v0x5a34365f0ba0_0 .net "q", 0 0, v0x5a34365f0ae0_0;  alias, 1 drivers
v0x5a34365f0c90_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
S_0x5a34365f0db0 .scope module, "HsyncSync" "BitSync" 14 255, 11 19 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365f1090_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365f1150_0 .net "d", 0 0, L_0x5a343661bd10;  alias, 1 drivers
v0x5a34365f1240_0 .var "p1", 0 0;
v0x5a34365f1310_0 .var "p2", 0 0;
v0x5a34365f13b0_0 .net "q", 0 0, v0x5a34365f1310_0;  alias, 1 drivers
v0x5a34365f1450_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
S_0x5a34365f1570 .scope module, "Is256ColorSelSync" "BitSync" 14 295, 11 19 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365f17c0_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365f1880_0 .net "d", 0 0, L_0x5a34366052c0;  alias, 1 drivers
v0x5a34365f1940_0 .var "p1", 0 0;
v0x5a34365f1a10_0 .var "p2", 0 0;
v0x5a34365f1ad0_0 .net "q", 0 0, v0x5a34365f1a10_0;  alias, 1 drivers
v0x5a34365f1bc0_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
S_0x5a34365f1ce0 .scope module, "ModeNumSync" "BusSync" 14 244, 16 23 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5a34365f1ec0 .param/l "WIDTH" 0 16 24, +C4<00000000000000000000000000001000>;
v0x5a34365f2090_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365f2150_0 .net "d", 7 0, v0x5a34365fc680_0;  1 drivers
v0x5a34365f2230_0 .var "p1", 7 0;
v0x5a34365f2320_0 .var "p2", 7 0;
v0x5a34365f2400_0 .net "q", 7 0, v0x5a34365f2320_0;  alias, 1 drivers
v0x5a34365f2560_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
S_0x5a34365f2680 .scope module, "PaletteSelSync" "BitSync" 14 288, 11 19 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5a34366180d0 .functor BUFZ 1, v0x5a34365f2af0_0, C4<0>, C4<0>, C4<0>;
v0x5a34365f28d0_0 .net "clk", 0 0, v0x5a3436601580_0;  alias, 1 drivers
v0x5a34365f2990_0 .net "d", 0 0, v0x5a34365fc750_0;  1 drivers
v0x5a34365f2a50_0 .var "p1", 0 0;
v0x5a34365f2af0_0 .var "p2", 0 0;
v0x5a34365f2bb0_0 .net "q", 0 0, L_0x5a34366180d0;  alias, 1 drivers
v0x5a34365f2cf0_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
S_0x5a34365f2e10 .scope module, "VsyncSync" "BitSync" 14 261, 11 19 0, S_0x5a34365e1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5a34365f3060_0 .net "clk", 0 0, v0x5a34366010e0_0;  alias, 1 drivers
v0x5a34365f3120_0 .net "d", 0 0, L_0x5a343661bc70;  alias, 1 drivers
v0x5a34365f31e0_0 .var "p1", 0 0;
v0x5a34365f32b0_0 .var "p2", 0 0;
v0x5a34365f3350_0 .net "q", 0 0, v0x5a34365f32b0_0;  alias, 1 drivers
v0x5a34365f3440_0 .net "reset", 0 0, v0x5a3436601040_0;  alias, 1 drivers
S_0x5a34365fd6e0 .scope task, "initialize_framebuffer_graphics_256color" "initialize_framebuffer_graphics_256color" 4 167, 4 167 0, S_0x5a3436556b00;
 .timescale -9 -12;
v0x5a34365fd8c0_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_256color ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a34365fd8c0_0, 0, 32;
T_2.21 ;
    %load/vec4 v0x5a34365fd8c0_0;
    %cmpi/s 32000, 0, 32;
    %jmp/0xz T_2.22, 5;
    %pushi/vec4 43605, 0, 16;
    %ix/getv/s 4, v0x5a34365fd8c0_0;
    %store/vec4a v0x5a34366009e0, 4, 0;
    %load/vec4 v0x5a34365fd8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a34365fd8c0_0, 0, 32;
    %jmp T_2.21;
T_2.22 ;
    %end;
S_0x5a34365fd9c0 .scope task, "initialize_framebuffer_graphics_4color" "initialize_framebuffer_graphics_4color" 4 157, 4 157 0, S_0x5a3436556b00;
 .timescale -9 -12;
v0x5a34365fdbf0_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_4color ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a34365fdbf0_0, 0, 32;
T_3.23 ;
    %load/vec4 v0x5a34365fdbf0_0;
    %cmpi/s 8000, 0, 32;
    %jmp/0xz T_3.24, 5;
    %pushi/vec4 58596, 0, 16;
    %ix/getv/s 4, v0x5a34365fdbf0_0;
    %store/vec4a v0x5a34366009e0, 4, 0;
    %load/vec4 v0x5a34365fdbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a34365fdbf0_0, 0, 32;
    %jmp T_3.23;
T_3.24 ;
    %end;
S_0x5a34365fdcf0 .scope task, "initialize_framebuffer_text" "initialize_framebuffer_text" 4 144, 4 144 0, S_0x5a3436556b00;
 .timescale -9 -12;
v0x5a34365fded0_0 .var "char_val", 7 0;
v0x5a34365fdfd0_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_text ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a34365fdfd0_0, 0, 32;
T_4.25 ;
    %load/vec4 v0x5a34365fdfd0_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_4.26, 5;
    %pushi/vec4 65, 0, 32;
    %load/vec4 v0x5a34365fdfd0_0;
    %pushi/vec4 26, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %store/vec4 v0x5a34365fded0_0, 0, 8;
    %pushi/vec4 31, 0, 8;
    %load/vec4 v0x5a34365fded0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x5a34365fdfd0_0;
    %store/vec4a v0x5a34366009e0, 4, 0;
    %load/vec4 v0x5a34365fdfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a34365fdfd0_0, 0, 32;
    %jmp T_4.25;
T_4.26 ;
    %end;
S_0x5a34365fe0b0 .scope task, "test_mode_03h" "test_mode_03h" 4 329, 4 329 0, S_0x5a3436556b00;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_03h ;
    %vpi_call/w 4 331 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 332 "$display", "Testing Mode 03h: 80x25 Text (16 colors)" {0 0 0};
    %vpi_call/w 4 333 "$display", "========================================" {0 0 0};
    %load/vec4 v0x5a3436601340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601340_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_text, S_0x5a34365fdcf0;
    %join;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5a34365ff620_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x5a34365ff440;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5a34365ff260_0, 0, 6;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x5a34365ff360_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5a34365ff080;
    %join;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5a34365ff260_0, 0, 6;
    %pushi/vec4 143, 0, 8;
    %store/vec4 v0x5a34365ff360_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5a34365ff080;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5a34365ff260_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a34365ff360_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5a34365ff080;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5a34365feb10_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x5a34365fe6e0;
    %join;
    %load/vec4 v0x5a3436600dc0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_5.27, 4;
    %vpi_call/w 4 346 "$display", "[PASS] Mode 03h correctly detected" {0 0 0};
    %load/vec4 v0x5a3436601260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601260_0, 0, 32;
    %jmp T_5.28;
T_5.27 ;
    %vpi_call/w 4 349 "$display", "[FAIL] Mode 03h detection failed. Got mode %02h", v0x5a3436600dc0_0 {0 0 0};
    %load/vec4 v0x5a3436601180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601180_0, 0, 32;
T_5.28 ;
    %load/vec4 v0x5a3436601af0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.29, 5;
    %vpi_call/w 4 355 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x5a3436601af0_0 {0 0 0};
    %jmp T_5.30;
T_5.29 ;
    %vpi_call/w 4 357 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x5a3436601180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601180_0, 0, 32;
T_5.30 ;
    %vpi_call/w 4 361 "$display", "\000" {0 0 0};
    %end;
S_0x5a34365fe290 .scope task, "test_mode_12h" "test_mode_12h" 4 403, 4 403 0, S_0x5a3436556b00;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_12h ;
    %vpi_call/w 4 405 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 406 "$display", "Testing Mode 12h: 640x480 (16 colors)" {0 0 0};
    %vpi_call/w 4 407 "$display", "========================================" {0 0 0};
    %load/vec4 v0x5a3436601340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601340_0, 0, 32;
    %vpi_call/w 4 410 "$display", "[DEBUG] Initializing framebuffer for 640x480..." {0 0 0};
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_4color, S_0x5a34365fd9c0;
    %join;
    %vpi_call/w 4 413 "$display", "[DEBUG] Configuring Mode 12h registers..." {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a34365fef80_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_amcr_register, S_0x5a34365fed20;
    %join;
    %vpi_call/w 4 415 "$display", "[DEBUG] AMCR written: 0x00" {0 0 0};
    %pushi/vec4 26, 0, 8;
    %store/vec4 v0x5a34365ff620_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x5a34365ff440;
    %join;
    %vpi_call/w 4 418 "$display", "[DEBUG] Mode register written: 0x1A (binary: 00011010)" {0 0 0};
    %vpi_call/w 4 419 "$display", "[DEBUG]   bit 0 (hres_mode): 0" {0 0 0};
    %vpi_call/w 4 420 "$display", "[DEBUG]   bit 1 (graphics_320): 1" {0 0 0};
    %vpi_call/w 4 421 "$display", "[DEBUG]   bit 2 (bw_mode): 0" {0 0 0};
    %vpi_call/w 4 422 "$display", "[DEBUG]   bit 3 (display_enabled): 1" {0 0 0};
    %vpi_call/w 4 423 "$display", "[DEBUG]   bit 4 (mode_640): 1" {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5a34365ff260_0, 0, 6;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x5a34365ff360_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5a34365ff080;
    %join;
    %vpi_call/w 4 426 "$display", "[DEBUG] CRTC 0x01 written: %d (horiz_display_end)", 32'sb00000000000000000000000001001111 {0 0 0};
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5a34365ff260_0, 0, 6;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x5a34365ff360_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5a34365ff080;
    %join;
    %vpi_call/w 4 429 "$display", "[DEBUG] CRTC 0x12 written: %d = 0x%h (vert_display_end_low)", 32'sb00000000000000000000000011011111, 32'sb00000000000000000000000011011111 {0 0 0};
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5a34365ff260_0, 0, 6;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5a34365ff360_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5a34365ff080;
    %join;
    %vpi_call/w 4 435 "$display", "[DEBUG] CRTC 0x07 written: 0x02 (overflow, binary: 00000010)" {0 0 0};
    %vpi_call/w 4 436 "$display", "[DEBUG]   bit 1 (vert_disp_end bit 8): 1" {0 0 0};
    %vpi_call/w 4 437 "$display", "[DEBUG]   bit 6 (vert_disp_end bit 9): 0" {0 0 0};
    %vpi_call/w 4 438 "$display", "[DEBUG] Expected vert_display_end = {0, 1, 223} = 479" {0 0 0};
    %vpi_call/w 4 440 "$display", "[DEBUG] Registers configured. Current mode_num: %02h", v0x5a3436600dc0_0 {0 0 0};
    %vpi_call/w 4 441 "$display", "[DEBUG] Expected mode: %02h (MODE_12H)", 8'b00010010 {0 0 0};
    %pushi/vec4 100, 0, 32;
T_6.31 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.32, 5;
    %jmp/1 T_6.32, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a343646c8a0;
    %jmp T_6.31;
T_6.32 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.33 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.34, 5;
    %jmp/1 T_6.34, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a343639f410;
    %jmp T_6.33;
T_6.34 ;
    %pop/vec4 1;
    %vpi_call/w 4 447 "$display", "[DEBUG] After settle - mode_num: %02h", v0x5a3436600dc0_0 {0 0 0};
    %vpi_call/w 4 448 "$display", "[DEBUG] graphics_enabled: %b, vga_256_color: %b", v0x5a3436600aa0_0, v0x5a3436601420_0 {0 0 0};
    %vpi_call/w 4 451 "$display", "[DEBUG] Checking if mode detection is working..." {0 0 0};
    %vpi_call/w 4 452 "$display", "[DEBUG] If vert_display_end = 479, is_480_lines should be true" {0 0 0};
    %vpi_call/w 4 453 "$display", "[DEBUG] If mode_640 = 1, mode detection should see 640-wide mode" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436601af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436600ce0_0, 0, 32;
    %vpi_call/w 4 457 "$display", "[DEBUG] Starting frame wait for Mode 12h (640x480 is slower)..." {0 0 0};
    %vpi_call/w 4 458 "$display", "[INFO] Note: 640x480 mode requires ~525 lines * 800 pixels = 420,000 clocks per frame" {0 0 0};
    %vpi_call/w 4 459 "$display", "[INFO] At 25MHz VGA clock, this is ~16.8ms per frame" {0 0 0};
    %vpi_call/w 4 462 "$display", "[DEBUG] Initial state: vsync=%b, hsync=%b, line_count=%0d", v0x5a3436601a50_0, v0x5a34366018f0_0, v0x5a3436600ce0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5a34365feb10_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x5a34365fe6e0;
    %join;
    %vpi_call/w 4 467 "$display", "[DEBUG] Final state: vsync=%b, hsync=%b, line_count=%0d", v0x5a3436601a50_0, v0x5a34366018f0_0, v0x5a3436600ce0_0 {0 0 0};
    %load/vec4 v0x5a3436600dc0_0;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_6.35, 4;
    %vpi_call/w 4 471 "$display", "[PASS] Mode 12h correctly detected" {0 0 0};
    %load/vec4 v0x5a3436601260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601260_0, 0, 32;
    %jmp T_6.36;
T_6.35 ;
    %vpi_call/w 4 474 "$display", "[FAIL] Mode 12h detection failed. Got mode %02h", v0x5a3436600dc0_0 {0 0 0};
    %load/vec4 v0x5a3436601180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601180_0, 0, 32;
T_6.36 ;
    %load/vec4 v0x5a3436601af0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.37, 5;
    %vpi_call/w 4 479 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x5a3436601af0_0 {0 0 0};
    %jmp T_6.38;
T_6.37 ;
    %vpi_call/w 4 481 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x5a3436601180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601180_0, 0, 32;
T_6.38 ;
    %vpi_call/w 4 485 "$display", "\000" {0 0 0};
    %end;
S_0x5a34365fe470 .scope task, "test_mode_13h" "test_mode_13h" 4 366, 4 366 0, S_0x5a3436556b00;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_13h ;
    %vpi_call/w 4 368 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 369 "$display", "Testing Mode 13h: 320x200 (256 colors)" {0 0 0};
    %vpi_call/w 4 370 "$display", "========================================" {0 0 0};
    %load/vec4 v0x5a3436601340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601340_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_256color, S_0x5a34365fd6e0;
    %join;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x5a34365fef80_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_amcr_register, S_0x5a34365fed20;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x5a34365ff620_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x5a34365ff440;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5a34365ff260_0, 0, 6;
    %pushi/vec4 39, 0, 8;
    %store/vec4 v0x5a34365ff360_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5a34365ff080;
    %join;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5a34365ff260_0, 0, 6;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x5a34365ff360_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5a34365ff080;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5a34365ff260_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a34365ff360_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5a34365ff080;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436601af0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5a34365feb10_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x5a34365fe6e0;
    %join;
    %load/vec4 v0x5a3436600dc0_0;
    %cmpi/e 19, 0, 8;
    %jmp/0xz  T_7.39, 4;
    %vpi_call/w 4 384 "$display", "[PASS] Mode 13h correctly detected" {0 0 0};
    %load/vec4 v0x5a3436601260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601260_0, 0, 32;
    %jmp T_7.40;
T_7.39 ;
    %vpi_call/w 4 387 "$display", "[FAIL] Mode 13h detection failed. Got mode %02h", v0x5a3436600dc0_0 {0 0 0};
    %load/vec4 v0x5a3436601180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601180_0, 0, 32;
T_7.40 ;
    %load/vec4 v0x5a3436601af0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.41, 5;
    %vpi_call/w 4 392 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x5a3436601af0_0 {0 0 0};
    %jmp T_7.42;
T_7.41 ;
    %vpi_call/w 4 394 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x5a3436601180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3436601180_0, 0, 32;
T_7.42 ;
    %vpi_call/w 4 398 "$display", "\000" {0 0 0};
    %end;
S_0x5a34365fe6e0 .scope task, "wait_frames" "wait_frames" 4 254, 4 254 0, S_0x5a3436556b00;
 .timescale -9 -12;
v0x5a34365fe870_0 .var/i "cycles_elapsed", 31 0;
v0x5a34365fe970_0 .var/i "frame_target", 31 0;
v0x5a34365fea50_0 .var/i "last_line_count", 31 0;
v0x5a34365feb10_0 .var/i "num_frames", 31 0;
v0x5a34365febf0_0 .var/i "timeout_cycles", 31 0;
TD_vga_framebuffer_integration_tb.wait_frames ;
    %load/vec4 v0x5a3436601af0_0;
    %load/vec4 v0x5a34365feb10_0;
    %add;
    %store/vec4 v0x5a34365fe970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a34365fe870_0, 0, 32;
    %pushi/vec4 50000000, 0, 32;
    %store/vec4 v0x5a34365febf0_0, 0, 32;
    %load/vec4 v0x5a3436600ce0_0;
    %store/vec4 v0x5a34365fea50_0, 0, 32;
    %vpi_call/w 4 265 "$display", "[DEBUG] Waiting for %0d frames (current vsync_count: %0d)", v0x5a34365feb10_0, v0x5a3436601af0_0 {0 0 0};
T_8.43 ;
    %load/vec4 v0x5a3436601af0_0;
    %load/vec4 v0x5a34365fe970_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_8.45, 5;
    %load/vec4 v0x5a34365fe870_0;
    %load/vec4 v0x5a34365febf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_8.45;
    %flag_set/vec4 8;
    %jmp/0xz T_8.44, 8;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365fe870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a34365fe870_0, 0, 32;
    %load/vec4 v0x5a34365fe870_0;
    %pushi/vec4 500000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.46, 4;
    %load/vec4 v0x5a34365fe870_0;
    %pushi/vec4 1000, 0, 32;
    %div/s;
    %load/vec4 v0x5a3436600ce0_0;
    %load/vec4 v0x5a34365fea50_0;
    %sub;
    %vpi_call/w 4 273 "$display", "[DEBUG] Progress: %0d K cycles, vsync=%0d, lines=%0d (delta=%0d)", S<1,vec4,s32>, v0x5a3436601af0_0, v0x5a3436600ce0_0, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x5a3436600ce0_0;
    %store/vec4 v0x5a34365fea50_0, 0, 32;
T_8.46 ;
    %jmp T_8.43;
T_8.44 ;
    %load/vec4 v0x5a34365febf0_0;
    %load/vec4 v0x5a34365fe870_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.48, 5;
    %vpi_call/w 4 280 "$display", "[WARNING] wait_frames timed out after %0d cycles", v0x5a34365fe870_0 {0 0 0};
    %vpi_call/w 4 281 "$display", "[DEBUG] Final vsync_count=%0d, target was %0d, lines=%0d", v0x5a3436601af0_0, v0x5a34365fe970_0, v0x5a3436600ce0_0 {0 0 0};
    %jmp T_8.49;
T_8.48 ;
    %vpi_call/w 4 284 "$display", "[DEBUG] Completed %0d frames in %0d cycles", v0x5a34365feb10_0, v0x5a34365fe870_0 {0 0 0};
T_8.49 ;
    %end;
S_0x5a34365fed20 .scope task, "write_amcr_register" "write_amcr_register" 4 234, 4 234 0, S_0x5a3436556b00;
 .timescale -9 -12;
v0x5a34365fef80_0 .var "amcr_value", 7 0;
E_0x5a34365fef00 .event anyedge, v0x5a34365f9780_0;
TD_vga_framebuffer_integration_tb.write_amcr_register ;
    %wait E_0x5a343646c8a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a34365ffc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a34366000c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3436600540_0, 0, 1;
    %pushi/vec4 480, 0, 19;
    %store/vec4 v0x5a3436600200_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5a34365fef80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34366003a0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a34366002d0_0, 0, 2;
    %wait E_0x5a343646c8a0;
T_9.50 ;
    %load/vec4 v0x5a3436600160_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.51, 6;
    %wait E_0x5a34365fef00;
    %jmp T_9.50;
T_9.51 ;
    %wait E_0x5a343646c8a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34365ffc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34366000c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3436600540_0, 0, 1;
    %wait E_0x5a343646c8a0;
    %end;
S_0x5a34365ff080 .scope task, "write_crtc_register" "write_crtc_register" 4 178, 4 178 0, S_0x5a3436556b00;
 .timescale -9 -12;
v0x5a34365ff260_0 .var "crtc_index", 5 0;
v0x5a34365ff360_0 .var "crtc_value", 7 0;
TD_vga_framebuffer_integration_tb.write_crtc_register ;
    %wait E_0x5a343646c8a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a34365ffc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a34366000c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3436600540_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x5a3436600200_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x5a34365ff260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34366003a0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a34366002d0_0, 0, 2;
    %wait E_0x5a343646c8a0;
T_10.52 ;
    %load/vec4 v0x5a3436600160_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.53, 6;
    %wait E_0x5a34365fef00;
    %jmp T_10.52;
T_10.53 ;
    %wait E_0x5a343646c8a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34365ffc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34366000c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3436600540_0, 0, 1;
    %wait E_0x5a343646c8a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a34365ffc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a34366000c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3436600540_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x5a3436600200_0, 0, 19;
    %load/vec4 v0x5a34365ff360_0;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x5a34366003a0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a34366002d0_0, 0, 2;
    %wait E_0x5a343646c8a0;
T_10.54 ;
    %load/vec4 v0x5a3436600160_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.55, 6;
    %wait E_0x5a34365fef00;
    %jmp T_10.54;
T_10.55 ;
    %wait E_0x5a343646c8a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34365ffc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34366000c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3436600540_0, 0, 1;
    %wait E_0x5a343646c8a0;
    %end;
S_0x5a34365ff440 .scope task, "write_mode_register" "write_mode_register" 4 214, 4 214 0, S_0x5a3436556b00;
 .timescale -9 -12;
v0x5a34365ff620_0 .var "mode_value", 7 0;
TD_vga_framebuffer_integration_tb.write_mode_register ;
    %wait E_0x5a343646c8a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a34365ffc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a34366000c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3436600540_0, 0, 1;
    %pushi/vec4 492, 0, 19;
    %store/vec4 v0x5a3436600200_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5a34365ff620_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34366003a0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a34366002d0_0, 0, 2;
    %wait E_0x5a343646c8a0;
T_11.56 ;
    %load/vec4 v0x5a3436600160_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.57, 6;
    %wait E_0x5a34365fef00;
    %jmp T_11.56;
T_11.57 ;
    %wait E_0x5a343646c8a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34365ffc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34366000c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3436600540_0, 0, 1;
    %wait E_0x5a343646c8a0;
    %end;
    .scope S_0x5a34365f1ce0;
T_12 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365f2560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a34365f2230_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5a34365f2150_0;
    %assign/vec4 v0x5a34365f2230_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5a34365f1ce0;
T_13 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365f2560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a34365f2320_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5a34365f2230_0;
    %assign/vec4 v0x5a34365f2320_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5a34365f0db0;
T_14 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365f1450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f1240_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5a34365f1150_0;
    %assign/vec4 v0x5a34365f1240_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5a34365f0db0;
T_15 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365f1450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f1310_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5a34365f1240_0;
    %assign/vec4 v0x5a34365f1310_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5a34365f2e10;
T_16 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365f3440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f31e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5a34365f3120_0;
    %assign/vec4 v0x5a34365f31e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5a34365f2e10;
T_17 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365f3440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f32b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5a34365f31e0_0;
    %assign/vec4 v0x5a34365f32b0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5a34365f0670;
T_18 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365f0c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f0a40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5a34365f0980_0;
    %assign/vec4 v0x5a34365f0a40_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5a34365f0670;
T_19 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365f0c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f0ae0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5a34365f0a40_0;
    %assign/vec4 v0x5a34365f0ae0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5a34365e4eb0;
T_20 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365e5490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e51c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5a34365e5100_0;
    %assign/vec4 v0x5a34365e51c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5a34365e4eb0;
T_21 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365e5490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e5290_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5a34365e51c0_0;
    %assign/vec4 v0x5a34365e5290_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5a34365e55b0;
T_22 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365e5bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e58f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5a34365e5830_0;
    %assign/vec4 v0x5a34365e58f0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5a34365e55b0;
T_23 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365e5bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e59c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5a34365e58f0_0;
    %assign/vec4 v0x5a34365e59c0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5a34365f2680;
T_24 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365f2cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f2a50_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5a34365f2990_0;
    %assign/vec4 v0x5a34365f2a50_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5a34365f2680;
T_25 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365f2cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f2af0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5a34365f2a50_0;
    %assign/vec4 v0x5a34365f2af0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5a34365f1570;
T_26 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365f1bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f1940_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5a34365f1880_0;
    %assign/vec4 v0x5a34365f1940_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5a34365f1570;
T_27 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365f1bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f1a10_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5a34365f1940_0;
    %assign/vec4 v0x5a34365f1a10_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5a34365e7420;
T_28 ;
    %wait E_0x5a34365e76a0;
    %load/vec4 v0x5a34365e7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e78a0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5a34365e77e0_0;
    %assign/vec4 v0x5a34365e78a0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5a34365e7420;
T_29 ;
    %wait E_0x5a34365e76a0;
    %load/vec4 v0x5a34365e7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e7970_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5a34365e78a0_0;
    %assign/vec4 v0x5a34365e7970_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5a34365e71a0;
T_30 ;
    %wait E_0x5a34365e76a0;
    %load/vec4 v0x5a34365e80b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e7e00_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5a34365e8150_0;
    %assign/vec4 v0x5a34365e7e00_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5a34365e63b0;
T_31 ;
    %wait E_0x5a34365e65e0;
    %load/vec4 v0x5a34365e6a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e67e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5a34365e6720_0;
    %assign/vec4 v0x5a34365e67e0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5a34365e63b0;
T_32 ;
    %wait E_0x5a34365e65e0;
    %load/vec4 v0x5a34365e6a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e68b0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5a34365e67e0_0;
    %assign/vec4 v0x5a34365e68b0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5a34365e6130;
T_33 ;
    %wait E_0x5a34365e65e0;
    %load/vec4 v0x5a34365e6fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e6d40_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5a34365e7040_0;
    %assign/vec4 v0x5a34365e6d40_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5a34365e5ce0;
T_34 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365e8d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e84f0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5a34365e84f0_0;
    %load/vec4 v0x5a34365e85e0_0;
    %xor;
    %assign/vec4 v0x5a34365e84f0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5a34365e5ce0;
T_35 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365e8d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e8e20_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5a34365e8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e8e20_0, 0;
T_35.2 ;
    %load/vec4 v0x5a34365e8790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a34365e8e20_0, 0;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5a34365e5ce0;
T_36 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365e8d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x5a34365e8ec0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5a34365e85e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5a34365e8420_0;
    %assign/vec4 v0x5a34365e8ec0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5a34365edd60;
T_37 ;
    %wait E_0x5a34365edfe0;
    %load/vec4 v0x5a34365ee480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ee1e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5a34365ee120_0;
    %assign/vec4 v0x5a34365ee1e0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5a34365edd60;
T_38 ;
    %wait E_0x5a34365edfe0;
    %load/vec4 v0x5a34365ee480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ee2b0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5a34365ee1e0_0;
    %assign/vec4 v0x5a34365ee2b0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5a34365edae0;
T_39 ;
    %wait E_0x5a34365edfe0;
    %load/vec4 v0x5a34365ee9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ee740_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5a34365eea90_0;
    %assign/vec4 v0x5a34365ee740_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5a34365eca70;
T_40 ;
    %wait E_0x5a34365ecd10;
    %load/vec4 v0x5a34365ed3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ed120_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5a34365ed060_0;
    %assign/vec4 v0x5a34365ed120_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5a34365eca70;
T_41 ;
    %wait E_0x5a34365ecd10;
    %load/vec4 v0x5a34365ed3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ed1f0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5a34365ed120_0;
    %assign/vec4 v0x5a34365ed1f0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5a34365ec810;
T_42 ;
    %wait E_0x5a34365ecd10;
    %load/vec4 v0x5a34365ed8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ed680_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5a34365ed980_0;
    %assign/vec4 v0x5a34365ed680_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5a34365ec360;
T_43 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365ef4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365eee30_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5a34365eee30_0;
    %load/vec4 v0x5a34365eef20_0;
    %xor;
    %assign/vec4 v0x5a34365eee30_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5a34365ec360;
T_44 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365ef4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ef570_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5a34365eeca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ef570_0, 0;
T_44.2 ;
    %load/vec4 v0x5a34365ef0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a34365ef570_0, 0;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5a34365ec360;
T_45 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365ef4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a34365ef610_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5a34365eef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x5a34365eed60_0;
    %assign/vec4 v0x5a34365ef610_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5a34365ea880;
T_46 ;
    %wait E_0x5a34365eab00;
    %load/vec4 v0x5a34365eafa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ead00_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5a34365eac40_0;
    %assign/vec4 v0x5a34365ead00_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5a34365ea880;
T_47 ;
    %wait E_0x5a34365eab00;
    %load/vec4 v0x5a34365eafa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365eadd0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5a34365ead00_0;
    %assign/vec4 v0x5a34365eadd0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5a34365ea600;
T_48 ;
    %wait E_0x5a34365eab00;
    %load/vec4 v0x5a34365eb510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365eb260_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5a34365eb5b0_0;
    %assign/vec4 v0x5a34365eb260_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5a34365e97a0;
T_49 ;
    %wait E_0x5a34365e9a40;
    %load/vec4 v0x5a34365e9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e9c40_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5a34365e9b80_0;
    %assign/vec4 v0x5a34365e9c40_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5a34365e97a0;
T_50 ;
    %wait E_0x5a34365e9a40;
    %load/vec4 v0x5a34365e9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e9d10_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5a34365e9c40_0;
    %assign/vec4 v0x5a34365e9d10_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5a34365e9510;
T_51 ;
    %wait E_0x5a34365e9a40;
    %load/vec4 v0x5a34365ea400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ea1a0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x5a34365ea4a0_0;
    %assign/vec4 v0x5a34365ea1a0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5a34365e90a0;
T_52 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365ec040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365eb950_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5a34365eb950_0;
    %load/vec4 v0x5a34365eba40_0;
    %xor;
    %assign/vec4 v0x5a34365eb950_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5a34365e90a0;
T_53 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365ec040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ec0e0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5a34365eb7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365ec0e0_0, 0;
T_53.2 ;
    %load/vec4 v0x5a34365ebbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a34365ec0e0_0, 0;
T_53.4 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5a34365e90a0;
T_54 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365ec040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a34365ec180_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5a34365eba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x5a34365eb880_0;
    %assign/vec4 v0x5a34365ec180_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5a34365e3470;
T_55 ;
    %wait E_0x5a34365e3680;
    %load/vec4 v0x5a34365e3b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e3880_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5a34365e37c0_0;
    %assign/vec4 v0x5a34365e3880_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5a34365e3470;
T_56 ;
    %wait E_0x5a34365e3680;
    %load/vec4 v0x5a34365e3b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e3950_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5a34365e3880_0;
    %assign/vec4 v0x5a34365e3950_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5a34365e31f0;
T_57 ;
    %wait E_0x5a34365e3680;
    %load/vec4 v0x5a34365e4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e3de0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5a34365e4130_0;
    %assign/vec4 v0x5a34365e3de0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5a34365e2400;
T_58 ;
    %wait E_0x5a34365e2630;
    %load/vec4 v0x5a34365e2ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e2830_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5a34365e2770_0;
    %assign/vec4 v0x5a34365e2830_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5a34365e2400;
T_59 ;
    %wait E_0x5a34365e2630;
    %load/vec4 v0x5a34365e2ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e2900_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x5a34365e2830_0;
    %assign/vec4 v0x5a34365e2900_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5a34365e2170;
T_60 ;
    %wait E_0x5a34365e2630;
    %load/vec4 v0x5a34365e2ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e2d90_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5a34365e3090_0;
    %assign/vec4 v0x5a34365e2d90_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5a34365e1cb0;
T_61 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365e4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e44d0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x5a34365e44d0_0;
    %load/vec4 v0x5a34365e45c0_0;
    %xor;
    %assign/vec4 v0x5a34365e44d0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5a34365e1cb0;
T_62 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365e4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e4c30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5a34365e4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365e4c30_0, 0;
T_62.2 ;
    %load/vec4 v0x5a34365e4770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a34365e4c30_0, 0;
T_62.4 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5a34365e1cb0;
T_63 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365e4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a34365e4cd0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x5a34365e45c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x5a34365e4400_0;
    %assign/vec4 v0x5a34365e4cd0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5a34365ef7f0;
T_64 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 42, 0, 18;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 2560, 0, 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 2602, 0, 18;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 163840, 0, 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 163882, 0, 18;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 166400, 0, 18;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 174634, 0, 18;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 87381, 0, 18;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 87423, 0, 18;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 89941, 0, 18;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 89983, 0, 18;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 259413, 0, 18;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 259455, 0, 18;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 261973, 0, 18;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 262015, 0, 18;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5a34365eff80_0, 0, 32;
T_64.0 ;
    %load/vec4 v0x5a34365eff80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_64.1, 5;
    %load/vec4 v0x5a34365eff80_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %load/vec4 v0x5a34365eff80_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a34365eff80_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x5a34365eff80_0;
    %store/vec4a v0x5a34365f0060, 4, 0;
    %load/vec4 v0x5a34365eff80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a34365eff80_0, 0, 32;
    %jmp T_64.0;
T_64.1 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5a34365f0120_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5a34365f0290_0, 0, 18;
    %end;
    .thread T_64;
    .scope S_0x5a34365ef7f0;
T_65 ;
    %wait E_0x5a343646c8a0;
    %load/vec4 v0x5a34365f0350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x5a34365efdb0_0;
    %load/vec4 v0x5a34365efa80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a34365f0060, 0, 4;
    %load/vec4 v0x5a34365efdb0_0;
    %assign/vec4 v0x5a34365f0120_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x5a34365efa80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5a34365f0060, 4;
    %assign/vec4 v0x5a34365f0120_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5a34365ef7f0;
T_66 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365f0410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x5a34365efea0_0;
    %load/vec4 v0x5a34365efb80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a34365f0060, 0, 4;
    %load/vec4 v0x5a34365efea0_0;
    %assign/vec4 v0x5a34365f0290_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5a34365efb80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5a34365f0060, 4;
    %assign/vec4 v0x5a34365f0290_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5a34365e1510;
T_67 ;
Ewait_0 .event/or E_0x5a34365e1c00, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
    %load/vec4 v0x5a34365fbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5a34365fafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x5a34365fae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x5a34365fb400_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.8, 8;
    %load/vec4 v0x5a34365f9ee0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x5a34365f8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.9, 8;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
    %jmp T_67.10;
T_67.9 ;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
T_67.10 ;
T_67.6 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x5a34365fa400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.11, 8;
    %load/vec4 v0x5a34365fb400_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.15, 8;
    %load/vec4 v0x5a34365f9ee0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.15;
    %jmp/0xz  T_67.13, 8;
    %load/vec4 v0x5a34365f8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.16, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
    %jmp T_67.17;
T_67.16 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
T_67.17 ;
T_67.13 ;
    %jmp T_67.12;
T_67.11 ;
    %load/vec4 v0x5a34365fa340_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.20, 8;
    %load/vec4 v0x5a34365facd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.20;
    %jmp/0xz  T_67.18, 8;
    %load/vec4 v0x5a34365fb400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.21, 8;
    %load/vec4 v0x5a34365f8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.23, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
    %jmp T_67.24;
T_67.23 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
T_67.24 ;
    %jmp T_67.22;
T_67.21 ;
    %load/vec4 v0x5a34365f9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.25, 8;
    %load/vec4 v0x5a34365fad90_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.30, 8;
    %load/vec4 v0x5a34365f88b0_0;
    %cmpi/u 41, 0, 8;
    %flag_or 5, 4;
    %flag_or 8, 5;
T_67.30;
    %jmp/1 T_67.29, 8;
    %load/vec4 v0x5a34365fa040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.29;
    %jmp/0xz  T_67.27, 8;
    %load/vec4 v0x5a34365f8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.31, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
    %jmp T_67.32;
T_67.31 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
T_67.32 ;
    %jmp T_67.28;
T_67.27 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
T_67.28 ;
    %jmp T_67.26;
T_67.25 ;
    %load/vec4 v0x5a34365fad90_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.35, 8;
    %load/vec4 v0x5a34365fa040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.35;
    %jmp/0xz  T_67.33, 8;
    %load/vec4 v0x5a34365f8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.36, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
    %jmp T_67.37;
T_67.36 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
T_67.37 ;
    %jmp T_67.34;
T_67.33 ;
    %load/vec4 v0x5a34365f8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.38, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
    %jmp T_67.39;
T_67.38 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5a34365fc680_0, 0, 8;
T_67.39 ;
T_67.34 ;
T_67.26 ;
T_67.22 ;
T_67.18 ;
T_67.12 ;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x5a34365e1510;
T_68 ;
    %wait E_0x5a343646c8a0;
    %load/vec4 v0x5a34365fb620_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_68.0, 8;
    %load/vec4 v0x5a34365fd270_0;
    %and;
T_68.0;
    %assign/vec4 v0x5a34365fd0a0_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5a34365e1510;
T_69 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365fb310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x5a34365fcc00_0;
    %assign/vec4 v0x5a34365f8e70_0, 0;
T_69.0 ;
    %load/vec4 v0x5a34365fb220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x5a34365fcda0_0;
    %assign/vec4 v0x5a34365f9090_0, 0;
T_69.2 ;
    %load/vec4 v0x5a34365fb130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x5a34365fccd0_0;
    %assign/vec4 v0x5a34365f8f80_0, 0;
T_69.4 ;
    %load/vec4 v0x5a34365fb090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %load/vec4 v0x5a34365fca90_0;
    %assign/vec4 v0x5a34365f8530_0, 0;
T_69.6 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x5a34365e1510;
T_70 ;
    %wait E_0x5a343646c8a0;
    %load/vec4 v0x5a34365f8d90_0;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5a34365fc260_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0x5a34365e1510;
T_71 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365fb760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a34365f9500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a34365f9340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a34365f95e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a34365f9420_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5a34365f9260_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x5a34365fbb00_0;
    %load/vec4 v0x5a34365f91a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5a34365f9500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a34365f95e0_0, 0;
T_71.2 ;
    %load/vec4 v0x5a34365fba40_0;
    %load/vec4 v0x5a34365f91a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5a34365f9340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a34365f9420_0, 0;
T_71.4 ;
    %load/vec4 v0x5a34365fb980_0;
    %load/vec4 v0x5a34365f9c80_0;
    %and;
    %load/vec4 v0x5a34365f91a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0x5a34365f95e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.8, 4;
    %load/vec4 v0x5a34365f9500_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a34365f9500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a34365f95e0_0, 0;
    %jmp T_71.9;
T_71.8 ;
    %load/vec4 v0x5a34365f9260_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 6, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a34365f9260_0, 0;
    %load/vec4 v0x5a34365f95e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5a34365f95e0_0, 0;
T_71.9 ;
T_71.6 ;
    %load/vec4 v0x5a34365fb980_0;
    %load/vec4 v0x5a34365f9c80_0;
    %inv;
    %and;
    %load/vec4 v0x5a34365f91a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.10, 8;
    %load/vec4 v0x5a34365f9420_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.12, 4;
    %load/vec4 v0x5a34365f9340_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a34365f9340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a34365f9420_0, 0;
    %jmp T_71.13;
T_71.12 ;
    %load/vec4 v0x5a34365f9420_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5a34365f9420_0, 0;
T_71.13 ;
T_71.10 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5a34365e1510;
T_72 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365fb760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x5a34365f88b0_0, 0;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v0x5a34365f8b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a34365f8a70_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5a34365f8990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a34365f8d90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a34365fc440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a34365fc3a0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x5a34365fc300_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x5a34365f9c80_0;
    %load/vec4 v0x5a34365fbe00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x5a34365fa1a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_72.10, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_72.11, 6;
    %jmp T_72.13;
T_72.4 ;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5a34365f88b0_0, 0;
    %jmp T_72.13;
T_72.5 ;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5a34365f8a70_0, 0;
    %jmp T_72.13;
T_72.6 ;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 5, 8, 5;
    %assign/vec4 v0x5a34365f8990_0, 0;
    %jmp T_72.13;
T_72.7 ;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 2, 12, 5;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 3, 8, 5;
    %concat/vec4; draw_concat_vec4
    %split/vec4 3;
    %assign/vec4 v0x5a34365fc440_0, 0;
    %assign/vec4 v0x5a34365f8d90_0, 0;
    %jmp T_72.13;
T_72.8 ;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0x5a34365fc3a0_0, 0;
    %jmp T_72.13;
T_72.9 ;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 7, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a34365fc300_0, 4, 5;
    %jmp T_72.13;
T_72.10 ;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a34365fc300_0, 4, 5;
    %jmp T_72.13;
T_72.11 ;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5a34365f8b50_0, 0;
    %jmp T_72.13;
T_72.13 ;
    %pop/vec4 1;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5a34365e1510;
T_73 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365fb760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365fc750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365fc1c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a34365fc100_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5a34365f9c80_0;
    %load/vec4 v0x5a34365fb8c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 6, 8, 5;
    %split/vec4 4;
    %assign/vec4 v0x5a34365fc100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a34365fc1c0_0, 0;
    %assign/vec4 v0x5a34365fc750_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5a34365e1510;
T_74 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365fb760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a34365fa040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f9ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f8750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a34365f9e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365fb400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f85f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365fc5b0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x5a34365fbc80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.4, 9;
    %load/vec4 v0x5a34365f9c80_0;
    %and;
T_74.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5a34365fa040_0, 0;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x5a34365f9ee0_0, 0;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5a34365f8750_0, 0;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x5a34365f9e20_0, 0;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x5a34365fb400_0, 0;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x5a34365f85f0_0, 0;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 1, 4, 4;
    %or;
    %assign/vec4 v0x5a34365fc5b0_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x5a34365e1510;
T_75 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365fb760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5a34365f8450_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5a34365fbbc0_0;
    %load/vec4 v0x5a34365f9c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x5a34365f8450_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5a34365e1510;
T_76 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365fb760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a34365fc040_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5a34365fb800_0;
    %load/vec4 v0x5a34365f9c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x5a34365f9ac0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5a34365fc040_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5a34365e1510;
T_77 ;
Ewait_1 .event/or E_0x5a34365e1b60, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5a34365fa1a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a34365fa260_0, 0, 8;
    %jmp T_77.9;
T_77.0 ;
    %load/vec4 v0x5a34365f88b0_0;
    %store/vec4 v0x5a34365fa260_0, 0, 8;
    %jmp T_77.9;
T_77.1 ;
    %load/vec4 v0x5a34365f8a70_0;
    %store/vec4 v0x5a34365fa260_0, 0, 8;
    %jmp T_77.9;
T_77.2 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5a34365f8990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365fa260_0, 0, 8;
    %jmp T_77.9;
T_77.3 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a34365f8d90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5a34365fc440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365fa260_0, 0, 8;
    %jmp T_77.9;
T_77.4 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5a34365fc3a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365fa260_0, 0, 8;
    %jmp T_77.9;
T_77.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5a34365fc300_0;
    %parti/s 7, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365fa260_0, 0, 8;
    %jmp T_77.9;
T_77.6 ;
    %load/vec4 v0x5a34365fc300_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a34365fa260_0, 0, 8;
    %jmp T_77.9;
T_77.7 ;
    %load/vec4 v0x5a34365f8b50_0;
    %store/vec4 v0x5a34365fa260_0, 0, 8;
    %jmp T_77.9;
T_77.9 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x5a34365e1510;
T_78 ;
Ewait_2 .event/or E_0x5a34365e1a50, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a34365f9d40_0, 0, 16;
    %load/vec4 v0x5a34365f9c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x5a34365fbbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a34365f8450_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365f9d40_0, 4, 8;
T_78.2 ;
    %load/vec4 v0x5a34365fbc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a34365f85f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a34365fb400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a34365f9e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a34365f8750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a34365f9ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a34365fa040_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365f9d40_0, 4, 8;
T_78.4 ;
    %load/vec4 v0x5a34365fbd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %load/vec4 v0x5a34365fbec0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365f9d40_0, 4, 8;
T_78.6 ;
    %load/vec4 v0x5a34365fbe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.8, 8;
    %load/vec4 v0x5a34365fa260_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365f9d40_0, 4, 8;
T_78.8 ;
    %load/vec4 v0x5a34365fb8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.10, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a34365fc750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a34365fc1c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a34365fc100_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365f9d40_0, 4, 8;
T_78.10 ;
    %load/vec4 v0x5a34365fb800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.12, 8;
    %load/vec4 v0x5a34365fc040_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365f9d40_0, 4, 8;
T_78.12 ;
    %load/vec4 v0x5a34365fb980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.14, 8;
    %load/vec4 v0x5a34365f9420_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_78.16, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a34365fc4e0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365f9d40_0, 4, 8;
    %jmp T_78.17;
T_78.16 ;
    %load/vec4 v0x5a34365f9420_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_78.18, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a34365fc4e0_0;
    %parti/s 6, 6, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365f9d40_0, 4, 8;
    %jmp T_78.19;
T_78.18 ;
    %load/vec4 v0x5a34365f9420_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_78.20, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a34365fc4e0_0;
    %parti/s 6, 12, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a34365f9d40_0, 4, 8;
T_78.20 ;
T_78.19 ;
T_78.17 ;
T_78.14 ;
T_78.0 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x5a34365e1510;
T_79 ;
    %wait E_0x5a343646c8a0;
    %load/vec4 v0x5a34365f9d40_0;
    %assign/vec4 v0x5a34365f9ba0_0, 0;
    %jmp T_79;
    .thread T_79;
    .scope S_0x5a34365e1510;
T_80 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365fb760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365f9840_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5a34365f9780_0;
    %assign/vec4 v0x5a34365f9840_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5a34365e1510;
T_81 ;
    %wait E_0x5a343646c8a0;
    %load/vec4 v0x5a34365f96c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_81.0, 8;
    %load/vec4 v0x5a34365f8c30_0;
    %and;
T_81.0;
    %assign/vec4 v0x5a34365f9780_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x5a34365daf20;
T_82 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365de070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5a34365ddc90_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5a34365de390_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x5a34365ddc90_0;
    %load/vec4 v0x5a34365ddf90_0;
    %parti/u 11, 95, 32;
    %subi 1, 0, 11;
    %cmp/e;
    %jmp/0xz  T_82.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5a34365ddc90_0, 0;
    %load/vec4 v0x5a34365de390_0;
    %load/vec4 v0x5a34365ddf90_0;
    %parti/u 11, 84, 32;
    %subi 1, 0, 11;
    %cmp/e;
    %jmp/0xz  T_82.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5a34365de390_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x5a34365de390_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5a34365de390_0, 0;
T_82.5 ;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x5a34365ddc90_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5a34365ddc90_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5a34365d51a0;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a34365d59c0_0, 0, 32;
T_83.0 ;
    %load/vec4 v0x5a34365d59c0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_83.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x5a34365d59c0_0;
    %store/vec4a v0x5a34365d5aa0, 4, 0;
    %load/vec4 v0x5a34365d59c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a34365d59c0_0, 0, 32;
    %jmp T_83.0;
T_83.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a34365d5b60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a34365d5cd0_0, 0, 16;
    %end;
    .thread T_83;
    .scope S_0x5a34365d51a0;
T_84 ;
    %wait E_0x5a343646c8a0;
    %load/vec4 v0x5a34365d5db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0x5a34365d5820_0;
    %load/vec4 v0x5a34365d5470_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a34365d5aa0, 0, 4;
    %load/vec4 v0x5a34365d5820_0;
    %assign/vec4 v0x5a34365d5b60_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x5a34365d5470_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5a34365d5aa0, 4;
    %assign/vec4 v0x5a34365d5b60_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x5a34365d51a0;
T_85 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365d5e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x5a34365d58e0_0;
    %load/vec4 v0x5a34365d5570_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a34365d5aa0, 0, 4;
    %load/vec4 v0x5a34365d58e0_0;
    %assign/vec4 v0x5a34365d5cd0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x5a34365d5570_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5a34365d5aa0, 4;
    %assign/vec4 v0x5a34365d5cd0_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x5a34363e23c0;
T_86 ;
    %wait E_0x5a34363a0870;
    %load/vec4 v0x5a343646c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34363cf220_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x5a34363cf160_0;
    %assign/vec4 v0x5a34363cf220_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x5a34363e23c0;
T_87 ;
    %wait E_0x5a34363a0870;
    %load/vec4 v0x5a343646c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34363cf2f0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x5a34363cf220_0;
    %assign/vec4 v0x5a34363cf2f0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x5a34363e21c0;
T_88 ;
    %wait E_0x5a34363a0870;
    %load/vec4 v0x5a3436365e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a343646c710_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x5a3436365ed0_0;
    %assign/vec4 v0x5a343646c710_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5a34363a0430;
T_89 ;
    %wait E_0x5a34363a0660;
    %load/vec4 v0x5a343645a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34363a07d0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x5a34363a0730_0;
    %assign/vec4 v0x5a34363a07d0_0, 0;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5a34363a0430;
T_90 ;
    %wait E_0x5a34363a0660;
    %load/vec4 v0x5a343645a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a343645a5b0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x5a34363a07d0_0;
    %assign/vec4 v0x5a343645a5b0_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5a34363a2e00;
T_91 ;
    %wait E_0x5a34363a0660;
    %load/vec4 v0x5a34364219c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a3436421790_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x5a3436421a60_0;
    %assign/vec4 v0x5a3436421790_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x5a343643b8d0;
T_92 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365d4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365d47e0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x5a34365d47e0_0;
    %load/vec4 v0x5a34365d4880_0;
    %xor;
    %assign/vec4 v0x5a34365d47e0_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5a343643b8d0;
T_93 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365d4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365d4eb0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x5a34365d46a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365d4eb0_0, 0;
T_93.2 ;
    %load/vec4 v0x5a34365d4a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a34365d4eb0_0, 0;
T_93.4 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x5a343643b8d0;
T_94 ;
    %wait E_0x5a343643bab0;
    %load/vec4 v0x5a34365d4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 4095, 0, 12;
    %assign/vec4 v0x5a34365d4f70_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x5a34365d4880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x5a34365d4740_0;
    %assign/vec4 v0x5a34365d4f70_0, 0;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x5a3436449cf0;
T_95 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365d7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a34365d7dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a34365d7ce0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x5a34365d7c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x5a34365d7950_0;
    %assign/vec4 v0x5a34365d7dc0_0, 0;
    %load/vec4 v0x5a34365d77a0_0;
    %assign/vec4 v0x5a34365d7ce0_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x5a3436449cf0;
T_96 ;
Ewait_3 .event/or E_0x5a343643b850, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5a34365d72a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_96.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_96.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_96.2, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a34365d7030_0, 0, 16;
    %jmp T_96.4;
T_96.0 ;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5a34365d76c0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 16, 0, 11;
    %div;
    %muli 80, 0, 11;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a34365d6c20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 11;
    %add;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x5a34365d7030_0, 0, 16;
    %jmp T_96.4;
T_96.1 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5a34365d71e0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %pad/u 17;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5a34365d71e0_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %muli 40, 0, 17;
    %add;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5a34365d6c20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %add;
    %pad/u 16;
    %store/vec4 v0x5a34365d7030_0, 0, 16;
    %jmp T_96.4;
T_96.2 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x5a34365d76c0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %muli 160, 0, 16;
    %load/vec4 v0x5a34365d6c20_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x5a34365d7030_0, 0, 16;
    %jmp T_96.4;
T_96.4 ;
    %pop/vec4 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x5a3436449cf0;
T_97 ;
Ewait_4 .event/or E_0x5a343643b7b0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5a34365d7ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %jmp T_97.4;
T_97.0 ;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x5a34365d8180_0, 0, 8;
    %jmp T_97.4;
T_97.1 ;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x5a34365d8180_0, 0, 8;
    %jmp T_97.4;
T_97.2 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x5a34365d8180_0, 0, 8;
    %jmp T_97.4;
T_97.4 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x5a3436449cf0;
T_98 ;
Ewait_5 .event/or E_0x5a3436428350, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34365d6d00_0, 0, 1;
    %load/vec4 v0x5a34365d6b40_0;
    %pad/u 32;
    %cmpi/e 639, 0, 32;
    %jmp/0xz  T_98.0, 4;
    %load/vec4 v0x5a34365d72a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_98.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34365d6d00_0, 0, 1;
    %jmp T_98.6;
T_98.2 ;
    %load/vec4 v0x5a34365d7620_0;
    %parti/s 4, 0, 2;
    %and/r;
    %store/vec4 v0x5a34365d6d00_0, 0, 1;
    %jmp T_98.6;
T_98.3 ;
    %load/vec4 v0x5a34365d7620_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5a34365d6d00_0, 0, 1;
    %jmp T_98.6;
T_98.4 ;
    %load/vec4 v0x5a34365d7620_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5a34365d6d00_0, 0, 1;
    %jmp T_98.6;
T_98.6 ;
    %pop/vec4 1;
T_98.0 ;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x5a3436449cf0;
T_99 ;
    %wait E_0x5a34365a9c40;
    %load/vec4 v0x5a34365d7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a34365d80a0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x5a34365d6e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x5a34365d80a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a34365d80a0_0, 0;
T_99.2 ;
    %load/vec4 v0x5a34365d7c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a34365d80a0_0, 0;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x5a3436449cf0;
T_100 ;
Ewait_6 .event/or E_0x5a34365d3eb0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5a34365d72a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_100.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_100.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_100.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34365d8000_0, 0, 1;
    %jmp T_100.4;
T_100.0 ;
    %load/vec4 v0x5a34365d7620_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5a34365d8000_0, 0, 1;
    %jmp T_100.4;
T_100.1 ;
    %load/vec4 v0x5a34365d7620_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5a34365d8000_0, 0, 1;
    %jmp T_100.4;
T_100.2 ;
    %load/vec4 v0x5a34365d7620_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5a34365d8000_0, 0, 1;
    %jmp T_100.4;
T_100.4 ;
    %pop/vec4 1;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x5a3436449cf0;
T_101 ;
Ewait_7 .event/or E_0x5a34365d3e70, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5a34365d7ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_101.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_101.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_101.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34365d7ba0_0, 0, 1;
    %jmp T_101.4;
T_101.0 ;
    %load/vec4 v0x5a34365d7dc0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5a34365d7ba0_0, 0, 1;
    %jmp T_101.4;
T_101.1 ;
    %load/vec4 v0x5a34365d7dc0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5a34365d7ba0_0, 0, 1;
    %jmp T_101.4;
T_101.2 ;
    %load/vec4 v0x5a34365d7dc0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5a34365d7ba0_0, 0, 1;
    %jmp T_101.4;
T_101.4 ;
    %pop/vec4 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x5a3436449cf0;
T_102 ;
Ewait_8 .event/or E_0x5a3436389f50, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5a34365d72a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_102.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_102.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_102.2, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5a34365d7ea0_0, 0, 9;
    %jmp T_102.4;
T_102.0 ;
    %load/vec4 v0x5a34365d8000_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5a34365d6b40_0;
    %parti/s 7, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365d7ea0_0, 0, 9;
    %jmp T_102.4;
T_102.1 ;
    %load/vec4 v0x5a34365d8000_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x5a34365d6b40_0;
    %parti/s 6, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365d7ea0_0, 0, 9;
    %jmp T_102.4;
T_102.2 ;
    %load/vec4 v0x5a34365d8000_0;
    %load/vec4 v0x5a34365d6b40_0;
    %parti/s 8, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365d7ea0_0, 0, 9;
    %jmp T_102.4;
T_102.4 ;
    %pop/vec4 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x5a3436561160;
T_103 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365da080_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x5a34365da540_0, 0;
    %jmp T_103;
    .thread T_103;
    .scope S_0x5a3436561160;
T_104 ;
Ewait_9 .event/or E_0x5a3436366530, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5a34365da9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x5a34365da540_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_104.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_104.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_104.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_104.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_104.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_104.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_104.9, 6;
    %jmp T_104.10;
T_104.2 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365da160_0, 0, 8;
    %jmp T_104.10;
T_104.3 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365da160_0, 0, 8;
    %jmp T_104.10;
T_104.4 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 2, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365da160_0, 0, 8;
    %jmp T_104.10;
T_104.5 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365da160_0, 0, 8;
    %jmp T_104.10;
T_104.6 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 2, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365da160_0, 0, 8;
    %jmp T_104.10;
T_104.7 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 2, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365da160_0, 0, 8;
    %jmp T_104.10;
T_104.8 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 2, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365da160_0, 0, 8;
    %jmp T_104.10;
T_104.9 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 2, 14, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365da160_0, 0, 8;
    %jmp T_104.10;
T_104.10 ;
    %pop/vec4 1;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x5a34365da540_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_104.11, 8;
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_104.12, 8;
T_104.11 ; End of true expr.
    %load/vec4 v0x5a34365daab0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_104.12, 8;
 ; End of false expr.
    %blend;
T_104.12;
    %store/vec4 v0x5a34365da160_0, 0, 8;
T_104.1 ;
    %load/vec4 v0x5a34365da480_0;
    %flag_set/vec4 8;
    %jmp/1 T_104.15, 8;
    %load/vec4 v0x5a34365daba0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_104.15;
    %jmp/0xz  T_104.13, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a34365da160_0, 0, 8;
T_104.13 ;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x5a3436561160;
T_105 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365da3c0_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_105.3, 11;
    %load/vec4 v0x5a34365d97f0_0;
    %and;
T_105.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_105.2, 10;
    %load/vec4 v0x5a34365da920_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x5a34365d9890_0;
    %parti/s 11, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_105.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_105.1, 9;
    %load/vec4 v0x5a34365d9a50_0;
    %load/vec4 v0x5a34365d9fc0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_105.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_105.0, 8;
    %load/vec4 v0x5a34365d9fc0_0;
    %load/vec4 v0x5a34365d9970_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_105.0;
    %assign/vec4 v0x5a34365da620_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x5a3436561160;
T_106 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365da3c0_0;
    %inv;
    %assign/vec4 v0x5a34365daba0_0, 0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x5a3436561f60;
T_107 ;
    %vpi_call/w 6 46 "$readmemb", "font.bin", v0x5a343658ea60 {0 0 0};
    %end;
    .thread T_107;
    .scope S_0x5a3436561f60;
T_108 ;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 10, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 160, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 170, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 2560, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 2570, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 2640, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 2730, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 1365, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 1375, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 1525, 0, 12;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 1535, 0, 12;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 3925, 0, 12;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 3935, 0, 12;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 4085, 0, 12;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a34363d8800, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 160, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 2560, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 2640, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 1525, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 3925, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 4085, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 170, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 2570, 0, 12;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 2730, 0, 12;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 1535, 0, 12;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 3935, 0, 12;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a3436554ad0, 4, 0;
    %end;
    .thread T_108;
    .scope S_0x5a3436561f60;
T_109 ;
Ewait_10 .event/or E_0x5a343639f000, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5a34363d8b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v0x5a3436589760_0;
    %load/vec4 v0x5a3436542e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a3436542d70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a34365a9b80_0, 0, 12;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x5a3436568390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x5a3436546790_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a34363d8800, 4;
    %store/vec4 v0x5a34365a9b80_0, 0, 12;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x5a3436562640_0;
    %load/vec4 v0x5a34365440d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a3436568390_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a3436554ad0, 4;
    %store/vec4 v0x5a34365a9b80_0, 0, 12;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x5a3436561f60;
T_110 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a343658cae0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a34363d8800, 4;
    %assign/vec4 v0x5a343658cbc0_0, 0;
    %load/vec4 v0x5a3436547b50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a34363d8800, 4;
    %assign/vec4 v0x5a3436546870_0, 0;
    %load/vec4 v0x5a34365a9b80_0;
    %assign/vec4 v0x5a3436562580_0, 0;
    %jmp T_110;
    .thread T_110;
    .scope S_0x5a3436561f60;
T_111 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a343658e980_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x5a343658ea60, 4;
    %assign/vec4 v0x5a3436589840_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x5a3436563b70;
T_112 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a34365e0610_0, 0, 32;
    %end;
    .thread T_112, $init;
    .scope S_0x5a3436563b70;
T_113 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365e0130_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.1, 9;
    %load/vec4 v0x5a34365de750_0;
    %nor/r;
    %and;
T_113.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_113.0, 8;
    %load/vec4 v0x5a34365de840_0;
    %nor/r;
    %and;
T_113.0;
    %assign/vec4 v0x5a34365de670_0, 0;
    %jmp T_113;
    .thread T_113;
    .scope S_0x5a3436563b70;
T_114 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365df170_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x5a34365dfa70_0, 0;
    %load/vec4 v0x5a34365e0900_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x5a34365dfb30_0, 0;
    %jmp T_114;
    .thread T_114;
    .scope S_0x5a3436563b70;
T_115 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365e1000_0;
    %load/vec4 v0x5a34365e10d0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a34365e10d0_0, 0;
    %load/vec4 v0x5a34365dffd0_0;
    %load/vec4 v0x5a34365e0070_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a34365e0070_0, 0;
    %jmp T_115;
    .thread T_115;
    .scope S_0x5a3436563b70;
T_116 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a34365e0610_0;
    %cmpi/u 4294967295, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a34365df030_0, 0;
    %load/vec4 v0x5a34365e0610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a34365e0610_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x5a34365e0610_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34365df030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a34365e0610_0, 0;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v0x5a34365e0610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a34365e0610_0, 0;
T_116.3 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x5a3436556b00;
T_117 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436601340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436601260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436601180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436600920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436601af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436600b40_0, 0, 32;
    %end;
    .thread T_117, $init;
    .scope S_0x5a3436556b00;
T_118 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34366010e0_0, 0, 1;
T_118.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5a34366010e0_0;
    %inv;
    %store/vec4 v0x5a34366010e0_0, 0, 1;
    %jmp T_118.0;
    %end;
    .thread T_118;
    .scope S_0x5a3436556b00;
T_119 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3436601580_0, 0, 1;
T_119.0 ;
    %delay 20000, 0;
    %load/vec4 v0x5a3436601580_0;
    %inv;
    %store/vec4 v0x5a3436601580_0, 0, 1;
    %jmp T_119.0;
    %end;
    .thread T_119;
    .scope S_0x5a3436556b00;
T_120 ;
    %wait E_0x5a343646c8a0;
    %load/vec4 v0x5a3436600610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x5a34366006b0_0;
    %nor/r;
    %and;
T_120.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a34366006b0_0, 0;
    %load/vec4 v0x5a3436600750_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x5a34366009e0, 4;
    %assign/vec4 v0x5a34366007f0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a34366006b0_0, 0;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x5a3436556b00;
T_121 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a3436601a50_0;
    %assign/vec4 v0x5a3436601bd0_0, 0;
    %load/vec4 v0x5a34366018f0_0;
    %assign/vec4 v0x5a3436600c20_0, 0;
    %load/vec4 v0x5a3436600c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x5a34366018f0_0;
    %nor/r;
    %and;
T_121.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x5a3436600ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a3436600ce0_0, 0;
T_121.0 ;
    %load/vec4 v0x5a3436601bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.5, 9;
    %load/vec4 v0x5a3436601a50_0;
    %nor/r;
    %and;
T_121.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.3, 8;
    %load/vec4 v0x5a3436601af0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a3436601af0_0, 0;
    %vpi_call/w 4 306 "$display", "[DEBUG] Frame completed! vsync_count=%0d, lines=%0d, time=%0t", v0x5a3436601af0_0, v0x5a3436600ce0_0, $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a3436600ce0_0, 0;
T_121.3 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x5a3436556b00;
T_122 ;
    %wait E_0x5a343639f410;
    %load/vec4 v0x5a3436601040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a3436601c90_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x5a3436601c90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a3436601c90_0, 0;
    %load/vec4 v0x5a3436601c90_0;
    %pushi/vec4 10000000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_122.2, 4;
    %vpi_call/w 4 322 "$display", "[WATCHDOG] @%0t: vsync_count=%0d, line_count=%0d, mode=%02h", $time, v0x5a3436601af0_0, v0x5a3436600ce0_0, v0x5a3436600dc0_0 {0 0 0};
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x5a3436556b00;
T_123 ;
    %vpi_call/w 4 491 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 492 "$display", "VGA + FrameBuffer Integration Test Suite" {0 0 0};
    %vpi_call/w 4 493 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 494 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a3436601040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34365ffc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a34366000c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3436600540_0, 0, 1;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5a3436600200_0, 0, 19;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a34366003a0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a34366002d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436601af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436600ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3436601c90_0, 0, 32;
    %fork t_1, S_0x5a3436564010;
    %jmp t_0;
    .scope S_0x5a3436564010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a34365c56c0_0, 0, 32;
T_123.0 ;
    %load/vec4 v0x5a34365c56c0_0;
    %cmpi/s 32768, 0, 32;
    %jmp/0xz T_123.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x5a34365c56c0_0;
    %store/vec4a v0x5a34366009e0, 4, 0;
    %load/vec4 v0x5a34365c56c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a34365c56c0_0, 0, 32;
    %jmp T_123.0;
T_123.1 ;
    %end;
    .scope S_0x5a3436556b00;
t_0 %join;
    %delay 100000, 0;
    %wait E_0x5a343646c8a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a3436601040_0, 0, 1;
    %delay 100000, 0;
    %fork TD_vga_framebuffer_integration_tb.test_mode_03h, S_0x5a34365fe0b0;
    %join;
    %fork TD_vga_framebuffer_integration_tb.test_mode_13h, S_0x5a34365fe470;
    %join;
    %fork TD_vga_framebuffer_integration_tb.test_mode_12h, S_0x5a34365fe290;
    %join;
    %vpi_call/w 4 525 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 526 "$display", "Integration Test Summary" {0 0 0};
    %vpi_call/w 4 527 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 528 "$display", "Tests Run:    %0d", v0x5a3436601340_0 {0 0 0};
    %vpi_call/w 4 529 "$display", "Tests Passed: %0d", v0x5a3436601260_0 {0 0 0};
    %vpi_call/w 4 530 "$display", "Tests Failed: %0d", v0x5a3436601180_0 {0 0 0};
    %vpi_call/w 4 531 "$display", "===========================================" {0 0 0};
    %load/vec4 v0x5a3436601180_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_123.2, 4;
    %vpi_call/w 4 534 "$display", "\342\234\223 ALL INTEGRATION TESTS PASSED" {0 0 0};
    %jmp T_123.3;
T_123.2 ;
    %vpi_call/w 4 536 "$display", "\342\234\227 SOME INTEGRATION TESTS FAILED" {0 0 0};
T_123.3 ;
    %vpi_call/w 4 539 "$display", "\000" {0 0 0};
    %vpi_call/w 4 540 "$finish" {0 0 0};
    %end;
    .thread T_123;
    .scope S_0x5a3436556b00;
T_124 ;
    %delay 2431504384, 46;
    %vpi_call/w 4 546 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 4 547 "$finish" {0 0 0};
    %end;
    .thread T_124;
    .scope S_0x5a3436556b00;
T_125 ;
    %vpi_call/w 4 552 "$dumpfile", "vga_framebuffer_integration.vcd" {0 0 0};
    %vpi_call/w 4 553 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a3436556b00 {0 0 0};
    %end;
    .thread T_125;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/VGA/VGATypes.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/modelsim/vga_framebuffer_integration_tb.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/VGA/VGAController.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/VGA/FontColorLUT.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/VGA/FrameBuffer.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/VGA/FBPrefetch.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/CPU/cdc/MCP.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/CPU/cdc/SyncPulse.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/CPU/cdc/BitSync.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/VGA/VGAPrefetchRAM_sim.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/VGA/VGASync.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/VGA/VGARegisters.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/VGA/DACRam_sim.sv";
    "/mnt/c/Users/waldo/Documents/GitHub/MyPC/Quartus/rtl/CPU/cdc/BusSync.sv";
