
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setterm_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016d8 <.init>:
  4016d8:	stp	x29, x30, [sp, #-16]!
  4016dc:	mov	x29, sp
  4016e0:	bl	403d08 <tigetstr@plt+0x21b8>
  4016e4:	ldp	x29, x30, [sp], #16
  4016e8:	ret

Disassembly of section .plt:

00000000004016f0 <memcpy@plt-0x20>:
  4016f0:	stp	x16, x30, [sp, #-16]!
  4016f4:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4016f8:	ldr	x17, [x16, #4088]
  4016fc:	add	x16, x16, #0xff8
  401700:	br	x17
  401704:	nop
  401708:	nop
  40170c:	nop

0000000000401710 <memcpy@plt>:
  401710:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401714:	ldr	x17, [x16]
  401718:	add	x16, x16, #0x0
  40171c:	br	x17

0000000000401720 <_exit@plt>:
  401720:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401724:	ldr	x17, [x16, #8]
  401728:	add	x16, x16, #0x8
  40172c:	br	x17

0000000000401730 <strtoul@plt>:
  401730:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401734:	ldr	x17, [x16, #16]
  401738:	add	x16, x16, #0x10
  40173c:	br	x17

0000000000401740 <strlen@plt>:
  401740:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401744:	ldr	x17, [x16, #24]
  401748:	add	x16, x16, #0x18
  40174c:	br	x17

0000000000401750 <fputs@plt>:
  401750:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401754:	ldr	x17, [x16, #32]
  401758:	add	x16, x16, #0x20
  40175c:	br	x17

0000000000401760 <exit@plt>:
  401760:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401764:	ldr	x17, [x16, #40]
  401768:	add	x16, x16, #0x28
  40176c:	br	x17

0000000000401770 <dup@plt>:
  401770:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401774:	ldr	x17, [x16, #48]
  401778:	add	x16, x16, #0x30
  40177c:	br	x17

0000000000401780 <setupterm@plt>:
  401780:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401784:	ldr	x17, [x16, #56]
  401788:	add	x16, x16, #0x38
  40178c:	br	x17

0000000000401790 <strtod@plt>:
  401790:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401794:	ldr	x17, [x16, #64]
  401798:	add	x16, x16, #0x40
  40179c:	br	x17

00000000004017a0 <putp@plt>:
  4017a0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017a4:	ldr	x17, [x16, #72]
  4017a8:	add	x16, x16, #0x48
  4017ac:	br	x17

00000000004017b0 <putc@plt>:
  4017b0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017b4:	ldr	x17, [x16, #80]
  4017b8:	add	x16, x16, #0x50
  4017bc:	br	x17

00000000004017c0 <__cxa_atexit@plt>:
  4017c0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017c4:	ldr	x17, [x16, #88]
  4017c8:	add	x16, x16, #0x58
  4017cc:	br	x17

00000000004017d0 <fputc@plt>:
  4017d0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017d4:	ldr	x17, [x16, #96]
  4017d8:	add	x16, x16, #0x60
  4017dc:	br	x17

00000000004017e0 <getopt_long_only@plt>:
  4017e0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017e4:	ldr	x17, [x16, #104]
  4017e8:	add	x16, x16, #0x68
  4017ec:	br	x17

00000000004017f0 <__fpending@plt>:
  4017f0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017f4:	ldr	x17, [x16, #112]
  4017f8:	add	x16, x16, #0x70
  4017fc:	br	x17

0000000000401800 <snprintf@plt>:
  401800:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401804:	ldr	x17, [x16, #120]
  401808:	add	x16, x16, #0x78
  40180c:	br	x17

0000000000401810 <localeconv@plt>:
  401810:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401814:	ldr	x17, [x16, #128]
  401818:	add	x16, x16, #0x80
  40181c:	br	x17

0000000000401820 <tcgetattr@plt>:
  401820:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401824:	ldr	x17, [x16, #136]
  401828:	add	x16, x16, #0x88
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401834:	ldr	x17, [x16, #144]
  401838:	add	x16, x16, #0x90
  40183c:	br	x17

0000000000401840 <klogctl@plt>:
  401840:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401844:	ldr	x17, [x16, #152]
  401848:	add	x16, x16, #0x98
  40184c:	br	x17

0000000000401850 <fclose@plt>:
  401850:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401854:	ldr	x17, [x16, #160]
  401858:	add	x16, x16, #0xa0
  40185c:	br	x17

0000000000401860 <fopen@plt>:
  401860:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401864:	ldr	x17, [x16, #168]
  401868:	add	x16, x16, #0xa8
  40186c:	br	x17

0000000000401870 <malloc@plt>:
  401870:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401874:	ldr	x17, [x16, #176]
  401878:	add	x16, x16, #0xb0
  40187c:	br	x17

0000000000401880 <open@plt>:
  401880:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401884:	ldr	x17, [x16, #184]
  401888:	add	x16, x16, #0xb8
  40188c:	br	x17

0000000000401890 <__strtol_internal@plt>:
  401890:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401894:	ldr	x17, [x16, #192]
  401898:	add	x16, x16, #0xc0
  40189c:	br	x17

00000000004018a0 <strncmp@plt>:
  4018a0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018a4:	ldr	x17, [x16, #200]
  4018a8:	add	x16, x16, #0xc8
  4018ac:	br	x17

00000000004018b0 <bindtextdomain@plt>:
  4018b0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018b4:	ldr	x17, [x16, #208]
  4018b8:	add	x16, x16, #0xd0
  4018bc:	br	x17

00000000004018c0 <__libc_start_main@plt>:
  4018c0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018c4:	ldr	x17, [x16, #216]
  4018c8:	add	x16, x16, #0xd8
  4018cc:	br	x17

00000000004018d0 <fgetc@plt>:
  4018d0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018d4:	ldr	x17, [x16, #224]
  4018d8:	add	x16, x16, #0xe0
  4018dc:	br	x17

00000000004018e0 <memset@plt>:
  4018e0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018e4:	ldr	x17, [x16, #232]
  4018e8:	add	x16, x16, #0xe8
  4018ec:	br	x17

00000000004018f0 <__strtoul_internal@plt>:
  4018f0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018f4:	ldr	x17, [x16, #240]
  4018f8:	add	x16, x16, #0xf0
  4018fc:	br	x17

0000000000401900 <strdup@plt>:
  401900:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401904:	ldr	x17, [x16, #248]
  401908:	add	x16, x16, #0xf8
  40190c:	br	x17

0000000000401910 <close@plt>:
  401910:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401914:	ldr	x17, [x16, #256]
  401918:	add	x16, x16, #0x100
  40191c:	br	x17

0000000000401920 <__gmon_start__@plt>:
  401920:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401924:	ldr	x17, [x16, #264]
  401928:	add	x16, x16, #0x108
  40192c:	br	x17

0000000000401930 <write@plt>:
  401930:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401934:	ldr	x17, [x16, #272]
  401938:	add	x16, x16, #0x110
  40193c:	br	x17

0000000000401940 <abort@plt>:
  401940:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401944:	ldr	x17, [x16, #280]
  401948:	add	x16, x16, #0x118
  40194c:	br	x17

0000000000401950 <textdomain@plt>:
  401950:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401954:	ldr	x17, [x16, #288]
  401958:	add	x16, x16, #0x120
  40195c:	br	x17

0000000000401960 <strcmp@plt>:
  401960:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401964:	ldr	x17, [x16, #296]
  401968:	add	x16, x16, #0x128
  40196c:	br	x17

0000000000401970 <warn@plt>:
  401970:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401974:	ldr	x17, [x16, #304]
  401978:	add	x16, x16, #0x130
  40197c:	br	x17

0000000000401980 <__ctype_b_loc@plt>:
  401980:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401984:	ldr	x17, [x16, #312]
  401988:	add	x16, x16, #0x138
  40198c:	br	x17

0000000000401990 <strtol@plt>:
  401990:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401994:	ldr	x17, [x16, #320]
  401998:	add	x16, x16, #0x140
  40199c:	br	x17

00000000004019a0 <free@plt>:
  4019a0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019a4:	ldr	x17, [x16, #328]
  4019a8:	add	x16, x16, #0x148
  4019ac:	br	x17

00000000004019b0 <nanosleep@plt>:
  4019b0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019b4:	ldr	x17, [x16, #336]
  4019b8:	add	x16, x16, #0x150
  4019bc:	br	x17

00000000004019c0 <vasprintf@plt>:
  4019c0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019c4:	ldr	x17, [x16, #344]
  4019c8:	add	x16, x16, #0x158
  4019cc:	br	x17

00000000004019d0 <strndup@plt>:
  4019d0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019d4:	ldr	x17, [x16, #352]
  4019d8:	add	x16, x16, #0x160
  4019dc:	br	x17

00000000004019e0 <strspn@plt>:
  4019e0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019e4:	ldr	x17, [x16, #360]
  4019e8:	add	x16, x16, #0x168
  4019ec:	br	x17

00000000004019f0 <strchr@plt>:
  4019f0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019f4:	ldr	x17, [x16, #368]
  4019f8:	add	x16, x16, #0x170
  4019fc:	br	x17

0000000000401a00 <fwrite@plt>:
  401a00:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a04:	ldr	x17, [x16, #376]
  401a08:	add	x16, x16, #0x178
  401a0c:	br	x17

0000000000401a10 <fcntl@plt>:
  401a10:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a14:	ldr	x17, [x16, #384]
  401a18:	add	x16, x16, #0x180
  401a1c:	br	x17

0000000000401a20 <fflush@plt>:
  401a20:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a24:	ldr	x17, [x16, #392]
  401a28:	add	x16, x16, #0x188
  401a2c:	br	x17

0000000000401a30 <warnx@plt>:
  401a30:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a34:	ldr	x17, [x16, #400]
  401a38:	add	x16, x16, #0x190
  401a3c:	br	x17

0000000000401a40 <read@plt>:
  401a40:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a44:	ldr	x17, [x16, #408]
  401a48:	add	x16, x16, #0x198
  401a4c:	br	x17

0000000000401a50 <tcsetattr@plt>:
  401a50:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a54:	ldr	x17, [x16, #416]
  401a58:	add	x16, x16, #0x1a0
  401a5c:	br	x17

0000000000401a60 <isatty@plt>:
  401a60:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a64:	ldr	x17, [x16, #424]
  401a68:	add	x16, x16, #0x1a8
  401a6c:	br	x17

0000000000401a70 <select@plt>:
  401a70:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a74:	ldr	x17, [x16, #432]
  401a78:	add	x16, x16, #0x1b0
  401a7c:	br	x17

0000000000401a80 <dcgettext@plt>:
  401a80:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a84:	ldr	x17, [x16, #440]
  401a88:	add	x16, x16, #0x1b8
  401a8c:	br	x17

0000000000401a90 <__isoc99_sscanf@plt>:
  401a90:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a94:	ldr	x17, [x16, #448]
  401a98:	add	x16, x16, #0x1c0
  401a9c:	br	x17

0000000000401aa0 <errx@plt>:
  401aa0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401aa4:	ldr	x17, [x16, #456]
  401aa8:	add	x16, x16, #0x1c8
  401aac:	br	x17

0000000000401ab0 <strcspn@plt>:
  401ab0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ab4:	ldr	x17, [x16, #464]
  401ab8:	add	x16, x16, #0x1d0
  401abc:	br	x17

0000000000401ac0 <printf@plt>:
  401ac0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ac4:	ldr	x17, [x16, #472]
  401ac8:	add	x16, x16, #0x1d8
  401acc:	br	x17

0000000000401ad0 <__errno_location@plt>:
  401ad0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ad4:	ldr	x17, [x16, #480]
  401ad8:	add	x16, x16, #0x1e0
  401adc:	br	x17

0000000000401ae0 <getenv@plt>:
  401ae0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ae4:	ldr	x17, [x16, #488]
  401ae8:	add	x16, x16, #0x1e8
  401aec:	br	x17

0000000000401af0 <tigetnum@plt>:
  401af0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401af4:	ldr	x17, [x16, #496]
  401af8:	add	x16, x16, #0x1f0
  401afc:	br	x17

0000000000401b00 <fprintf@plt>:
  401b00:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b04:	ldr	x17, [x16, #504]
  401b08:	add	x16, x16, #0x1f8
  401b0c:	br	x17

0000000000401b10 <err@plt>:
  401b10:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b14:	ldr	x17, [x16, #512]
  401b18:	add	x16, x16, #0x200
  401b1c:	br	x17

0000000000401b20 <ioctl@plt>:
  401b20:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b24:	ldr	x17, [x16, #520]
  401b28:	add	x16, x16, #0x208
  401b2c:	br	x17

0000000000401b30 <setlocale@plt>:
  401b30:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b34:	ldr	x17, [x16, #528]
  401b38:	add	x16, x16, #0x210
  401b3c:	br	x17

0000000000401b40 <ferror@plt>:
  401b40:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b44:	ldr	x17, [x16, #536]
  401b48:	add	x16, x16, #0x218
  401b4c:	br	x17

0000000000401b50 <tigetstr@plt>:
  401b50:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b54:	ldr	x17, [x16, #544]
  401b58:	add	x16, x16, #0x220
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	sub	sp, sp, #0x410
  401b64:	mov	x2, #0x2c8                 	// #712
  401b68:	stp	x29, x30, [sp]
  401b6c:	mov	x29, sp
  401b70:	stp	x19, x20, [sp, #16]
  401b74:	mov	x20, x1
  401b78:	mov	w1, #0x0                   	// #0
  401b7c:	stp	x21, x22, [sp, #32]
  401b80:	mov	w22, w0
  401b84:	add	x0, sp, #0x148
  401b88:	stp	x23, x24, [sp, #48]
  401b8c:	adrp	x23, 406000 <tigetstr@plt+0x44b0>
  401b90:	add	x23, x23, #0x2c0
  401b94:	stp	x25, x26, [sp, #64]
  401b98:	bl	4018e0 <memset@plt>
  401b9c:	mov	x1, x23
  401ba0:	mov	w0, #0x6                   	// #6
  401ba4:	bl	401b30 <setlocale@plt>
  401ba8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401bac:	add	x1, x1, #0x1c8
  401bb0:	adrp	x19, 406000 <tigetstr@plt+0x44b0>
  401bb4:	add	x19, x19, #0x1e0
  401bb8:	mov	x0, x19
  401bbc:	bl	4018b0 <bindtextdomain@plt>
  401bc0:	mov	x0, x19
  401bc4:	bl	401950 <textdomain@plt>
  401bc8:	adrp	x0, 404000 <tigetstr@plt+0x24b0>
  401bcc:	add	x0, x0, #0x3f8
  401bd0:	bl	406008 <tigetstr@plt+0x44b8>
  401bd4:	cmp	w22, #0x1
  401bd8:	b.le	403be0 <tigetstr@plt+0x2090>
  401bdc:	adrp	x21, 407000 <tigetstr@plt+0x54b0>
  401be0:	add	x21, x21, #0x258
  401be4:	adrp	x24, 407000 <tigetstr@plt+0x54b0>
  401be8:	adrp	x19, 406000 <tigetstr@plt+0x44b0>
  401bec:	add	x25, x21, #0x50
  401bf0:	add	x24, x24, #0x210
  401bf4:	add	x19, x19, #0xc0
  401bf8:	stp	xzr, xzr, [sp, #200]
  401bfc:	nop
  401c00:	mov	x3, x25
  401c04:	mov	x2, x23
  401c08:	mov	x1, x20
  401c0c:	mov	w0, w22
  401c10:	mov	x4, #0x0                   	// #0
  401c14:	bl	4017e0 <getopt_long_only@plt>
  401c18:	cmn	w0, #0x1
  401c1c:	b.eq	401f70 <tigetstr@plt+0x420>  // b.none
  401c20:	cmp	w0, #0x87
  401c24:	b.le	401c74 <tigetstr@plt+0x124>
  401c28:	add	x2, sp, #0xc8
  401c2c:	add	x26, x21, #0x4f0
  401c30:	mov	w1, #0x88                  	// #136
  401c34:	nop
  401c38:	cmp	w0, w1
  401c3c:	mov	x3, x26
  401c40:	b.lt	401c60 <tigetstr@plt+0x110>  // b.tstop
  401c44:	cmp	w0, w1
  401c48:	b.eq	401cb8 <tigetstr@plt+0x168>  // b.none
  401c4c:	ldr	w1, [x3, #4]!
  401c50:	cmp	w1, #0x0
  401c54:	ccmp	w0, w1, #0x1, ne  // ne = any
  401c58:	b.ge	401c44 <tigetstr@plt+0xf4>  // b.tcont
  401c5c:	nop
  401c60:	ldr	w1, [x26, #64]!
  401c64:	add	x2, x2, #0x4
  401c68:	cmp	w1, #0x0
  401c6c:	ccmp	w0, w1, #0x1, ne  // ne = any
  401c70:	b.ge	401c38 <tigetstr@plt+0xe8>  // b.tcont
  401c74:	sub	w2, w0, #0x80
  401c78:	cmp	w2, #0x23
  401c7c:	b.ls	401cdc <tigetstr@plt+0x18c>  // b.plast
  401c80:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  401c84:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401c88:	add	x1, x1, #0x200
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	ldr	x19, [x0, #576]
  401c94:	mov	x0, #0x0                   	// #0
  401c98:	bl	401a80 <dcgettext@plt>
  401c9c:	mov	x1, x0
  401ca0:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  401ca4:	mov	x0, x19
  401ca8:	ldr	x2, [x2, #608]
  401cac:	bl	401b00 <fprintf@plt>
  401cb0:	mov	w0, #0x1                   	// #1
  401cb4:	bl	401760 <exit@plt>
  401cb8:	ldr	w1, [x2]
  401cbc:	cbnz	w1, 402860 <tigetstr@plt+0xd10>
  401cc0:	ldr	w1, [x26, #64]!
  401cc4:	add	x2, x2, #0x4
  401cc8:	stur	w0, [x2, #-4]
  401ccc:	cmp	w1, #0x0
  401cd0:	ccmp	w0, w1, #0x1, ne  // ne = any
  401cd4:	b.ge	401c38 <tigetstr@plt+0xe8>  // b.tcont
  401cd8:	b	401c74 <tigetstr@plt+0x124>
  401cdc:	ldrh	w0, [x24, w2, uxtw #1]
  401ce0:	adr	x1, 401cec <tigetstr@plt+0x19c>
  401ce4:	add	x0, x1, w0, sxth #2
  401ce8:	br	x0
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401cf4:	mov	x0, #0x0                   	// #0
  401cf8:	add	x1, x1, #0x290
  401cfc:	bl	401a80 <dcgettext@plt>
  401d00:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  401d04:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  401d08:	add	x2, x2, #0x2a0
  401d0c:	ldr	x1, [x1, #608]
  401d10:	bl	401ac0 <printf@plt>
  401d14:	mov	w0, #0x0                   	// #0
  401d18:	bl	401760 <exit@plt>
  401d1c:	ldrb	w0, [sp, #1035]
  401d20:	tbnz	w0, #6, 403b84 <tigetstr@plt+0x2034>
  401d24:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  401d28:	orr	w0, w0, #0x40
  401d2c:	strb	w0, [sp, #1035]
  401d30:	ldr	x26, [x1, #584]
  401d34:	cbz	x26, 40294c <tigetstr@plt+0xdfc>
  401d38:	mov	w2, #0x5                   	// #5
  401d3c:	mov	x1, x19
  401d40:	mov	x0, #0x0                   	// #0
  401d44:	bl	401a80 <dcgettext@plt>
  401d48:	mov	x1, x0
  401d4c:	mov	x0, x26
  401d50:	bl	404ef8 <tigetstr@plt+0x33a8>
  401d54:	str	w0, [sp, #344]
  401d58:	b	401c00 <tigetstr@plt+0xb0>
  401d5c:	ldrb	w0, [sp, #1035]
  401d60:	tbnz	w0, #5, 403b84 <tigetstr@plt+0x2034>
  401d64:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  401d68:	orr	w0, w0, #0x20
  401d6c:	strb	w0, [sp, #1035]
  401d70:	ldr	x26, [x1, #584]
  401d74:	cbz	x26, 402930 <tigetstr@plt+0xde0>
  401d78:	mov	w2, #0x5                   	// #5
  401d7c:	mov	x1, x19
  401d80:	mov	x0, #0x0                   	// #0
  401d84:	bl	401a80 <dcgettext@plt>
  401d88:	mov	x1, x0
  401d8c:	mov	x0, x26
  401d90:	bl	404ef8 <tigetstr@plt+0x33a8>
  401d94:	cmp	w0, #0x7d0
  401d98:	b.hi	403904 <tigetstr@plt+0x1db4>  // b.pmore
  401d9c:	str	w0, [sp, #340]
  401da0:	b	401c00 <tigetstr@plt+0xb0>
  401da4:	ldrb	w0, [sp, #1035]
  401da8:	tbnz	w0, #4, 403b84 <tigetstr@plt+0x2034>
  401dac:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  401db0:	orr	w1, w0, #0x10
  401db4:	strb	w1, [sp, #1035]
  401db8:	mov	x0, x20
  401dbc:	ldr	x1, [x2, #584]
  401dc0:	bl	404178 <tigetstr@plt+0x2628>
  401dc4:	str	w0, [sp, #376]
  401dc8:	b	401c00 <tigetstr@plt+0xb0>
  401dcc:	ldrb	w0, [sp, #1035]
  401dd0:	tbnz	w0, #3, 403b84 <tigetstr@plt+0x2034>
  401dd4:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  401dd8:	orr	w0, w0, #0x8
  401ddc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401de0:	add	x1, x1, #0xb0
  401de4:	ldr	x26, [x2, #584]
  401de8:	strb	w0, [sp, #1035]
  401dec:	mov	x0, x26
  401df0:	bl	401960 <strcmp@plt>
  401df4:	cbz	w0, 402968 <tigetstr@plt+0xe18>
  401df8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401dfc:	mov	x0, x26
  401e00:	add	x1, x1, #0x270
  401e04:	bl	401960 <strcmp@plt>
  401e08:	cbz	w0, 402968 <tigetstr@plt+0xe18>
  401e0c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401e10:	mov	x0, x26
  401e14:	add	x1, x1, #0x278
  401e18:	bl	401960 <strcmp@plt>
  401e1c:	cbz	w0, 403840 <tigetstr@plt+0x1cf0>
  401e20:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401e24:	mov	x0, x26
  401e28:	add	x1, x1, #0x280
  401e2c:	bl	401960 <strcmp@plt>
  401e30:	cbz	w0, 403998 <tigetstr@plt+0x1e48>
  401e34:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401e38:	mov	x0, x26
  401e3c:	add	x1, x1, #0x258
  401e40:	bl	401960 <strcmp@plt>
  401e44:	cbnz	w0, 40394c <tigetstr@plt+0x1dfc>
  401e48:	str	w0, [sp, #372]
  401e4c:	b	401c00 <tigetstr@plt+0xb0>
  401e50:	ldrb	w0, [sp, #1035]
  401e54:	tbnz	w0, #2, 403b84 <tigetstr@plt+0x2034>
  401e58:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  401e5c:	orr	w3, w0, #0x4
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	mov	x1, x19
  401e68:	ldr	x26, [x4, #584]
  401e6c:	mov	x0, #0x0                   	// #0
  401e70:	strb	w3, [sp, #1035]
  401e74:	bl	401a80 <dcgettext@plt>
  401e78:	mov	x1, x0
  401e7c:	mov	x0, x26
  401e80:	bl	404ef8 <tigetstr@plt+0x33a8>
  401e84:	cmp	w0, #0x8
  401e88:	b.hi	403904 <tigetstr@plt+0x1db4>  // b.pmore
  401e8c:	str	w0, [sp, #368]
  401e90:	cbnz	w0, 401c00 <tigetstr@plt+0xb0>
  401e94:	ldrb	w0, [sp, #1035]
  401e98:	tbnz	w0, #1, 403b84 <tigetstr@plt+0x2034>
  401e9c:	ldrb	w1, [sp, #1031]
  401ea0:	orr	w0, w0, #0x2
  401ea4:	strb	w0, [sp, #1035]
  401ea8:	orr	w0, w1, #0x4
  401eac:	strb	w0, [sp, #1031]
  401eb0:	b	401c00 <tigetstr@plt+0xb0>
  401eb4:	ldrb	w0, [sp, #1035]
  401eb8:	tbnz	w0, #1, 403b84 <tigetstr@plt+0x2034>
  401ebc:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  401ec0:	orr	w3, w0, #0x2
  401ec4:	mov	x1, x19
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	ldr	x26, [x4, #584]
  401ed0:	mov	x0, #0x0                   	// #0
  401ed4:	strb	w3, [sp, #1035]
  401ed8:	bl	401a80 <dcgettext@plt>
  401edc:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  401ee0:	mov	x1, x0
  401ee4:	add	x3, x3, #0x258
  401ee8:	mov	x0, x26
  401eec:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  401ef0:	mov	x4, #0x0                   	// #0
  401ef4:	add	x2, x2, #0xb0
  401ef8:	bl	404c80 <tigetstr@plt+0x3130>
  401efc:	ldrb	w1, [sp, #1031]
  401f00:	bfi	w1, w0, #2, #1
  401f04:	strb	w1, [sp, #1031]
  401f08:	b	401c00 <tigetstr@plt+0xb0>
  401f0c:	ldrb	w0, [sp, #1033]
  401f10:	tbnz	w0, #6, 403b84 <tigetstr@plt+0x2034>
  401f14:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  401f18:	orr	w0, w0, #0x40
  401f1c:	strb	w0, [sp, #1033]
  401f20:	ldr	x0, [x1, #584]
  401f24:	str	x0, [sp, #352]
  401f28:	b	401c00 <tigetstr@plt+0xb0>
  401f2c:	ldrb	w0, [sp, #1033]
  401f30:	tbnz	w0, #7, 403b84 <tigetstr@plt+0x2034>
  401f34:	orr	w1, w0, #0xffffff80
  401f38:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  401f3c:	strb	w1, [sp, #1033]
  401f40:	mov	x0, x20
  401f44:	ldr	x1, [x2, #584]
  401f48:	bl	404238 <tigetstr@plt+0x26e8>
  401f4c:	str	w0, [sp, #348]
  401f50:	mov	x3, x25
  401f54:	mov	x2, x23
  401f58:	mov	x1, x20
  401f5c:	mov	w0, w22
  401f60:	mov	x4, #0x0                   	// #0
  401f64:	bl	4017e0 <getopt_long_only@plt>
  401f68:	cmn	w0, #0x1
  401f6c:	b.ne	401c20 <tigetstr@plt+0xd0>  // b.any
  401f70:	ldr	x0, [sp, #328]
  401f74:	cbz	x0, 402edc <tigetstr@plt+0x138c>
  401f78:	ldr	x0, [sp, #328]
  401f7c:	add	x2, sp, #0xc8
  401f80:	mov	w1, #0x1                   	// #1
  401f84:	bl	401780 <setupterm@plt>
  401f88:	cbz	w0, 401fa4 <tigetstr@plt+0x454>
  401f8c:	ldr	w19, [sp, #200]
  401f90:	cbz	w19, 403c54 <tigetstr@plt+0x2104>
  401f94:	cmp	w19, #0x1
  401f98:	b.eq	403c34 <tigetstr@plt+0x20e4>  // b.none
  401f9c:	cmn	w19, #0x1
  401fa0:	b.eq	40392c <tigetstr@plt+0x1ddc>  // b.none
  401fa4:	ldr	x19, [sp, #328]
  401fa8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401fac:	mov	x2, #0x3                   	// #3
  401fb0:	add	x1, x1, #0xd40
  401fb4:	mov	x0, x19
  401fb8:	bl	4018a0 <strncmp@plt>
  401fbc:	cbz	w0, 402974 <tigetstr@plt+0xe24>
  401fc0:	mov	x0, x19
  401fc4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401fc8:	mov	x2, #0x5                   	// #5
  401fcc:	add	x1, x1, #0xd48
  401fd0:	bl	4018a0 <strncmp@plt>
  401fd4:	cmp	w0, #0x0
  401fd8:	cset	w1, eq  // eq = none
  401fdc:	ldrb	w0, [sp, #1031]
  401fe0:	bfi	w0, w1, #4, #1
  401fe4:	strb	w0, [sp, #1031]
  401fe8:	tbnz	w0, #6, 402bbc <tigetstr@plt+0x106c>
  401fec:	ldrsb	w0, [sp, #1031]
  401ff0:	tbnz	w0, #31, 402f0c <tigetstr@plt+0x13bc>
  401ff4:	ldrb	w0, [sp, #1032]
  401ff8:	tbnz	w0, #0, 40297c <tigetstr@plt+0xe2c>
  401ffc:	tbz	w0, #1, 402024 <tigetstr@plt+0x4d4>
  402000:	ldrb	w0, [sp, #1030]
  402004:	tbz	w0, #0, 4031a0 <tigetstr@plt+0x1650>
  402008:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40200c:	add	x0, x0, #0xde8
  402010:	bl	401b50 <tigetstr@plt>
  402014:	cmn	x0, #0x1
  402018:	b.eq	4031b4 <tigetstr@plt+0x1664>  // b.none
  40201c:	bl	4017a0 <putp@plt>
  402020:	ldrb	w0, [sp, #1032]
  402024:	tbz	w0, #2, 402058 <tigetstr@plt+0x508>
  402028:	ldrb	w2, [sp, #1030]
  40202c:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402030:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402034:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402038:	ldr	x3, [x19, #600]
  40203c:	tst	x2, #0x2
  402040:	add	x1, x1, #0x170
  402044:	add	x0, x0, #0x168
  402048:	csel	x0, x0, x1, ne  // ne = any
  40204c:	mov	x2, #0x5                   	// #5
  402050:	mov	x1, #0x1                   	// #1
  402054:	bl	401a00 <fwrite@plt>
  402058:	ldrb	w0, [sp, #1034]
  40205c:	tbnz	w0, #3, 402e04 <tigetstr@plt+0x12b4>
  402060:	ldrsb	w0, [sp, #1034]
  402064:	tbnz	w0, #31, 403158 <tigetstr@plt+0x1608>
  402068:	ldrb	w0, [sp, #1032]
  40206c:	tbz	w0, #3, 402088 <tigetstr@plt+0x538>
  402070:	ldrb	w0, [sp, #1031]
  402074:	tbz	w0, #4, 4031bc <tigetstr@plt+0x166c>
  402078:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40207c:	add	x0, x0, #0xe18
  402080:	bl	401ac0 <printf@plt>
  402084:	ldrb	w0, [sp, #1032]
  402088:	tbnz	w0, #4, 4029d0 <tigetstr@plt+0xe80>
  40208c:	tbnz	w0, #5, 4029f8 <tigetstr@plt+0xea8>
  402090:	ldrb	w0, [sp, #1034]
  402094:	tbnz	w0, #0, 40299c <tigetstr@plt+0xe4c>
  402098:	tbnz	w0, #1, 4029b8 <tigetstr@plt+0xe68>
  40209c:	ldrb	w0, [sp, #1035]
  4020a0:	tbz	w0, #0, 4020d4 <tigetstr@plt+0x584>
  4020a4:	ldrb	w2, [sp, #1031]
  4020a8:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  4020ac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4020b0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4020b4:	ldr	x3, [x19, #600]
  4020b8:	tst	x2, #0x2
  4020bc:	add	x1, x1, #0x1a0
  4020c0:	add	x0, x0, #0x198
  4020c4:	csel	x0, x0, x1, ne  // ne = any
  4020c8:	mov	x2, #0x5                   	// #5
  4020cc:	mov	x1, #0x1                   	// #1
  4020d0:	bl	401a00 <fwrite@plt>
  4020d4:	ldrb	w0, [sp, #1032]
  4020d8:	tbz	w0, #6, 402108 <tigetstr@plt+0x5b8>
  4020dc:	ldrb	w0, [sp, #1030]
  4020e0:	tbnz	w0, #2, 403238 <tigetstr@plt+0x16e8>
  4020e4:	ldrb	w0, [sp, #1031]
  4020e8:	tbz	w0, #4, 403200 <tigetstr@plt+0x16b0>
  4020ec:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  4020f0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4020f4:	mov	x2, #0x5                   	// #5
  4020f8:	add	x0, x0, #0xe68
  4020fc:	ldr	x3, [x19, #600]
  402100:	mov	x1, #0x1                   	// #1
  402104:	bl	401a00 <fwrite@plt>
  402108:	ldrb	w0, [sp, #1034]
  40210c:	tbz	w0, #2, 40213c <tigetstr@plt+0x5ec>
  402110:	ldrb	w0, [sp, #1030]
  402114:	tbnz	w0, #3, 403258 <tigetstr@plt+0x1708>
  402118:	ldrb	w0, [sp, #1031]
  40211c:	tbz	w0, #4, 40321c <tigetstr@plt+0x16cc>
  402120:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402124:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402128:	mov	x2, #0x5                   	// #5
  40212c:	add	x0, x0, #0xe68
  402130:	ldr	x3, [x19, #600]
  402134:	mov	x1, #0x1                   	// #1
  402138:	bl	401a00 <fwrite@plt>
  40213c:	ldrsb	w0, [sp, #1032]
  402140:	tbnz	w0, #31, 402b8c <tigetstr@plt+0x103c>
  402144:	ldrb	w0, [sp, #1033]
  402148:	tbz	w0, #0, 40217c <tigetstr@plt+0x62c>
  40214c:	ldrb	w0, [sp, #1030]
  402150:	tbnz	w0, #5, 40328c <tigetstr@plt+0x173c>
  402154:	ldrb	w0, [sp, #1031]
  402158:	tbz	w0, #4, 4031e0 <tigetstr@plt+0x1690>
  40215c:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402160:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402164:	mov	x2, #0x5                   	// #5
  402168:	add	x0, x0, #0xe90
  40216c:	ldr	x3, [x19, #600]
  402170:	mov	x1, #0x1                   	// #1
  402174:	bl	401a00 <fwrite@plt>
  402178:	ldrb	w0, [sp, #1033]
  40217c:	tbz	w0, #1, 4021b0 <tigetstr@plt+0x660>
  402180:	ldrb	w2, [sp, #1030]
  402184:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402188:	add	x1, x1, #0x1b0
  40218c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402190:	add	x0, x0, #0x1a8
  402194:	tst	x2, #0x40
  402198:	csel	x0, x0, x1, ne  // ne = any
  40219c:	bl	401b50 <tigetstr@plt>
  4021a0:	cmn	x0, #0x1
  4021a4:	b.eq	403aa0 <tigetstr@plt+0x1f50>  // b.none
  4021a8:	bl	4017a0 <putp@plt>
  4021ac:	ldrb	w0, [sp, #1033]
  4021b0:	tbnz	w0, #2, 402a5c <tigetstr@plt+0xf0c>
  4021b4:	tbz	w0, #3, 4021e4 <tigetstr@plt+0x694>
  4021b8:	ldrb	w2, [sp, #1031]
  4021bc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4021c0:	add	x1, x1, #0x128
  4021c4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4021c8:	add	x0, x0, #0x1b8
  4021cc:	tst	x2, #0x8
  4021d0:	csel	x0, x0, x1, ne  // ne = any
  4021d4:	bl	401b50 <tigetstr@plt>
  4021d8:	cmn	x0, #0x1
  4021dc:	b.eq	4038d0 <tigetstr@plt+0x1d80>  // b.none
  4021e0:	bl	4017a0 <putp@plt>
  4021e4:	ldrb	w0, [sp, #1034]
  4021e8:	tbz	w0, #4, 40223c <tigetstr@plt+0x6ec>
  4021ec:	ldr	w1, [sp, #384]
  4021f0:	cmn	w1, #0x1
  4021f4:	b.eq	4039a4 <tigetstr@plt+0x1e54>  // b.none
  4021f8:	cmp	w1, #0x0
  4021fc:	b.le	402228 <tigetstr@plt+0x6d8>
  402200:	adrp	x20, 406000 <tigetstr@plt+0x44b0>
  402204:	add	x19, sp, #0x148
  402208:	add	x20, x20, #0xed0
  40220c:	nop
  402210:	add	x19, x19, #0x4
  402214:	mov	x0, x20
  402218:	bl	401ac0 <printf@plt>
  40221c:	ldr	w1, [x19, #56]
  402220:	cmp	w1, #0x0
  402224:	b.gt	402210 <tigetstr@plt+0x6c0>
  402228:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  40222c:	mov	w0, #0xd                   	// #13
  402230:	ldr	x1, [x19, #600]
  402234:	bl	4017b0 <putc@plt>
  402238:	ldrb	w0, [sp, #1034]
  40223c:	tbnz	w0, #5, 402a78 <tigetstr@plt+0xf28>
  402240:	tbnz	w0, #6, 402ad8 <tigetstr@plt+0xf88>
  402244:	ldrb	w0, [sp, #1033]
  402248:	tbnz	w0, #4, 402bd8 <tigetstr@plt+0x1088>
  40224c:	ldrb	w0, [sp, #1035]
  402250:	tbnz	w0, #3, 402a1c <tigetstr@plt+0xecc>
  402254:	tbnz	w0, #4, 402a48 <tigetstr@plt+0xef8>
  402258:	ldrb	w0, [sp, #1033]
  40225c:	mov	w1, #0xa0                  	// #160
  402260:	tst	w1, w0
  402264:	b.ne	402c3c <tigetstr@plt+0x10ec>  // b.any
  402268:	ldrb	w0, [sp, #1035]
  40226c:	tbnz	w0, #1, 402e90 <tigetstr@plt+0x1340>
  402270:	ldr	w0, [sp, #368]
  402274:	cbnz	w0, 402e4c <tigetstr@plt+0x12fc>
  402278:	ldrb	w0, [sp, #1035]
  40227c:	tbnz	w0, #5, 402b48 <tigetstr@plt+0xff8>
  402280:	tbnz	w0, #6, 402b64 <tigetstr@plt+0x1014>
  402284:	mov	w0, #0x0                   	// #0
  402288:	ldp	x29, x30, [sp]
  40228c:	ldp	x19, x20, [sp, #16]
  402290:	ldp	x21, x22, [sp, #32]
  402294:	ldp	x23, x24, [sp, #48]
  402298:	ldp	x25, x26, [sp, #64]
  40229c:	add	sp, sp, #0x410
  4022a0:	ret
  4022a4:	ldrb	w0, [sp, #1033]
  4022a8:	tbnz	w0, #5, 403b84 <tigetstr@plt+0x2034>
  4022ac:	orr	w1, w0, #0x20
  4022b0:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  4022b4:	b	401f3c <tigetstr@plt+0x3ec>
  4022b8:	ldrb	w0, [sp, #1033]
  4022bc:	tbnz	w0, #4, 403b84 <tigetstr@plt+0x2034>
  4022c0:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  4022c4:	orr	w1, w0, #0x10
  4022c8:	strb	w1, [sp, #1033]
  4022cc:	mov	x0, x20
  4022d0:	ldr	x1, [x2, #584]
  4022d4:	bl	404178 <tigetstr@plt+0x2628>
  4022d8:	str	w0, [sp, #336]
  4022dc:	b	401c00 <tigetstr@plt+0xb0>
  4022e0:	ldrb	w0, [sp, #1034]
  4022e4:	tbnz	w0, #6, 403b84 <tigetstr@plt+0x2034>
  4022e8:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  4022ec:	orr	w0, w0, #0x40
  4022f0:	strb	w0, [sp, #1034]
  4022f4:	ldr	x26, [x1, #584]
  4022f8:	cbz	x26, 402914 <tigetstr@plt+0xdc4>
  4022fc:	mov	x1, x19
  402300:	mov	w2, #0x5                   	// #5
  402304:	mov	x0, #0x0                   	// #0
  402308:	bl	401a80 <dcgettext@plt>
  40230c:	mov	x1, x0
  402310:	mov	x0, x26
  402314:	bl	404ef8 <tigetstr@plt+0x33a8>
  402318:	sub	w1, w0, #0x1
  40231c:	cmp	w1, #0x9f
  402320:	b.hi	403904 <tigetstr@plt+0x1db4>  // b.pmore
  402324:	str	w0, [sp, #380]
  402328:	b	401c00 <tigetstr@plt+0xb0>
  40232c:	ldrb	w0, [sp, #1034]
  402330:	tbnz	w0, #5, 403b84 <tigetstr@plt+0x2034>
  402334:	orr	w3, w0, #0x20
  402338:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  40233c:	ldr	x1, [x1, #584]
  402340:	add	x2, sp, #0x180
  402344:	mov	x0, x20
  402348:	strb	w3, [sp, #1034]
  40234c:	bl	403ff8 <tigetstr@plt+0x24a8>
  402350:	b	401c00 <tigetstr@plt+0xb0>
  402354:	ldrb	w0, [sp, #1034]
  402358:	tbnz	w0, #4, 403b84 <tigetstr@plt+0x2034>
  40235c:	orr	w3, w0, #0x10
  402360:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  402364:	b	40233c <tigetstr@plt+0x7ec>
  402368:	ldrb	w0, [sp, #1033]
  40236c:	tbnz	w0, #3, 403b84 <tigetstr@plt+0x2034>
  402370:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  402374:	orr	w0, w0, #0x8
  402378:	strb	w0, [sp, #1033]
  40237c:	ldr	x26, [x1, #584]
  402380:	cbz	x26, 402904 <tigetstr@plt+0xdb4>
  402384:	mov	x1, x19
  402388:	mov	w2, #0x5                   	// #5
  40238c:	mov	x0, #0x0                   	// #0
  402390:	bl	401a80 <dcgettext@plt>
  402394:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402398:	mov	x1, x0
  40239c:	add	x3, x3, #0x260
  4023a0:	mov	x0, x26
  4023a4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4023a8:	mov	x4, #0x0                   	// #0
  4023ac:	add	x2, x2, #0x268
  4023b0:	bl	404c80 <tigetstr@plt+0x3130>
  4023b4:	ldrb	w1, [sp, #1031]
  4023b8:	bfi	w1, w0, #3, #1
  4023bc:	strb	w1, [sp, #1031]
  4023c0:	b	401c00 <tigetstr@plt+0xb0>
  4023c4:	ldrb	w0, [sp, #1033]
  4023c8:	tbnz	w0, #2, 403b84 <tigetstr@plt+0x2034>
  4023cc:	orr	w0, w0, #0x4
  4023d0:	strb	w0, [sp, #1033]
  4023d4:	b	401c00 <tigetstr@plt+0xb0>
  4023d8:	ldrb	w0, [sp, #1033]
  4023dc:	tbnz	w0, #1, 403b84 <tigetstr@plt+0x2034>
  4023e0:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  4023e4:	orr	w3, w0, #0x2
  4023e8:	mov	x1, x19
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	ldr	x26, [x4, #584]
  4023f4:	mov	x0, #0x0                   	// #0
  4023f8:	strb	w3, [sp, #1033]
  4023fc:	bl	401a80 <dcgettext@plt>
  402400:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402404:	mov	x1, x0
  402408:	add	x3, x3, #0x258
  40240c:	mov	x0, x26
  402410:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402414:	mov	x4, #0x0                   	// #0
  402418:	add	x2, x2, #0xb0
  40241c:	bl	404c80 <tigetstr@plt+0x3130>
  402420:	ldrb	w1, [sp, #1030]
  402424:	bfi	w1, w0, #6, #1
  402428:	strb	w1, [sp, #1030]
  40242c:	b	401c00 <tigetstr@plt+0xb0>
  402430:	ldrb	w0, [sp, #1033]
  402434:	tbnz	w0, #0, 403b84 <tigetstr@plt+0x2034>
  402438:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  40243c:	orr	w3, w0, #0x1
  402440:	mov	x1, x19
  402444:	mov	w2, #0x5                   	// #5
  402448:	ldr	x26, [x4, #584]
  40244c:	mov	x0, #0x0                   	// #0
  402450:	strb	w3, [sp, #1033]
  402454:	bl	401a80 <dcgettext@plt>
  402458:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  40245c:	mov	x1, x0
  402460:	add	x3, x3, #0x258
  402464:	mov	x0, x26
  402468:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  40246c:	mov	x4, #0x0                   	// #0
  402470:	add	x2, x2, #0xb0
  402474:	bl	404c80 <tigetstr@plt+0x3130>
  402478:	ldrb	w1, [sp, #1030]
  40247c:	bfi	w1, w0, #5, #1
  402480:	strb	w1, [sp, #1030]
  402484:	b	401c00 <tigetstr@plt+0xb0>
  402488:	ldrb	w0, [sp, #1032]
  40248c:	tbnz	w0, #7, 403b84 <tigetstr@plt+0x2034>
  402490:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  402494:	orr	w3, w0, #0xffffff80
  402498:	mov	x1, x19
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	ldr	x26, [x4, #584]
  4024a4:	mov	x0, #0x0                   	// #0
  4024a8:	strb	w3, [sp, #1032]
  4024ac:	bl	401a80 <dcgettext@plt>
  4024b0:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4024b4:	mov	x1, x0
  4024b8:	add	x3, x3, #0x258
  4024bc:	mov	x0, x26
  4024c0:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4024c4:	mov	x4, #0x0                   	// #0
  4024c8:	add	x2, x2, #0xb0
  4024cc:	bl	404c80 <tigetstr@plt+0x3130>
  4024d0:	ldrb	w1, [sp, #1030]
  4024d4:	bfi	w1, w0, #4, #1
  4024d8:	strb	w1, [sp, #1030]
  4024dc:	b	401c00 <tigetstr@plt+0xb0>
  4024e0:	ldrb	w0, [sp, #1034]
  4024e4:	tbnz	w0, #2, 403b84 <tigetstr@plt+0x2034>
  4024e8:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  4024ec:	orr	w3, w0, #0x4
  4024f0:	mov	x1, x19
  4024f4:	mov	w2, #0x5                   	// #5
  4024f8:	ldr	x26, [x4, #584]
  4024fc:	mov	x0, #0x0                   	// #0
  402500:	strb	w3, [sp, #1034]
  402504:	bl	401a80 <dcgettext@plt>
  402508:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  40250c:	mov	x1, x0
  402510:	add	x3, x3, #0x258
  402514:	mov	x0, x26
  402518:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  40251c:	mov	x4, #0x0                   	// #0
  402520:	add	x2, x2, #0xb0
  402524:	bl	404c80 <tigetstr@plt+0x3130>
  402528:	ldrb	w1, [sp, #1030]
  40252c:	bfi	w1, w0, #3, #1
  402530:	strb	w1, [sp, #1030]
  402534:	b	401c00 <tigetstr@plt+0xb0>
  402538:	ldrb	w0, [sp, #1032]
  40253c:	tbnz	w0, #6, 403b84 <tigetstr@plt+0x2034>
  402540:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  402544:	orr	w3, w0, #0x40
  402548:	mov	x1, x19
  40254c:	mov	w2, #0x5                   	// #5
  402550:	ldr	x26, [x4, #584]
  402554:	mov	x0, #0x0                   	// #0
  402558:	strb	w3, [sp, #1032]
  40255c:	bl	401a80 <dcgettext@plt>
  402560:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402564:	mov	x1, x0
  402568:	add	x3, x3, #0x258
  40256c:	mov	x0, x26
  402570:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402574:	mov	x4, #0x0                   	// #0
  402578:	add	x2, x2, #0xb0
  40257c:	bl	404c80 <tigetstr@plt+0x3130>
  402580:	ldrb	w1, [sp, #1030]
  402584:	bfi	w1, w0, #2, #1
  402588:	strb	w1, [sp, #1030]
  40258c:	b	401c00 <tigetstr@plt+0xb0>
  402590:	ldrb	w0, [sp, #1035]
  402594:	tbnz	w0, #0, 403b84 <tigetstr@plt+0x2034>
  402598:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  40259c:	orr	w3, w0, #0x1
  4025a0:	mov	x1, x19
  4025a4:	mov	w2, #0x5                   	// #5
  4025a8:	ldr	x26, [x4, #584]
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	strb	w3, [sp, #1035]
  4025b4:	bl	401a80 <dcgettext@plt>
  4025b8:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4025bc:	mov	x1, x0
  4025c0:	add	x3, x3, #0x258
  4025c4:	mov	x0, x26
  4025c8:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4025cc:	mov	x4, #0x0                   	// #0
  4025d0:	add	x2, x2, #0xb0
  4025d4:	bl	404c80 <tigetstr@plt+0x3130>
  4025d8:	ldrb	w1, [sp, #1031]
  4025dc:	bfi	w1, w0, #1, #1
  4025e0:	strb	w1, [sp, #1031]
  4025e4:	b	401c00 <tigetstr@plt+0xb0>
  4025e8:	ldrb	w0, [sp, #1034]
  4025ec:	tbnz	w0, #1, 403b84 <tigetstr@plt+0x2034>
  4025f0:	orr	w1, w0, #0x2
  4025f4:	mov	x0, x20
  4025f8:	strb	w1, [sp, #1034]
  4025fc:	bl	4042c8 <tigetstr@plt+0x2778>
  402600:	ldrb	w1, [sp, #1029]
  402604:	bfi	w1, w0, #4, #4
  402608:	strb	w1, [sp, #1029]
  40260c:	b	401c00 <tigetstr@plt+0xb0>
  402610:	ldrb	w0, [sp, #1034]
  402614:	tbnz	w0, #0, 403b84 <tigetstr@plt+0x2034>
  402618:	orr	w1, w0, #0x1
  40261c:	mov	x0, x20
  402620:	strb	w1, [sp, #1034]
  402624:	bl	4042c8 <tigetstr@plt+0x2778>
  402628:	ldrb	w1, [sp, #1029]
  40262c:	bfxil	w1, w0, #0, #4
  402630:	strb	w1, [sp, #1029]
  402634:	b	401c00 <tigetstr@plt+0xb0>
  402638:	ldrb	w0, [sp, #1032]
  40263c:	tbnz	w0, #5, 403b84 <tigetstr@plt+0x2034>
  402640:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  402644:	orr	w0, w0, #0x20
  402648:	strb	w0, [sp, #1032]
  40264c:	ldr	x0, [x1, #584]
  402650:	bl	403f08 <tigetstr@plt+0x23b8>
  402654:	ldrb	w1, [sp, #1028]
  402658:	bfi	w1, w0, #4, #4
  40265c:	strb	w1, [sp, #1028]
  402660:	b	401c00 <tigetstr@plt+0xb0>
  402664:	ldrb	w0, [sp, #1032]
  402668:	tbnz	w0, #4, 403b84 <tigetstr@plt+0x2034>
  40266c:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  402670:	orr	w0, w0, #0x10
  402674:	strb	w0, [sp, #1032]
  402678:	ldr	x0, [x1, #584]
  40267c:	bl	403f08 <tigetstr@plt+0x23b8>
  402680:	ldrb	w1, [sp, #1028]
  402684:	bfxil	w1, w0, #0, #4
  402688:	strb	w1, [sp, #1028]
  40268c:	b	401c00 <tigetstr@plt+0xb0>
  402690:	ldrb	w0, [sp, #1032]
  402694:	tbnz	w0, #3, 403b84 <tigetstr@plt+0x2034>
  402698:	orr	w0, w0, #0x8
  40269c:	strb	w0, [sp, #1032]
  4026a0:	b	401c00 <tigetstr@plt+0xb0>
  4026a4:	ldrb	w0, [sp, #1032]
  4026a8:	tbnz	w0, #2, 403b84 <tigetstr@plt+0x2034>
  4026ac:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  4026b0:	orr	w3, w0, #0x4
  4026b4:	mov	x1, x19
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	ldr	x26, [x4, #584]
  4026c0:	mov	x0, #0x0                   	// #0
  4026c4:	strb	w3, [sp, #1032]
  4026c8:	bl	401a80 <dcgettext@plt>
  4026cc:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4026d0:	mov	x1, x0
  4026d4:	add	x3, x3, #0x258
  4026d8:	mov	x0, x26
  4026dc:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4026e0:	mov	x4, #0x0                   	// #0
  4026e4:	add	x2, x2, #0xb0
  4026e8:	bl	404c80 <tigetstr@plt+0x3130>
  4026ec:	ldrb	w1, [sp, #1030]
  4026f0:	bfi	w1, w0, #1, #1
  4026f4:	strb	w1, [sp, #1030]
  4026f8:	b	401c00 <tigetstr@plt+0xb0>
  4026fc:	ldrb	w0, [sp, #1034]
  402700:	tbnz	w0, #7, 403b84 <tigetstr@plt+0x2034>
  402704:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  402708:	orr	w3, w0, #0xffffff80
  40270c:	mov	x1, x19
  402710:	mov	w2, #0x5                   	// #5
  402714:	ldr	x26, [x4, #584]
  402718:	mov	x0, #0x0                   	// #0
  40271c:	strb	w3, [sp, #1034]
  402720:	bl	401a80 <dcgettext@plt>
  402724:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402728:	mov	x1, x0
  40272c:	add	x3, x3, #0x258
  402730:	mov	x0, x26
  402734:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402738:	mov	x4, #0x0                   	// #0
  40273c:	add	x2, x2, #0xb0
  402740:	bl	404c80 <tigetstr@plt+0x3130>
  402744:	ldrb	w1, [sp, #1031]
  402748:	bfxil	w1, w0, #0, #1
  40274c:	strb	w1, [sp, #1031]
  402750:	b	401c00 <tigetstr@plt+0xb0>
  402754:	ldrb	w0, [sp, #1034]
  402758:	tbnz	w0, #3, 403b84 <tigetstr@plt+0x2034>
  40275c:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  402760:	orr	w3, w0, #0x8
  402764:	mov	x1, x19
  402768:	mov	w2, #0x5                   	// #5
  40276c:	ldr	x26, [x4, #584]
  402770:	mov	x0, #0x0                   	// #0
  402774:	strb	w3, [sp, #1034]
  402778:	bl	401a80 <dcgettext@plt>
  40277c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402780:	mov	x1, x0
  402784:	add	x3, x3, #0x258
  402788:	mov	x0, x26
  40278c:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402790:	mov	x4, #0x0                   	// #0
  402794:	add	x2, x2, #0xb0
  402798:	bl	404c80 <tigetstr@plt+0x3130>
  40279c:	ldrb	w1, [sp, #1030]
  4027a0:	bfi	w1, w0, #7, #1
  4027a4:	strb	w1, [sp, #1030]
  4027a8:	b	401c00 <tigetstr@plt+0xb0>
  4027ac:	ldrb	w0, [sp, #1032]
  4027b0:	tbnz	w0, #1, 403b84 <tigetstr@plt+0x2034>
  4027b4:	adrp	x4, 419000 <tigetstr@plt+0x174b0>
  4027b8:	orr	w3, w0, #0x2
  4027bc:	mov	x1, x19
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	ldr	x26, [x4, #584]
  4027c8:	mov	x0, #0x0                   	// #0
  4027cc:	strb	w3, [sp, #1032]
  4027d0:	bl	401a80 <dcgettext@plt>
  4027d4:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4027d8:	mov	x1, x0
  4027dc:	add	x3, x3, #0x258
  4027e0:	mov	x0, x26
  4027e4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4027e8:	mov	x4, #0x0                   	// #0
  4027ec:	add	x2, x2, #0xb0
  4027f0:	bl	404c80 <tigetstr@plt+0x3130>
  4027f4:	ldrb	w1, [sp, #1030]
  4027f8:	bfxil	w1, w0, #0, #1
  4027fc:	strb	w1, [sp, #1030]
  402800:	b	401c00 <tigetstr@plt+0xb0>
  402804:	ldrb	w0, [sp, #1032]
  402808:	tbnz	w0, #0, 403b84 <tigetstr@plt+0x2034>
  40280c:	orr	w0, w0, #0x1
  402810:	strb	w0, [sp, #1032]
  402814:	b	401c00 <tigetstr@plt+0xb0>
  402818:	ldrb	w0, [sp, #1031]
  40281c:	tbnz	w0, #7, 403b84 <tigetstr@plt+0x2034>
  402820:	orr	w0, w0, #0xffffff80
  402824:	strb	w0, [sp, #1031]
  402828:	b	401c00 <tigetstr@plt+0xb0>
  40282c:	ldrb	w0, [sp, #1031]
  402830:	tbnz	w0, #6, 403b84 <tigetstr@plt+0x2034>
  402834:	orr	w0, w0, #0x40
  402838:	strb	w0, [sp, #1031]
  40283c:	b	401c00 <tigetstr@plt+0xb0>
  402840:	ldrb	w0, [sp, #1031]
  402844:	tbnz	w0, #5, 403b84 <tigetstr@plt+0x2034>
  402848:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  40284c:	orr	w0, w0, #0x20
  402850:	strb	w0, [sp, #1031]
  402854:	ldr	x0, [x1, #584]
  402858:	str	x0, [sp, #328]
  40285c:	b	401c00 <tigetstr@plt+0xb0>
  402860:	cmp	w0, w1
  402864:	b.eq	401c60 <tigetstr@plt+0x110>  // b.none
  402868:	adrp	x20, 419000 <tigetstr@plt+0x174b0>
  40286c:	mov	w2, #0x5                   	// #5
  402870:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402874:	mov	x0, #0x0                   	// #0
  402878:	ldr	x19, [x20, #576]
  40287c:	add	x1, x1, #0x228
  402880:	bl	401a80 <dcgettext@plt>
  402884:	adrp	x22, 407000 <tigetstr@plt+0x54b0>
  402888:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  40288c:	mov	x1, x0
  402890:	add	x22, x22, #0x78
  402894:	mov	x0, x19
  402898:	ldr	x2, [x2, #608]
  40289c:	adrp	x19, 406000 <tigetstr@plt+0x44b0>
  4028a0:	add	x19, x19, #0x140
  4028a4:	mov	x24, #0x0                   	// #0
  4028a8:	adrp	x23, 406000 <tigetstr@plt+0x44b0>
  4028ac:	bl	401b00 <fprintf@plt>
  4028b0:	ldr	w3, [x26, x24]
  4028b4:	cbz	w3, 4028f0 <tigetstr@plt+0xda0>
  4028b8:	mov	x2, x19
  4028bc:	add	x0, x21, #0x50
  4028c0:	b	4028cc <tigetstr@plt+0xd7c>
  4028c4:	ldr	x2, [x0, #32]!
  4028c8:	cbz	x2, 403978 <tigetstr@plt+0x1e28>
  4028cc:	ldr	w1, [x0, #24]
  4028d0:	cmp	w3, w1
  4028d4:	b.ne	4028c4 <tigetstr@plt+0xd74>  // b.any
  4028d8:	ldr	x0, [x20, #576]
  4028dc:	mov	x1, x22
  4028e0:	bl	401b00 <fprintf@plt>
  4028e4:	add	x24, x24, #0x4
  4028e8:	cmp	x24, #0x3c
  4028ec:	b.ne	4028b0 <tigetstr@plt+0xd60>  // b.any
  4028f0:	ldr	x1, [x20, #576]
  4028f4:	mov	w0, #0xa                   	// #10
  4028f8:	bl	4017d0 <fputc@plt>
  4028fc:	mov	w0, #0x1                   	// #1
  402900:	bl	401760 <exit@plt>
  402904:	ldrb	w0, [sp, #1031]
  402908:	orr	w0, w0, #0x8
  40290c:	strb	w0, [sp, #1031]
  402910:	b	401c00 <tigetstr@plt+0xb0>
  402914:	mov	x0, x20
  402918:	bl	404148 <tigetstr@plt+0x25f8>
  40291c:	mov	x26, x0
  402920:	cbnz	x0, 4022fc <tigetstr@plt+0x7ac>
  402924:	mov	w0, #0x8                   	// #8
  402928:	str	w0, [sp, #380]
  40292c:	b	401c00 <tigetstr@plt+0xb0>
  402930:	mov	x0, x20
  402934:	bl	404148 <tigetstr@plt+0x25f8>
  402938:	mov	x26, x0
  40293c:	cbnz	x0, 401d78 <tigetstr@plt+0x228>
  402940:	mov	w0, #0x0                   	// #0
  402944:	str	w0, [sp, #340]
  402948:	b	401c00 <tigetstr@plt+0xb0>
  40294c:	mov	x0, x20
  402950:	bl	404148 <tigetstr@plt+0x25f8>
  402954:	mov	x26, x0
  402958:	cbnz	x0, 401d38 <tigetstr@plt+0x1e8>
  40295c:	mov	w0, #0x0                   	// #0
  402960:	str	w0, [sp, #344]
  402964:	b	401c00 <tigetstr@plt+0xb0>
  402968:	mov	w0, #0x1                   	// #1
  40296c:	str	w0, [sp, #372]
  402970:	b	401c00 <tigetstr@plt+0xb0>
  402974:	mov	w1, #0x1                   	// #1
  402978:	b	401fdc <tigetstr@plt+0x48c>
  40297c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402980:	add	x0, x0, #0xde0
  402984:	bl	401b50 <tigetstr@plt>
  402988:	cmn	x0, #0x1
  40298c:	b.eq	403aa8 <tigetstr@plt+0x1f58>  // b.none
  402990:	bl	4017a0 <putp@plt>
  402994:	ldrb	w0, [sp, #1032]
  402998:	b	401ffc <tigetstr@plt+0x4ac>
  40299c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4029a0:	add	x0, sp, #0x148
  4029a4:	add	x1, x1, #0xe40
  4029a8:	bl	403dc8 <tigetstr@plt+0x2278>
  4029ac:	cbnz	w0, 403890 <tigetstr@plt+0x1d40>
  4029b0:	ldrb	w0, [sp, #1034]
  4029b4:	tbz	w0, #1, 40209c <tigetstr@plt+0x54c>
  4029b8:	ldrb	w1, [sp, #1029]
  4029bc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4029c0:	add	x0, x0, #0xe58
  4029c4:	ubfx	x1, x1, #4, #4
  4029c8:	bl	401ac0 <printf@plt>
  4029cc:	b	40209c <tigetstr@plt+0x54c>
  4029d0:	ldrb	w1, [sp, #1028]
  4029d4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4029d8:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4029dc:	add	x2, x2, #0xe28
  4029e0:	and	w1, w1, #0xf
  4029e4:	add	x0, x0, #0xe30
  4029e8:	add	w1, w1, #0x30
  4029ec:	bl	401ac0 <printf@plt>
  4029f0:	ldrb	w0, [sp, #1032]
  4029f4:	tbz	w0, #5, 402090 <tigetstr@plt+0x540>
  4029f8:	ldrb	w1, [sp, #1028]
  4029fc:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402a00:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402a04:	add	x2, x2, #0xe28
  402a08:	add	x0, x0, #0xe38
  402a0c:	ubfx	x1, x1, #4, #4
  402a10:	add	w1, w1, #0x30
  402a14:	bl	401ac0 <printf@plt>
  402a18:	b	402090 <tigetstr@plt+0x540>
  402a1c:	ldr	w3, [sp, #372]
  402a20:	mov	w4, #0xa                   	// #10
  402a24:	add	x2, sp, #0xc8
  402a28:	mov	x1, #0x541c                	// #21532
  402a2c:	mov	w0, #0x0                   	// #0
  402a30:	strb	w4, [sp, #200]
  402a34:	strb	w3, [sp, #201]
  402a38:	bl	401b20 <ioctl@plt>
  402a3c:	cbnz	w0, 403870 <tigetstr@plt+0x1d20>
  402a40:	ldrb	w0, [sp, #1035]
  402a44:	tbz	w0, #4, 402258 <tigetstr@plt+0x708>
  402a48:	ldr	w1, [sp, #376]
  402a4c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402a50:	add	x0, x0, #0xfa0
  402a54:	bl	401ac0 <printf@plt>
  402a58:	b	402258 <tigetstr@plt+0x708>
  402a5c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402a60:	add	x0, sp, #0x148
  402a64:	add	x1, x1, #0xe98
  402a68:	bl	403dc8 <tigetstr@plt+0x2278>
  402a6c:	cbnz	w0, 40384c <tigetstr@plt+0x1cfc>
  402a70:	ldrb	w0, [sp, #1033]
  402a74:	b	4021b4 <tigetstr@plt+0x664>
  402a78:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402a7c:	add	x0, sp, #0x148
  402a80:	add	x1, x1, #0xed8
  402a84:	bl	403dc8 <tigetstr@plt+0x2278>
  402a88:	cbz	w0, 402ad0 <tigetstr@plt+0xf80>
  402a8c:	ldr	w0, [sp, #384]
  402a90:	cmn	w0, #0x1
  402a94:	b.eq	4038e4 <tigetstr@plt+0x1d94>  // b.none
  402a98:	adrp	x20, 406000 <tigetstr@plt+0x44b0>
  402a9c:	add	x19, sp, #0x148
  402aa0:	add	x20, x20, #0xef0
  402aa4:	b	402ab0 <tigetstr@plt+0xf60>
  402aa8:	mov	x0, x20
  402aac:	bl	401ac0 <printf@plt>
  402ab0:	ldr	w1, [x19, #56]
  402ab4:	add	x19, x19, #0x4
  402ab8:	cmp	w1, #0x0
  402abc:	b.gt	402aa8 <tigetstr@plt+0xf58>
  402ac0:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402ac4:	ldr	x1, [x19, #600]
  402ac8:	mov	w0, #0xd                   	// #13
  402acc:	bl	4017b0 <putc@plt>
  402ad0:	ldrb	w0, [sp, #1034]
  402ad4:	tbz	w0, #6, 402244 <tigetstr@plt+0x6f4>
  402ad8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402adc:	add	x0, sp, #0x148
  402ae0:	add	x1, x1, #0xf00
  402ae4:	bl	403dc8 <tigetstr@plt+0x2278>
  402ae8:	cbz	w0, 402244 <tigetstr@plt+0x6f4>
  402aec:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402af0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402af4:	mov	x2, #0x5                   	// #5
  402af8:	add	x0, x0, #0xf10
  402afc:	ldr	x3, [x19, #600]
  402b00:	mov	x1, #0x1                   	// #1
  402b04:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  402b08:	add	x21, x21, #0xf18
  402b0c:	bl	401a00 <fwrite@plt>
  402b10:	ldr	w20, [sp, #380]
  402b14:	add	w20, w20, #0x1
  402b18:	b	402b30 <tigetstr@plt+0xfe0>
  402b1c:	ldr	w1, [sp, #380]
  402b20:	mov	x0, x21
  402b24:	bl	401ac0 <printf@plt>
  402b28:	ldr	w0, [sp, #380]
  402b2c:	add	w20, w20, w0
  402b30:	cmp	w20, #0xa0
  402b34:	b.le	402b1c <tigetstr@plt+0xfcc>
  402b38:	ldr	x1, [x19, #600]
  402b3c:	mov	w0, #0xd                   	// #13
  402b40:	bl	4017b0 <putc@plt>
  402b44:	b	402244 <tigetstr@plt+0x6f4>
  402b48:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402b4c:	add	x0, sp, #0x148
  402b50:	add	x1, x1, #0x40
  402b54:	bl	403dc8 <tigetstr@plt+0x2278>
  402b58:	cbnz	w0, 4038ac <tigetstr@plt+0x1d5c>
  402b5c:	ldrb	w0, [sp, #1035]
  402b60:	tbz	w0, #6, 402284 <tigetstr@plt+0x734>
  402b64:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402b68:	add	x0, sp, #0x148
  402b6c:	add	x1, x1, #0x60
  402b70:	bl	403dc8 <tigetstr@plt+0x2278>
  402b74:	cbz	w0, 402284 <tigetstr@plt+0x734>
  402b78:	ldr	w1, [sp, #344]
  402b7c:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  402b80:	add	x0, x0, #0x68
  402b84:	bl	401ac0 <printf@plt>
  402b88:	b	402284 <tigetstr@plt+0x734>
  402b8c:	ldrb	w0, [sp, #1030]
  402b90:	tbnz	w0, #4, 4032c4 <tigetstr@plt+0x1774>
  402b94:	ldrb	w0, [sp, #1031]
  402b98:	tbz	w0, #4, 4032a8 <tigetstr@plt+0x1758>
  402b9c:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402ba0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402ba4:	mov	x2, #0x5                   	// #5
  402ba8:	mov	x1, #0x1                   	// #1
  402bac:	ldr	x3, [x19, #600]
  402bb0:	add	x0, x0, #0xe80
  402bb4:	bl	401a00 <fwrite@plt>
  402bb8:	b	402144 <tigetstr@plt+0x5f4>
  402bbc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402bc0:	add	x0, x0, #0xd50
  402bc4:	bl	401b50 <tigetstr@plt>
  402bc8:	cmn	x0, #0x1
  402bcc:	b.eq	4038d8 <tigetstr@plt+0x1d88>  // b.none
  402bd0:	bl	4017a0 <putp@plt>
  402bd4:	b	401fec <tigetstr@plt+0x49c>
  402bd8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402bdc:	add	x0, sp, #0x148
  402be0:	add	x1, x1, #0xf20
  402be4:	bl	403dc8 <tigetstr@plt+0x2278>
  402be8:	cbz	w0, 40224c <tigetstr@plt+0x6fc>
  402bec:	ldr	w1, [sp, #336]
  402bf0:	tbz	w1, #31, 403acc <tigetstr@plt+0x1f7c>
  402bf4:	cmn	w1, #0x2
  402bf8:	b.eq	403b14 <tigetstr@plt+0x1fc4>  // b.none
  402bfc:	cmn	w1, #0x1
  402c00:	b.ne	403a94 <tigetstr@plt+0x1f44>  // b.any
  402c04:	mov	w3, #0xe                   	// #14
  402c08:	add	x2, sp, #0xc8
  402c0c:	mov	x1, #0x541c                	// #21532
  402c10:	mov	w0, #0x0                   	// #0
  402c14:	strb	w3, [sp, #200]
  402c18:	bl	401b20 <ioctl@plt>
  402c1c:	cbz	w0, 40224c <tigetstr@plt+0x6fc>
  402c20:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402c24:	add	x1, x1, #0xf30
  402c28:	mov	w2, #0x5                   	// #5
  402c2c:	mov	x0, #0x0                   	// #0
  402c30:	bl	401a80 <dcgettext@plt>
  402c34:	bl	401970 <warn@plt>
  402c38:	b	40224c <tigetstr@plt+0x6fc>
  402c3c:	ldr	w2, [sp, #348]
  402c40:	cbz	w2, 403278 <tigetstr@plt+0x1728>
  402c44:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402c48:	add	x0, sp, #0x168
  402c4c:	add	x1, x1, #0xfb0
  402c50:	bl	403e18 <tigetstr@plt+0x22c8>
  402c54:	ldr	x0, [sp, #360]
  402c58:	mov	w1, #0x0                   	// #0
  402c5c:	bl	401880 <open@plt>
  402c60:	mov	w20, w0
  402c64:	tbnz	w0, #31, 403c10 <tigetstr@plt+0x20c0>
  402c68:	ldr	x0, [sp, #352]
  402c6c:	cbz	x0, 403a80 <tigetstr@plt+0x1f30>
  402c70:	ldrb	w3, [sp, #1033]
  402c74:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402c78:	add	x2, x2, #0x1c0
  402c7c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402c80:	add	x1, x1, #0xfc8
  402c84:	tst	x3, #0x20
  402c88:	csel	x1, x2, x1, ne  // ne = any
  402c8c:	bl	401860 <fopen@plt>
  402c90:	mov	x19, x0
  402c94:	cbz	x0, 403c98 <tigetstr@plt+0x2148>
  402c98:	add	x1, sp, #0xc8
  402c9c:	mov	w0, w20
  402ca0:	mov	x2, #0x4                   	// #4
  402ca4:	bl	401a40 <read@plt>
  402ca8:	cmp	x0, #0x4
  402cac:	b.ne	403c10 <tigetstr@plt+0x20c0>  // b.any
  402cb0:	ldrb	w24, [sp, #200]
  402cb4:	ldrb	w22, [sp, #201]
  402cb8:	mul	w23, w22, w24
  402cbc:	cbz	w23, 403c10 <tigetstr@plt+0x20c0>
  402cc0:	ubfiz	x25, x23, #1, #16
  402cc4:	add	w23, w24, w23
  402cc8:	mov	x0, x25
  402ccc:	bl	403ea0 <tigetstr@plt+0x2350>
  402cd0:	mov	x21, x0
  402cd4:	and	x0, x23, #0x1ffff
  402cd8:	bl	403ea0 <tigetstr@plt+0x2350>
  402cdc:	mov	x23, x0
  402ce0:	mov	x1, x21
  402ce4:	mov	x2, x25
  402ce8:	mov	w0, w20
  402cec:	bl	401a40 <read@plt>
  402cf0:	tbnz	x0, #63, 403c10 <tigetstr@plt+0x20c0>
  402cf4:	cmp	x25, x0
  402cf8:	b.ne	403c10 <tigetstr@plt+0x20c0>  // b.any
  402cfc:	and	x9, x24, #0xff
  402d00:	cbz	w24, 403ac4 <tigetstr@plt+0x1f74>
  402d04:	and	x5, x22, #0xff
  402d08:	ubfiz	x8, x22, #1, #8
  402d0c:	mov	x2, x23
  402d10:	mov	x6, x21
  402d14:	mov	x3, #0x0                   	// #0
  402d18:	mov	w10, #0xa                   	// #10
  402d1c:	nop
  402d20:	add	x7, x2, x5
  402d24:	mov	x4, x6
  402d28:	cbz	x5, 402d64 <tigetstr@plt+0x1214>
  402d2c:	nop
  402d30:	ldrsb	w1, [x4], #2
  402d34:	strb	w1, [x2], #1
  402d38:	cmp	x2, x7
  402d3c:	b.ne	402d30 <tigetstr@plt+0x11e0>  // b.any
  402d40:	add	x6, x6, x8
  402d44:	sub	x4, x5, x2
  402d48:	b	402d5c <tigetstr@plt+0x120c>
  402d4c:	sub	x2, x2, #0x1
  402d50:	cmn	x2, x4
  402d54:	b.eq	402d64 <tigetstr@plt+0x1214>  // b.none
  402d58:	ldursb	w1, [x2, #-1]
  402d5c:	cmp	w1, #0x20
  402d60:	b.eq	402d4c <tigetstr@plt+0x11fc>  // b.none
  402d64:	strb	w10, [x2], #1
  402d68:	add	x3, x3, #0x1
  402d6c:	cmp	x3, x9
  402d70:	b.ne	402d20 <tigetstr@plt+0x11d0>  // b.any
  402d74:	sub	x2, x2, x23
  402d78:	mov	x3, x19
  402d7c:	mov	x1, #0x1                   	// #1
  402d80:	mov	x0, x23
  402d84:	bl	401a00 <fwrite@plt>
  402d88:	mov	w0, w20
  402d8c:	bl	401910 <close@plt>
  402d90:	mov	x0, x21
  402d94:	bl	4019a0 <free@plt>
  402d98:	mov	x0, x23
  402d9c:	bl	4019a0 <free@plt>
  402da0:	ldr	x0, [sp, #360]
  402da4:	bl	4019a0 <free@plt>
  402da8:	mov	x0, x19
  402dac:	bl	4017f0 <__fpending@plt>
  402db0:	mov	x21, x0
  402db4:	mov	x0, x19
  402db8:	bl	401b40 <ferror@plt>
  402dbc:	mov	w20, w0
  402dc0:	mov	x0, x19
  402dc4:	bl	401850 <fclose@plt>
  402dc8:	cbnz	w20, 403bc4 <tigetstr@plt+0x2074>
  402dcc:	cbz	w0, 402268 <tigetstr@plt+0x718>
  402dd0:	cbnz	x21, 402de4 <tigetstr@plt+0x1294>
  402dd4:	bl	401ad0 <__errno_location@plt>
  402dd8:	ldr	w0, [x0]
  402ddc:	cmp	w0, #0x9
  402de0:	b.eq	402268 <tigetstr@plt+0x718>  // b.none
  402de4:	mov	w2, #0x5                   	// #5
  402de8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402dec:	mov	x0, #0x0                   	// #0
  402df0:	add	x1, x1, #0x130
  402df4:	bl	401a80 <dcgettext@plt>
  402df8:	mov	x1, x0
  402dfc:	mov	w0, #0x1                   	// #1
  402e00:	bl	401aa0 <errx@plt>
  402e04:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402e08:	add	x0, sp, #0x148
  402e0c:	add	x1, x1, #0xdf8
  402e10:	bl	403dc8 <tigetstr@plt+0x2278>
  402e14:	cbz	w0, 402060 <tigetstr@plt+0x510>
  402e18:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402e1c:	ldrsb	w2, [sp, #1030]
  402e20:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402e24:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402e28:	ldr	x3, [x19, #600]
  402e2c:	cmp	w2, #0x0
  402e30:	add	x1, x1, #0x178
  402e34:	add	x0, x0, #0x180
  402e38:	csel	x0, x1, x0, lt  // lt = tstop
  402e3c:	mov	x2, #0x5                   	// #5
  402e40:	mov	x1, #0x1                   	// #1
  402e44:	bl	401a00 <fwrite@plt>
  402e48:	b	402060 <tigetstr@plt+0x510>
  402e4c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402e50:	add	x0, sp, #0x148
  402e54:	add	x1, x1, #0x30
  402e58:	bl	403dc8 <tigetstr@plt+0x2278>
  402e5c:	cbz	w0, 402278 <tigetstr@plt+0x728>
  402e60:	ldr	w2, [sp, #368]
  402e64:	mov	x1, #0x0                   	// #0
  402e68:	mov	w0, #0x8                   	// #8
  402e6c:	bl	401840 <klogctl@plt>
  402e70:	cbz	w0, 402278 <tigetstr@plt+0x728>
  402e74:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402e78:	add	x1, x1, #0x20
  402e7c:	mov	w2, #0x5                   	// #5
  402e80:	mov	x0, #0x0                   	// #0
  402e84:	bl	401a80 <dcgettext@plt>
  402e88:	bl	401970 <warn@plt>
  402e8c:	b	402278 <tigetstr@plt+0x728>
  402e90:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402e94:	add	x0, sp, #0x148
  402e98:	add	x1, x1, #0x18
  402e9c:	bl	403dc8 <tigetstr@plt+0x2278>
  402ea0:	cbz	w0, 402270 <tigetstr@plt+0x720>
  402ea4:	ldrb	w0, [sp, #1031]
  402ea8:	mov	w2, #0x0                   	// #0
  402eac:	mov	x1, #0x0                   	// #0
  402eb0:	tbz	w0, #2, 4038c4 <tigetstr@plt+0x1d74>
  402eb4:	mov	w0, #0x7                   	// #7
  402eb8:	bl	401840 <klogctl@plt>
  402ebc:	cbz	w0, 402270 <tigetstr@plt+0x720>
  402ec0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402ec4:	add	x1, x1, #0x20
  402ec8:	mov	w2, #0x5                   	// #5
  402ecc:	mov	x0, #0x0                   	// #0
  402ed0:	bl	401a80 <dcgettext@plt>
  402ed4:	bl	401970 <warn@plt>
  402ed8:	b	402270 <tigetstr@plt+0x720>
  402edc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402ee0:	add	x0, x0, #0xcc0
  402ee4:	bl	401ae0 <getenv@plt>
  402ee8:	str	x0, [sp, #328]
  402eec:	cbnz	x0, 401f78 <tigetstr@plt+0x428>
  402ef0:	mov	w2, #0x5                   	// #5
  402ef4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402ef8:	add	x1, x1, #0xcc8
  402efc:	bl	401a80 <dcgettext@plt>
  402f00:	mov	x1, x0
  402f04:	mov	w0, #0x1                   	// #1
  402f08:	bl	401aa0 <errx@plt>
  402f0c:	mov	w0, #0x0                   	// #0
  402f10:	bl	401a60 <isatty@plt>
  402f14:	cbz	w0, 403c78 <tigetstr@plt+0x2128>
  402f18:	add	x2, sp, #0x54
  402f1c:	mov	w1, #0x3                   	// #3
  402f20:	mov	w0, #0x0                   	// #0
  402f24:	bl	401a10 <fcntl@plt>
  402f28:	add	x1, sp, #0x88
  402f2c:	mov	w0, #0x0                   	// #0
  402f30:	bl	401820 <tcgetattr@plt>
  402f34:	mov	x22, #0xb280                	// #45696
  402f38:	mov	w2, #0x800                 	// #2048
  402f3c:	mov	w1, #0x4                   	// #4
  402f40:	mov	w0, #0x0                   	// #0
  402f44:	bl	401a10 <fcntl@plt>
  402f48:	ldp	x0, x1, [sp, #136]
  402f4c:	stp	x0, x1, [sp, #200]
  402f50:	mov	w8, #0x100                 	// #256
  402f54:	ldp	x4, x5, [sp, #152]
  402f58:	stp	x4, x5, [sp, #216]
  402f5c:	ldr	w3, [sp, #212]
  402f60:	ldp	x6, x7, [sp, #168]
  402f64:	mov	w0, #0xfffffff5            	// #-11
  402f68:	ldr	w4, [sp, #192]
  402f6c:	and	w3, w3, w0
  402f70:	ldr	x5, [sp, #184]
  402f74:	add	x2, sp, #0xc8
  402f78:	mov	w1, #0x2                   	// #2
  402f7c:	mov	w0, #0x0                   	// #0
  402f80:	str	w3, [sp, #212]
  402f84:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  402f88:	strh	w8, [sp, #222]
  402f8c:	add	x21, x21, #0x148
  402f90:	stp	x6, x7, [sp, #232]
  402f94:	mov	x19, #0x1b                  	// #27
  402f98:	movk	x22, #0xee6, lsl #16
  402f9c:	str	x5, [sp, #248]
  402fa0:	str	w4, [sp, #256]
  402fa4:	bl	401a50 <tcsetattr@plt>
  402fa8:	bl	401ad0 <__errno_location@plt>
  402fac:	mov	x20, x0
  402fb0:	str	wzr, [x20]
  402fb4:	mov	x2, x19
  402fb8:	mov	x1, x21
  402fbc:	mov	w0, #0x0                   	// #0
  402fc0:	bl	401930 <write@plt>
  402fc4:	cmp	x0, #0x0
  402fc8:	b.le	4030e0 <tigetstr@plt+0x1590>
  402fcc:	subs	x19, x19, x0
  402fd0:	b.eq	4030fc <tigetstr@plt+0x15ac>  // b.none
  402fd4:	ldr	w1, [x20]
  402fd8:	add	x21, x21, x0
  402fdc:	cmp	w1, #0xb
  402fe0:	b.ne	402fb0 <tigetstr@plt+0x1460>  // b.any
  402fe4:	add	x0, sp, #0xc8
  402fe8:	mov	x1, #0x0                   	// #0
  402fec:	stp	xzr, x22, [sp, #200]
  402ff0:	bl	4019b0 <nanosleep@plt>
  402ff4:	cbnz	x19, 402fb0 <tigetstr@plt+0x1460>
  402ff8:	add	x21, sp, #0x148
  402ffc:	add	x23, sp, #0x67
  403000:	mov	x22, #0xa                   	// #10
  403004:	add	x0, sp, #0xc8
  403008:	str	xzr, [x0], #8
  40300c:	cmp	x21, x0
  403010:	b.ne	403008 <tigetstr@plt+0x14b8>  // b.any
  403014:	ldr	x0, [sp, #200]
  403018:	stp	x22, xzr, [sp, #88]
  40301c:	orr	x0, x0, #0x1
  403020:	str	x0, [sp, #200]
  403024:	b	403034 <tigetstr@plt+0x14e4>
  403028:	ldr	w0, [x20]
  40302c:	cmp	w0, #0x4
  403030:	b.ne	403ba4 <tigetstr@plt+0x2054>  // b.any
  403034:	add	x4, sp, #0x58
  403038:	add	x1, sp, #0xc8
  40303c:	mov	x3, #0x0                   	// #0
  403040:	mov	x2, #0x0                   	// #0
  403044:	mov	w0, #0x1                   	// #1
  403048:	bl	401a70 <select@plt>
  40304c:	cmp	w0, #0x0
  403050:	b.lt	403028 <tigetstr@plt+0x14d8>  // b.tstop
  403054:	b.eq	403b7c <tigetstr@plt+0x202c>  // b.none
  403058:	add	x0, sp, #0x68
  40305c:	mov	x2, #0x1f                  	// #31
  403060:	add	x1, x0, x19
  403064:	sub	x2, x2, x19
  403068:	mov	w0, #0x0                   	// #0
  40306c:	add	x24, sp, #0x68
  403070:	bl	401a40 <read@plt>
  403074:	tbnz	x0, #63, 40310c <tigetstr@plt+0x15bc>
  403078:	add	x19, x19, x0
  40307c:	ldrsb	w0, [x23, x19]
  403080:	cmp	w0, #0x52
  403084:	b.eq	403090 <tigetstr@plt+0x1540>  // b.none
  403088:	cmp	x19, #0x1e
  40308c:	b.ls	403004 <tigetstr@plt+0x14b4>  // b.plast
  403090:	ldr	w1, [sp, #84]
  403094:	add	x0, sp, #0x88
  403098:	strb	wzr, [x24, x19]
  40309c:	bl	403fc0 <tigetstr@plt+0x2470>
  4030a0:	add	x3, sp, #0x58
  4030a4:	add	x2, sp, #0x50
  4030a8:	mov	x0, x24
  4030ac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4030b0:	add	x1, x1, #0xda0
  4030b4:	bl	401a90 <__isoc99_sscanf@plt>
  4030b8:	cmp	w0, #0x2
  4030bc:	b.eq	403adc <tigetstr@plt+0x1f8c>  // b.none
  4030c0:	mov	w2, #0x5                   	// #5
  4030c4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4030c8:	mov	x0, #0x0                   	// #0
  4030cc:	add	x1, x1, #0xdb0
  4030d0:	bl	401a80 <dcgettext@plt>
  4030d4:	mov	x1, x24
  4030d8:	bl	401a30 <warnx@plt>
  4030dc:	b	40313c <tigetstr@plt+0x15ec>
  4030e0:	ldr	w0, [x20]
  4030e4:	cmp	w0, #0x4
  4030e8:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4030ec:	b.ne	403ab0 <tigetstr@plt+0x1f60>  // b.any
  4030f0:	cmp	w0, #0xb
  4030f4:	b.ne	402fb0 <tigetstr@plt+0x1460>  // b.any
  4030f8:	b	402fe4 <tigetstr@plt+0x1494>
  4030fc:	ldr	w0, [x20]
  403100:	cmp	w0, #0xb
  403104:	b.ne	402ff8 <tigetstr@plt+0x14a8>  // b.any
  403108:	b	402fe4 <tigetstr@plt+0x1494>
  40310c:	ldr	w0, [x20]
  403110:	cmp	w0, #0x4
  403114:	b.eq	403004 <tigetstr@plt+0x14b4>  // b.none
  403118:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40311c:	add	x1, x1, #0xd90
  403120:	mov	w2, #0x5                   	// #5
  403124:	mov	x0, #0x0                   	// #0
  403128:	bl	401a80 <dcgettext@plt>
  40312c:	bl	401970 <warn@plt>
  403130:	ldr	w1, [sp, #84]
  403134:	add	x0, sp, #0x88
  403138:	bl	403fc0 <tigetstr@plt+0x2470>
  40313c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403140:	add	x1, x1, #0xdd0
  403144:	mov	w2, #0x5                   	// #5
  403148:	mov	x0, #0x0                   	// #0
  40314c:	bl	401a80 <dcgettext@plt>
  403150:	bl	401a30 <warnx@plt>
  403154:	b	401ff4 <tigetstr@plt+0x4a4>
  403158:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40315c:	add	x0, sp, #0x148
  403160:	add	x1, x1, #0xe08
  403164:	bl	403dc8 <tigetstr@plt+0x2278>
  403168:	cbz	w0, 402068 <tigetstr@plt+0x518>
  40316c:	ldrb	w2, [sp, #1031]
  403170:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  403174:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403178:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40317c:	ldr	x3, [x19, #600]
  403180:	tst	x2, #0x1
  403184:	add	x1, x1, #0x188
  403188:	add	x0, x0, #0x190
  40318c:	csel	x0, x1, x0, ne  // ne = any
  403190:	mov	x2, #0x5                   	// #5
  403194:	mov	x1, #0x1                   	// #1
  403198:	bl	401a00 <fwrite@plt>
  40319c:	b	402068 <tigetstr@plt+0x518>
  4031a0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4031a4:	add	x0, x0, #0xdf0
  4031a8:	bl	401b50 <tigetstr@plt>
  4031ac:	cmn	x0, #0x1
  4031b0:	b.ne	40201c <tigetstr@plt+0x4cc>  // b.any
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	b	40201c <tigetstr@plt+0x4cc>
  4031bc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4031c0:	add	x0, x0, #0xe20
  4031c4:	bl	401b50 <tigetstr@plt>
  4031c8:	cmn	x0, #0x1
  4031cc:	b.eq	403abc <tigetstr@plt+0x1f6c>  // b.none
  4031d0:	bl	4017a0 <putp@plt>
  4031d4:	ldrb	w0, [sp, #1032]
  4031d8:	tbz	w0, #4, 40208c <tigetstr@plt+0x53c>
  4031dc:	b	4029d0 <tigetstr@plt+0xe80>
  4031e0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4031e4:	add	x0, x0, #0xe20
  4031e8:	bl	401b50 <tigetstr@plt>
  4031ec:	cmn	x0, #0x1
  4031f0:	b.eq	4032a0 <tigetstr@plt+0x1750>  // b.none
  4031f4:	bl	4017a0 <putp@plt>
  4031f8:	ldrb	w0, [sp, #1033]
  4031fc:	b	40217c <tigetstr@plt+0x62c>
  403200:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403204:	add	x0, x0, #0xe20
  403208:	bl	401b50 <tigetstr@plt>
  40320c:	cmn	x0, #0x1
  403210:	b.eq	40324c <tigetstr@plt+0x16fc>  // b.none
  403214:	bl	4017a0 <putp@plt>
  403218:	b	402108 <tigetstr@plt+0x5b8>
  40321c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403220:	add	x0, x0, #0xe20
  403224:	bl	401b50 <tigetstr@plt>
  403228:	cmn	x0, #0x1
  40322c:	b.eq	40326c <tigetstr@plt+0x171c>  // b.none
  403230:	bl	4017a0 <putp@plt>
  403234:	b	40213c <tigetstr@plt+0x5ec>
  403238:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40323c:	add	x0, x0, #0xe60
  403240:	bl	401b50 <tigetstr@plt>
  403244:	cmn	x0, #0x1
  403248:	b.ne	403214 <tigetstr@plt+0x16c4>  // b.any
  40324c:	mov	x0, #0x0                   	// #0
  403250:	bl	4017a0 <putp@plt>
  403254:	b	402108 <tigetstr@plt+0x5b8>
  403258:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40325c:	add	x0, x0, #0xe70
  403260:	bl	401b50 <tigetstr@plt>
  403264:	cmn	x0, #0x1
  403268:	b.ne	403230 <tigetstr@plt+0x16e0>  // b.any
  40326c:	mov	x0, #0x0                   	// #0
  403270:	bl	4017a0 <putp@plt>
  403274:	b	40213c <tigetstr@plt+0x5ec>
  403278:	add	x0, sp, #0x168
  40327c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403280:	add	x1, x1, #0xfc0
  403284:	bl	403e18 <tigetstr@plt+0x22c8>
  403288:	b	402c54 <tigetstr@plt+0x1104>
  40328c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403290:	add	x0, x0, #0xe88
  403294:	bl	401b50 <tigetstr@plt>
  403298:	cmn	x0, #0x1
  40329c:	b.ne	4031f4 <tigetstr@plt+0x16a4>  // b.any
  4032a0:	mov	x0, #0x0                   	// #0
  4032a4:	b	4031f4 <tigetstr@plt+0x16a4>
  4032a8:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4032ac:	add	x0, x0, #0xe20
  4032b0:	bl	401b50 <tigetstr@plt>
  4032b4:	cmn	x0, #0x1
  4032b8:	b.eq	4032d8 <tigetstr@plt+0x1788>  // b.none
  4032bc:	bl	4017a0 <putp@plt>
  4032c0:	b	402144 <tigetstr@plt+0x5f4>
  4032c4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4032c8:	add	x0, x0, #0xe78
  4032cc:	bl	401b50 <tigetstr@plt>
  4032d0:	cmn	x0, #0x1
  4032d4:	b.ne	4032bc <tigetstr@plt+0x176c>  // b.any
  4032d8:	mov	x0, #0x0                   	// #0
  4032dc:	bl	4017a0 <putp@plt>
  4032e0:	b	402144 <tigetstr@plt+0x5f4>
  4032e4:	adrp	x3, 419000 <tigetstr@plt+0x174b0>
  4032e8:	mov	w2, #0x5                   	// #5
  4032ec:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4032f0:	mov	x0, #0x0                   	// #0
  4032f4:	ldr	x19, [x3, #600]
  4032f8:	add	x1, x1, #0x2b8
  4032fc:	bl	401a80 <dcgettext@plt>
  403300:	mov	x1, x19
  403304:	bl	401750 <fputs@plt>
  403308:	mov	w2, #0x5                   	// #5
  40330c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403310:	mov	x0, #0x0                   	// #0
  403314:	add	x1, x1, #0x2c8
  403318:	bl	401a80 <dcgettext@plt>
  40331c:	mov	x1, x0
  403320:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  403324:	mov	x0, x19
  403328:	ldr	x2, [x2, #608]
  40332c:	bl	401b00 <fprintf@plt>
  403330:	mov	x1, x19
  403334:	mov	w0, #0xa                   	// #10
  403338:	bl	4017d0 <fputc@plt>
  40333c:	mov	w2, #0x5                   	// #5
  403340:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403344:	mov	x0, #0x0                   	// #0
  403348:	add	x1, x1, #0x2d8
  40334c:	bl	401a80 <dcgettext@plt>
  403350:	mov	x1, x19
  403354:	bl	401750 <fputs@plt>
  403358:	mov	w2, #0x5                   	// #5
  40335c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403360:	mov	x0, #0x0                   	// #0
  403364:	add	x1, x1, #0x300
  403368:	bl	401a80 <dcgettext@plt>
  40336c:	mov	x1, x19
  403370:	bl	401750 <fputs@plt>
  403374:	mov	w2, #0x5                   	// #5
  403378:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40337c:	mov	x0, #0x0                   	// #0
  403380:	add	x1, x1, #0x310
  403384:	bl	401a80 <dcgettext@plt>
  403388:	mov	x1, x19
  40338c:	bl	401750 <fputs@plt>
  403390:	mov	w2, #0x5                   	// #5
  403394:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403398:	mov	x0, #0x0                   	// #0
  40339c:	add	x1, x1, #0x358
  4033a0:	bl	401a80 <dcgettext@plt>
  4033a4:	mov	x1, x19
  4033a8:	bl	401750 <fputs@plt>
  4033ac:	mov	w2, #0x5                   	// #5
  4033b0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4033b4:	mov	x0, #0x0                   	// #0
  4033b8:	add	x1, x1, #0x3a0
  4033bc:	bl	401a80 <dcgettext@plt>
  4033c0:	mov	x1, x19
  4033c4:	bl	401750 <fputs@plt>
  4033c8:	mov	w2, #0x5                   	// #5
  4033cc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4033d0:	mov	x0, #0x0                   	// #0
  4033d4:	add	x1, x1, #0x3e0
  4033d8:	bl	401a80 <dcgettext@plt>
  4033dc:	mov	x1, x19
  4033e0:	bl	401750 <fputs@plt>
  4033e4:	mov	w2, #0x5                   	// #5
  4033e8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4033ec:	mov	x0, #0x0                   	// #0
  4033f0:	add	x1, x1, #0x430
  4033f4:	bl	401a80 <dcgettext@plt>
  4033f8:	mov	x1, x19
  4033fc:	bl	401750 <fputs@plt>
  403400:	mov	w2, #0x5                   	// #5
  403404:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403408:	mov	x0, #0x0                   	// #0
  40340c:	add	x1, x1, #0x470
  403410:	bl	401a80 <dcgettext@plt>
  403414:	mov	x1, x19
  403418:	bl	401750 <fputs@plt>
  40341c:	mov	x1, x19
  403420:	mov	w0, #0xa                   	// #10
  403424:	bl	4017d0 <fputc@plt>
  403428:	mov	w2, #0x5                   	// #5
  40342c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403430:	mov	x0, #0x0                   	// #0
  403434:	add	x1, x1, #0x4c0
  403438:	bl	401a80 <dcgettext@plt>
  40343c:	mov	x1, x19
  403440:	bl	401750 <fputs@plt>
  403444:	mov	w2, #0x5                   	// #5
  403448:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40344c:	mov	x0, #0x0                   	// #0
  403450:	add	x1, x1, #0x4f0
  403454:	bl	401a80 <dcgettext@plt>
  403458:	mov	x1, x19
  40345c:	bl	401750 <fputs@plt>
  403460:	mov	w2, #0x5                   	// #5
  403464:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403468:	mov	x0, #0x0                   	// #0
  40346c:	add	x1, x1, #0x520
  403470:	bl	401a80 <dcgettext@plt>
  403474:	mov	x1, x19
  403478:	bl	401750 <fputs@plt>
  40347c:	mov	w2, #0x5                   	// #5
  403480:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403484:	mov	x0, #0x0                   	// #0
  403488:	add	x1, x1, #0x560
  40348c:	bl	401a80 <dcgettext@plt>
  403490:	mov	x1, x19
  403494:	bl	401750 <fputs@plt>
  403498:	mov	w2, #0x5                   	// #5
  40349c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034a0:	mov	x0, #0x0                   	// #0
  4034a4:	add	x1, x1, #0x5b0
  4034a8:	bl	401a80 <dcgettext@plt>
  4034ac:	mov	x1, x19
  4034b0:	bl	401750 <fputs@plt>
  4034b4:	mov	x1, x19
  4034b8:	mov	w0, #0xa                   	// #10
  4034bc:	bl	4017d0 <fputc@plt>
  4034c0:	mov	w2, #0x5                   	// #5
  4034c4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034c8:	mov	x0, #0x0                   	// #0
  4034cc:	add	x1, x1, #0x5f8
  4034d0:	bl	401a80 <dcgettext@plt>
  4034d4:	mov	x1, x19
  4034d8:	bl	401750 <fputs@plt>
  4034dc:	mov	w2, #0x5                   	// #5
  4034e0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034e4:	mov	x0, #0x0                   	// #0
  4034e8:	add	x1, x1, #0x638
  4034ec:	bl	401a80 <dcgettext@plt>
  4034f0:	mov	x1, x19
  4034f4:	bl	401750 <fputs@plt>
  4034f8:	mov	x1, x19
  4034fc:	mov	w0, #0xa                   	// #10
  403500:	bl	4017d0 <fputc@plt>
  403504:	mov	w2, #0x5                   	// #5
  403508:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40350c:	mov	x0, #0x0                   	// #0
  403510:	add	x1, x1, #0x678
  403514:	bl	401a80 <dcgettext@plt>
  403518:	mov	x1, x19
  40351c:	bl	401750 <fputs@plt>
  403520:	mov	w2, #0x5                   	// #5
  403524:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403528:	mov	x0, #0x0                   	// #0
  40352c:	add	x1, x1, #0x6b0
  403530:	bl	401a80 <dcgettext@plt>
  403534:	mov	x1, x19
  403538:	bl	401750 <fputs@plt>
  40353c:	mov	w2, #0x5                   	// #5
  403540:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403544:	mov	x0, #0x0                   	// #0
  403548:	add	x1, x1, #0x6e8
  40354c:	bl	401a80 <dcgettext@plt>
  403550:	mov	x1, x19
  403554:	bl	401750 <fputs@plt>
  403558:	mov	w2, #0x5                   	// #5
  40355c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403560:	mov	x0, #0x0                   	// #0
  403564:	add	x1, x1, #0x728
  403568:	bl	401a80 <dcgettext@plt>
  40356c:	mov	x1, x19
  403570:	bl	401750 <fputs@plt>
  403574:	mov	w2, #0x5                   	// #5
  403578:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40357c:	mov	x0, #0x0                   	// #0
  403580:	add	x1, x1, #0x768
  403584:	bl	401a80 <dcgettext@plt>
  403588:	mov	x1, x19
  40358c:	bl	401750 <fputs@plt>
  403590:	mov	x1, x19
  403594:	mov	w0, #0xa                   	// #10
  403598:	bl	4017d0 <fputc@plt>
  40359c:	mov	w2, #0x5                   	// #5
  4035a0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035a4:	mov	x0, #0x0                   	// #0
  4035a8:	add	x1, x1, #0x7b0
  4035ac:	bl	401a80 <dcgettext@plt>
  4035b0:	mov	x1, x19
  4035b4:	bl	401750 <fputs@plt>
  4035b8:	mov	w2, #0x5                   	// #5
  4035bc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035c0:	mov	x0, #0x0                   	// #0
  4035c4:	add	x1, x1, #0x7d8
  4035c8:	bl	401a80 <dcgettext@plt>
  4035cc:	mov	x1, x19
  4035d0:	bl	401750 <fputs@plt>
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035dc:	mov	x0, #0x0                   	// #0
  4035e0:	add	x1, x1, #0x800
  4035e4:	bl	401a80 <dcgettext@plt>
  4035e8:	mov	x1, x19
  4035ec:	bl	401750 <fputs@plt>
  4035f0:	mov	w2, #0x5                   	// #5
  4035f4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035f8:	mov	x0, #0x0                   	// #0
  4035fc:	add	x1, x1, #0x828
  403600:	bl	401a80 <dcgettext@plt>
  403604:	mov	x1, x19
  403608:	bl	401750 <fputs@plt>
  40360c:	mov	w2, #0x5                   	// #5
  403610:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403614:	mov	x0, #0x0                   	// #0
  403618:	add	x1, x1, #0x858
  40361c:	bl	401a80 <dcgettext@plt>
  403620:	mov	x1, x19
  403624:	bl	401750 <fputs@plt>
  403628:	mov	x1, x19
  40362c:	mov	w0, #0xa                   	// #10
  403630:	bl	4017d0 <fputc@plt>
  403634:	mov	w2, #0x5                   	// #5
  403638:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40363c:	mov	x0, #0x0                   	// #0
  403640:	add	x1, x1, #0x8a0
  403644:	bl	401a80 <dcgettext@plt>
  403648:	mov	x1, x19
  40364c:	bl	401750 <fputs@plt>
  403650:	mov	w2, #0x5                   	// #5
  403654:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403658:	mov	x0, #0x0                   	// #0
  40365c:	add	x1, x1, #0x8e8
  403660:	bl	401a80 <dcgettext@plt>
  403664:	mov	x1, x19
  403668:	bl	401750 <fputs@plt>
  40366c:	mov	w2, #0x5                   	// #5
  403670:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403674:	mov	x0, #0x0                   	// #0
  403678:	add	x1, x1, #0x938
  40367c:	bl	401a80 <dcgettext@plt>
  403680:	mov	x1, x19
  403684:	bl	401750 <fputs@plt>
  403688:	mov	w2, #0x5                   	// #5
  40368c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403690:	mov	x0, #0x0                   	// #0
  403694:	add	x1, x1, #0x980
  403698:	bl	401a80 <dcgettext@plt>
  40369c:	mov	x1, x19
  4036a0:	bl	401750 <fputs@plt>
  4036a4:	mov	w2, #0x5                   	// #5
  4036a8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4036ac:	mov	x0, #0x0                   	// #0
  4036b0:	add	x1, x1, #0x9c0
  4036b4:	bl	401a80 <dcgettext@plt>
  4036b8:	mov	x1, x19
  4036bc:	bl	401750 <fputs@plt>
  4036c0:	mov	x1, x19
  4036c4:	mov	w0, #0xa                   	// #10
  4036c8:	bl	4017d0 <fputc@plt>
  4036cc:	mov	w2, #0x5                   	// #5
  4036d0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4036d4:	mov	x0, #0x0                   	// #0
  4036d8:	add	x1, x1, #0xa10
  4036dc:	bl	401a80 <dcgettext@plt>
  4036e0:	mov	x1, x19
  4036e4:	bl	401750 <fputs@plt>
  4036e8:	mov	w2, #0x5                   	// #5
  4036ec:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4036f0:	mov	x0, #0x0                   	// #0
  4036f4:	add	x1, x1, #0xa58
  4036f8:	bl	401a80 <dcgettext@plt>
  4036fc:	mov	x1, x19
  403700:	bl	401750 <fputs@plt>
  403704:	mov	w2, #0x5                   	// #5
  403708:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40370c:	mov	x0, #0x0                   	// #0
  403710:	add	x1, x1, #0xaa8
  403714:	bl	401a80 <dcgettext@plt>
  403718:	mov	x1, x19
  40371c:	bl	401750 <fputs@plt>
  403720:	mov	x1, x19
  403724:	mov	w0, #0xa                   	// #10
  403728:	bl	4017d0 <fputc@plt>
  40372c:	mov	w2, #0x5                   	// #5
  403730:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403734:	mov	x0, #0x0                   	// #0
  403738:	add	x1, x1, #0xae0
  40373c:	bl	401a80 <dcgettext@plt>
  403740:	mov	x1, x19
  403744:	bl	401750 <fputs@plt>
  403748:	mov	w2, #0x5                   	// #5
  40374c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403750:	mov	x0, #0x0                   	// #0
  403754:	add	x1, x1, #0xb10
  403758:	bl	401a80 <dcgettext@plt>
  40375c:	mov	x1, x19
  403760:	bl	401750 <fputs@plt>
  403764:	mov	w2, #0x5                   	// #5
  403768:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40376c:	mov	x0, #0x0                   	// #0
  403770:	add	x1, x1, #0xb50
  403774:	bl	401a80 <dcgettext@plt>
  403778:	mov	x1, x19
  40377c:	bl	401750 <fputs@plt>
  403780:	mov	x1, x19
  403784:	mov	w0, #0xa                   	// #10
  403788:	bl	4017d0 <fputc@plt>
  40378c:	mov	w2, #0x5                   	// #5
  403790:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403794:	mov	x0, #0x0                   	// #0
  403798:	add	x1, x1, #0xb98
  40379c:	bl	401a80 <dcgettext@plt>
  4037a0:	mov	x1, x19
  4037a4:	bl	401750 <fputs@plt>
  4037a8:	mov	w2, #0x5                   	// #5
  4037ac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4037b0:	mov	x0, #0x0                   	// #0
  4037b4:	add	x1, x1, #0xbe0
  4037b8:	bl	401a80 <dcgettext@plt>
  4037bc:	mov	x1, x19
  4037c0:	bl	401750 <fputs@plt>
  4037c4:	mov	x1, x19
  4037c8:	mov	w0, #0xa                   	// #10
  4037cc:	bl	4017d0 <fputc@plt>
  4037d0:	mov	w2, #0x5                   	// #5
  4037d4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4037d8:	mov	x0, #0x0                   	// #0
  4037dc:	add	x1, x1, #0xc18
  4037e0:	bl	401a80 <dcgettext@plt>
  4037e4:	mov	x1, x0
  4037e8:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4037ec:	add	x0, x2, #0xc30
  4037f0:	bl	401ac0 <printf@plt>
  4037f4:	mov	w2, #0x5                   	// #5
  4037f8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4037fc:	mov	x0, #0x0                   	// #0
  403800:	add	x1, x1, #0xc58
  403804:	bl	401a80 <dcgettext@plt>
  403808:	mov	x1, x0
  40380c:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  403810:	add	x0, x2, #0xc68
  403814:	bl	401ac0 <printf@plt>
  403818:	mov	w2, #0x5                   	// #5
  40381c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403820:	mov	x0, #0x0                   	// #0
  403824:	add	x1, x1, #0xc90
  403828:	bl	401a80 <dcgettext@plt>
  40382c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403830:	add	x1, x1, #0xcb0
  403834:	bl	401ac0 <printf@plt>
  403838:	mov	w0, #0x0                   	// #0
  40383c:	bl	401760 <exit@plt>
  403840:	mov	w0, #0x2                   	// #2
  403844:	str	w0, [sp, #372]
  403848:	b	401c00 <tigetstr@plt+0xb0>
  40384c:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  403850:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403854:	mov	x2, #0x4                   	// #4
  403858:	add	x0, x0, #0xea0
  40385c:	ldr	x3, [x19, #600]
  403860:	mov	x1, #0x1                   	// #1
  403864:	bl	401a00 <fwrite@plt>
  403868:	ldrb	w0, [sp, #1033]
  40386c:	b	4021b4 <tigetstr@plt+0x664>
  403870:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403874:	add	x1, x1, #0xf80
  403878:	mov	w2, #0x5                   	// #5
  40387c:	mov	x0, #0x0                   	// #0
  403880:	bl	401a80 <dcgettext@plt>
  403884:	bl	401970 <warn@plt>
  403888:	ldrb	w0, [sp, #1035]
  40388c:	b	402a44 <tigetstr@plt+0xef4>
  403890:	ldrb	w1, [sp, #1029]
  403894:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403898:	add	x0, x0, #0xe50
  40389c:	and	w1, w1, #0xf
  4038a0:	bl	401ac0 <printf@plt>
  4038a4:	ldrb	w0, [sp, #1034]
  4038a8:	b	4029b4 <tigetstr@plt+0xe64>
  4038ac:	ldr	w1, [sp, #340]
  4038b0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4038b4:	add	x0, x0, #0x50
  4038b8:	bl	401ac0 <printf@plt>
  4038bc:	ldrb	w0, [sp, #1035]
  4038c0:	b	402b60 <tigetstr@plt+0x1010>
  4038c4:	mov	w0, #0x6                   	// #6
  4038c8:	bl	401840 <klogctl@plt>
  4038cc:	b	402ebc <tigetstr@plt+0x136c>
  4038d0:	mov	x0, #0x0                   	// #0
  4038d4:	b	4021e0 <tigetstr@plt+0x690>
  4038d8:	mov	x0, #0x0                   	// #0
  4038dc:	bl	4017a0 <putp@plt>
  4038e0:	b	401fec <tigetstr@plt+0x49c>
  4038e4:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  4038e8:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4038ec:	mov	x2, #0x4                   	// #4
  4038f0:	mov	x1, #0x1                   	// #1
  4038f4:	ldr	x3, [x19, #600]
  4038f8:	add	x0, x0, #0xee8
  4038fc:	bl	401a00 <fwrite@plt>
  403900:	b	402ac4 <tigetstr@plt+0xf74>
  403904:	mov	x1, x19
  403908:	mov	w2, #0x5                   	// #5
  40390c:	mov	x0, #0x0                   	// #0
  403910:	bl	401a80 <dcgettext@plt>
  403914:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403918:	mov	x2, x0
  40391c:	mov	x3, x26
  403920:	add	x1, x1, #0xd0
  403924:	mov	w0, #0x1                   	// #1
  403928:	bl	401aa0 <errx@plt>
  40392c:	mov	w2, #0x5                   	// #5
  403930:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403934:	mov	x0, #0x0                   	// #0
  403938:	add	x1, x1, #0xce0
  40393c:	bl	401a80 <dcgettext@plt>
  403940:	mov	x1, x0
  403944:	mov	w0, #0x1                   	// #1
  403948:	bl	401aa0 <errx@plt>
  40394c:	mov	w2, #0x5                   	// #5
  403950:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403954:	mov	x0, #0x0                   	// #0
  403958:	add	x1, x1, #0xc0
  40395c:	bl	401a80 <dcgettext@plt>
  403960:	mov	x2, x0
  403964:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403968:	mov	x3, x26
  40396c:	add	x1, x1, #0xd0
  403970:	mov	w0, #0x1                   	// #1
  403974:	bl	401aa0 <errx@plt>
  403978:	sub	w0, w3, #0x21
  40397c:	cmp	w0, #0x5d
  403980:	b.hi	4028e4 <tigetstr@plt+0xd94>  // b.pmore
  403984:	ldr	x0, [x20, #576]
  403988:	mov	w2, w3
  40398c:	add	x1, x23, #0x250
  403990:	bl	401b00 <fprintf@plt>
  403994:	b	4028e4 <tigetstr@plt+0xd94>
  403998:	mov	w0, #0x3                   	// #3
  40399c:	str	w0, [sp, #372]
  4039a0:	b	401c00 <tigetstr@plt+0xb0>
  4039a4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4039a8:	add	x0, x0, #0xea8
  4039ac:	bl	401af0 <tigetnum@plt>
  4039b0:	mov	w21, w0
  4039b4:	cmp	w0, #0x0
  4039b8:	b.gt	4039c8 <tigetstr@plt+0x1e78>
  4039bc:	ldrb	w0, [sp, #1034]
  4039c0:	tbz	w0, #5, 402240 <tigetstr@plt+0x6f0>
  4039c4:	b	402a78 <tigetstr@plt+0xf28>
  4039c8:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4039cc:	adrp	x20, 406000 <tigetstr@plt+0x44b0>
  4039d0:	add	x0, x0, #0xeb0
  4039d4:	sub	w22, w21, #0x2
  4039d8:	add	x20, x20, #0xec0
  4039dc:	mov	w19, #0xa                   	// #10
  4039e0:	bl	401ac0 <printf@plt>
  4039e4:	b	4039f8 <tigetstr@plt+0x1ea8>
  4039e8:	mov	w1, w19
  4039ec:	mov	x0, x20
  4039f0:	add	w19, w19, #0xa
  4039f4:	bl	401ac0 <printf@plt>
  4039f8:	cmp	w19, w22
  4039fc:	b.lt	4039e8 <tigetstr@plt+0x1e98>  // b.tstop
  403a00:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  403a04:	mov	w22, #0xa                   	// #10
  403a08:	add	x23, x19, #0x258
  403a0c:	mov	w0, w22
  403a10:	ldr	x1, [x19, #600]
  403a14:	mov	w20, #0x1                   	// #1
  403a18:	bl	4017b0 <putc@plt>
  403a1c:	udiv	w0, w20, w22
  403a20:	ldr	x1, [x23]
  403a24:	msub	w0, w0, w22, w20
  403a28:	add	w20, w20, #0x1
  403a2c:	add	w0, w0, #0x30
  403a30:	bl	4017b0 <putc@plt>
  403a34:	cmp	w21, w20
  403a38:	b.ge	403a1c <tigetstr@plt+0x1ecc>  // b.tcont
  403a3c:	ldr	x1, [x23]
  403a40:	mov	w20, #0x1                   	// #1
  403a44:	adrp	x22, 406000 <tigetstr@plt+0x44b0>
  403a48:	mov	w0, #0xa                   	// #10
  403a4c:	add	x22, x22, #0xec8
  403a50:	bl	4017b0 <putc@plt>
  403a54:	b	403a64 <tigetstr@plt+0x1f14>
  403a58:	add	w20, w20, #0x1
  403a5c:	mov	x0, x22
  403a60:	bl	401ac0 <printf@plt>
  403a64:	cmp	w21, w20
  403a68:	b.ne	403a58 <tigetstr@plt+0x1f08>  // b.any
  403a6c:	ldr	x1, [x19, #600]
  403a70:	mov	w0, #0xa                   	// #10
  403a74:	bl	4017b0 <putc@plt>
  403a78:	ldrb	w0, [sp, #1034]
  403a7c:	b	4039c0 <tigetstr@plt+0x1e70>
  403a80:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403a84:	add	x1, x1, #0xfe0
  403a88:	mov	x0, x1
  403a8c:	str	x1, [sp, #352]
  403a90:	b	402c70 <tigetstr@plt+0x1120>
  403a94:	cmn	w1, #0x3
  403a98:	b.eq	403b4c <tigetstr@plt+0x1ffc>  // b.none
  403a9c:	bl	401940 <abort@plt>
  403aa0:	mov	x0, #0x0                   	// #0
  403aa4:	b	4021a8 <tigetstr@plt+0x658>
  403aa8:	mov	x0, #0x0                   	// #0
  403aac:	b	402990 <tigetstr@plt+0xe40>
  403ab0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403ab4:	add	x1, x1, #0x80
  403ab8:	b	403120 <tigetstr@plt+0x15d0>
  403abc:	mov	x0, #0x0                   	// #0
  403ac0:	b	4031d0 <tigetstr@plt+0x1680>
  403ac4:	mov	x2, x23
  403ac8:	b	402d74 <tigetstr@plt+0x1224>
  403acc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403ad0:	add	x0, x0, #0xf28
  403ad4:	bl	401ac0 <printf@plt>
  403ad8:	b	40224c <tigetstr@plt+0x6fc>
  403adc:	add	x2, sp, #0xc8
  403ae0:	mov	x1, #0x5413                	// #21523
  403ae4:	mov	w0, #0x0                   	// #0
  403ae8:	str	xzr, [sp, #200]
  403aec:	bl	401b20 <ioctl@plt>
  403af0:	ldr	w4, [sp, #80]
  403af4:	add	x2, sp, #0xc8
  403af8:	ldr	w3, [sp, #88]
  403afc:	mov	x1, #0x5414                	// #21524
  403b00:	mov	w0, #0x0                   	// #0
  403b04:	strh	w4, [sp, #200]
  403b08:	strh	w3, [sp, #202]
  403b0c:	bl	401b20 <ioctl@plt>
  403b10:	b	401ff4 <tigetstr@plt+0x4a4>
  403b14:	mov	w3, #0x4                   	// #4
  403b18:	add	x2, sp, #0xc8
  403b1c:	mov	x1, #0x541c                	// #21532
  403b20:	mov	w0, #0x0                   	// #0
  403b24:	strb	w3, [sp, #200]
  403b28:	bl	401b20 <ioctl@plt>
  403b2c:	cbz	w0, 40224c <tigetstr@plt+0x6fc>
  403b30:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403b34:	add	x1, x1, #0xf48
  403b38:	mov	w2, #0x5                   	// #5
  403b3c:	mov	x0, #0x0                   	// #0
  403b40:	bl	401a80 <dcgettext@plt>
  403b44:	bl	401970 <warn@plt>
  403b48:	b	40224c <tigetstr@plt+0x6fc>
  403b4c:	mov	w3, #0xf                   	// #15
  403b50:	mov	x1, #0x541c                	// #21532
  403b54:	add	x2, sp, #0xc8
  403b58:	mov	w0, #0x0                   	// #0
  403b5c:	strb	w3, [sp, #200]
  403b60:	bl	401b20 <ioctl@plt>
  403b64:	mov	w1, w0
  403b68:	tbnz	w0, #31, 403b88 <tigetstr@plt+0x2038>
  403b6c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403b70:	add	x0, x0, #0xf78
  403b74:	bl	401ac0 <printf@plt>
  403b78:	b	40224c <tigetstr@plt+0x6fc>
  403b7c:	add	x24, sp, #0x68
  403b80:	b	403090 <tigetstr@plt+0x1540>
  403b84:	bl	403ee0 <tigetstr@plt+0x2390>
  403b88:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403b8c:	add	x1, x1, #0xf60
  403b90:	mov	w2, #0x5                   	// #5
  403b94:	mov	x0, #0x0                   	// #0
  403b98:	bl	401a80 <dcgettext@plt>
  403b9c:	bl	401970 <warn@plt>
  403ba0:	b	40224c <tigetstr@plt+0x6fc>
  403ba4:	mov	w2, #0x5                   	// #5
  403ba8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403bac:	mov	x0, #0x0                   	// #0
  403bb0:	add	x1, x1, #0xd80
  403bb4:	bl	401a80 <dcgettext@plt>
  403bb8:	mov	x1, x0
  403bbc:	mov	w0, #0x1                   	// #1
  403bc0:	bl	401b10 <err@plt>
  403bc4:	cbnz	w0, 402de4 <tigetstr@plt+0x1294>
  403bc8:	bl	401ad0 <__errno_location@plt>
  403bcc:	ldr	w1, [x0]
  403bd0:	cmp	w1, #0x20
  403bd4:	b.eq	402de4 <tigetstr@plt+0x1294>  // b.none
  403bd8:	str	wzr, [x0]
  403bdc:	b	402de4 <tigetstr@plt+0x1294>
  403be0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403be4:	add	x1, x1, #0x1f0
  403be8:	mov	w2, #0x5                   	// #5
  403bec:	mov	x0, #0x0                   	// #0
  403bf0:	bl	401a80 <dcgettext@plt>
  403bf4:	bl	401a30 <warnx@plt>
  403bf8:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403bfc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403c00:	mov	w2, #0x5                   	// #5
  403c04:	add	x1, x1, #0x200
  403c08:	ldr	x19, [x0, #576]
  403c0c:	b	401c94 <tigetstr@plt+0x144>
  403c10:	mov	w2, #0x5                   	// #5
  403c14:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403c18:	mov	x0, #0x0                   	// #0
  403c1c:	add	x1, x1, #0xfd0
  403c20:	bl	401a80 <dcgettext@plt>
  403c24:	mov	x1, x0
  403c28:	ldr	x2, [sp, #360]
  403c2c:	mov	w0, #0xffffffff            	// #-1
  403c30:	bl	401b10 <err@plt>
  403c34:	mov	w2, #0x5                   	// #5
  403c38:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403c3c:	mov	x0, #0x0                   	// #0
  403c40:	add	x1, x1, #0xd28
  403c44:	bl	401a80 <dcgettext@plt>
  403c48:	mov	x1, x0
  403c4c:	mov	w0, w19
  403c50:	bl	401aa0 <errx@plt>
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403c5c:	mov	x0, #0x0                   	// #0
  403c60:	add	x1, x1, #0xd08
  403c64:	bl	401a80 <dcgettext@plt>
  403c68:	mov	x1, x0
  403c6c:	ldr	x2, [sp, #328]
  403c70:	mov	w0, #0x1                   	// #1
  403c74:	bl	401aa0 <errx@plt>
  403c78:	mov	w2, #0x5                   	// #5
  403c7c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403c80:	mov	x0, #0x0                   	// #0
  403c84:	add	x1, x1, #0xd58
  403c88:	bl	401a80 <dcgettext@plt>
  403c8c:	mov	x1, x0
  403c90:	mov	w0, #0x1                   	// #1
  403c94:	bl	401aa0 <errx@plt>
  403c98:	mov	w2, #0x5                   	// #5
  403c9c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403ca0:	add	x1, x1, #0xff0
  403ca4:	bl	401a80 <dcgettext@plt>
  403ca8:	ldr	x2, [sp, #352]
  403cac:	mov	x1, x0
  403cb0:	mov	w0, #0xffffffff            	// #-1
  403cb4:	bl	401b10 <err@plt>
  403cb8:	mov	x29, #0x0                   	// #0
  403cbc:	mov	x30, #0x0                   	// #0
  403cc0:	mov	x5, x0
  403cc4:	ldr	x1, [sp]
  403cc8:	add	x2, sp, #0x8
  403ccc:	mov	x6, sp
  403cd0:	movz	x0, #0x0, lsl #48
  403cd4:	movk	x0, #0x0, lsl #32
  403cd8:	movk	x0, #0x40, lsl #16
  403cdc:	movk	x0, #0x1b60
  403ce0:	movz	x3, #0x0, lsl #48
  403ce4:	movk	x3, #0x0, lsl #32
  403ce8:	movk	x3, #0x40, lsl #16
  403cec:	movk	x3, #0x5f80
  403cf0:	movz	x4, #0x0, lsl #48
  403cf4:	movk	x4, #0x0, lsl #32
  403cf8:	movk	x4, #0x40, lsl #16
  403cfc:	movk	x4, #0x6000
  403d00:	bl	4018c0 <__libc_start_main@plt>
  403d04:	bl	401940 <abort@plt>
  403d08:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403d0c:	ldr	x0, [x0, #4064]
  403d10:	cbz	x0, 403d18 <tigetstr@plt+0x21c8>
  403d14:	b	401920 <__gmon_start__@plt>
  403d18:	ret
  403d1c:	nop
  403d20:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403d24:	add	x0, x0, #0x240
  403d28:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  403d2c:	add	x1, x1, #0x240
  403d30:	cmp	x1, x0
  403d34:	b.eq	403d4c <tigetstr@plt+0x21fc>  // b.none
  403d38:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403d3c:	ldr	x1, [x1, #48]
  403d40:	cbz	x1, 403d4c <tigetstr@plt+0x21fc>
  403d44:	mov	x16, x1
  403d48:	br	x16
  403d4c:	ret
  403d50:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403d54:	add	x0, x0, #0x240
  403d58:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  403d5c:	add	x1, x1, #0x240
  403d60:	sub	x1, x1, x0
  403d64:	lsr	x2, x1, #63
  403d68:	add	x1, x2, x1, asr #3
  403d6c:	cmp	xzr, x1, asr #1
  403d70:	asr	x1, x1, #1
  403d74:	b.eq	403d8c <tigetstr@plt+0x223c>  // b.none
  403d78:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  403d7c:	ldr	x2, [x2, #56]
  403d80:	cbz	x2, 403d8c <tigetstr@plt+0x223c>
  403d84:	mov	x16, x2
  403d88:	br	x16
  403d8c:	ret
  403d90:	stp	x29, x30, [sp, #-32]!
  403d94:	mov	x29, sp
  403d98:	str	x19, [sp, #16]
  403d9c:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  403da0:	ldrb	w0, [x19, #616]
  403da4:	cbnz	w0, 403db4 <tigetstr@plt+0x2264>
  403da8:	bl	403d20 <tigetstr@plt+0x21d0>
  403dac:	mov	w0, #0x1                   	// #1
  403db0:	strb	w0, [x19, #616]
  403db4:	ldr	x19, [sp, #16]
  403db8:	ldp	x29, x30, [sp], #32
  403dbc:	ret
  403dc0:	b	403d50 <tigetstr@plt+0x2200>
  403dc4:	nop
  403dc8:	stp	x29, x30, [sp, #-32]!
  403dcc:	mov	x29, sp
  403dd0:	stp	x19, x20, [sp, #16]
  403dd4:	mov	x19, x0
  403dd8:	ldrb	w0, [x0, #703]
  403ddc:	tbnz	w0, #4, 403e08 <tigetstr@plt+0x22b8>
  403de0:	mov	x20, x1
  403de4:	mov	w2, #0x5                   	// #5
  403de8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403dec:	mov	x0, #0x0                   	// #0
  403df0:	add	x1, x1, #0x40
  403df4:	bl	401a80 <dcgettext@plt>
  403df8:	ldr	x1, [x19]
  403dfc:	mov	x2, x20
  403e00:	bl	401a30 <warnx@plt>
  403e04:	ldrb	w0, [x19, #703]
  403e08:	ubfx	x0, x0, #4, #1
  403e0c:	ldp	x19, x20, [sp, #16]
  403e10:	ldp	x29, x30, [sp], #32
  403e14:	ret
  403e18:	stp	x29, x30, [sp, #-256]!
  403e1c:	mov	w9, #0xffffffd0            	// #-48
  403e20:	mov	w8, #0xffffff80            	// #-128
  403e24:	mov	x29, sp
  403e28:	add	x10, sp, #0xd0
  403e2c:	add	x11, sp, #0x100
  403e30:	stp	x11, x11, [sp, #48]
  403e34:	str	x10, [sp, #64]
  403e38:	stp	w9, w8, [sp, #72]
  403e3c:	ldp	x10, x11, [sp, #48]
  403e40:	stp	x10, x11, [sp, #16]
  403e44:	ldp	x8, x9, [sp, #64]
  403e48:	stp	x8, x9, [sp, #32]
  403e4c:	str	q0, [sp, #80]
  403e50:	str	q1, [sp, #96]
  403e54:	str	q2, [sp, #112]
  403e58:	str	q3, [sp, #128]
  403e5c:	str	q4, [sp, #144]
  403e60:	str	q5, [sp, #160]
  403e64:	str	q6, [sp, #176]
  403e68:	str	q7, [sp, #192]
  403e6c:	stp	x2, x3, [sp, #208]
  403e70:	add	x2, sp, #0x10
  403e74:	stp	x4, x5, [sp, #224]
  403e78:	stp	x6, x7, [sp, #240]
  403e7c:	bl	4019c0 <vasprintf@plt>
  403e80:	tbnz	w0, #31, 403e8c <tigetstr@plt+0x233c>
  403e84:	ldp	x29, x30, [sp], #256
  403e88:	ret
  403e8c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403e90:	mov	w0, #0x1                   	// #1
  403e94:	add	x1, x1, #0x60
  403e98:	bl	401b10 <err@plt>
  403e9c:	nop
  403ea0:	stp	x29, x30, [sp, #-32]!
  403ea4:	mov	x29, sp
  403ea8:	str	x19, [sp, #16]
  403eac:	mov	x19, x0
  403eb0:	bl	401870 <malloc@plt>
  403eb4:	cmp	x0, #0x0
  403eb8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403ebc:	b.ne	403ecc <tigetstr@plt+0x237c>  // b.any
  403ec0:	ldr	x19, [sp, #16]
  403ec4:	ldp	x29, x30, [sp], #32
  403ec8:	ret
  403ecc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403ed0:	mov	x2, x19
  403ed4:	add	x1, x1, #0x78
  403ed8:	mov	w0, #0x1                   	// #1
  403edc:	bl	401b10 <err@plt>
  403ee0:	stp	x29, x30, [sp, #-16]!
  403ee4:	mov	w2, #0x5                   	// #5
  403ee8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403eec:	mov	x29, sp
  403ef0:	add	x1, x1, #0x98
  403ef4:	mov	x0, #0x0                   	// #0
  403ef8:	bl	401a80 <dcgettext@plt>
  403efc:	mov	x1, x0
  403f00:	mov	w0, #0x1                   	// #1
  403f04:	bl	401aa0 <errx@plt>
  403f08:	stp	x29, x30, [sp, #-48]!
  403f0c:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  403f10:	mov	x29, sp
  403f14:	stp	x19, x20, [sp, #16]
  403f18:	mov	x20, x0
  403f1c:	mov	x19, #0x0                   	// #0
  403f20:	add	x0, x2, #0xb8
  403f24:	str	x21, [sp, #32]
  403f28:	adrp	x21, 407000 <tigetstr@plt+0x54b0>
  403f2c:	add	x21, x21, #0x258
  403f30:	b	403f38 <tigetstr@plt+0x23e8>
  403f34:	ldr	x0, [x21, x19, lsl #3]
  403f38:	mov	x1, x20
  403f3c:	bl	401960 <strcmp@plt>
  403f40:	cbz	w0, 403f8c <tigetstr@plt+0x243c>
  403f44:	add	x19, x19, #0x1
  403f48:	cmp	x19, #0xa
  403f4c:	b.ne	403f34 <tigetstr@plt+0x23e4>  // b.any
  403f50:	mov	w2, #0x5                   	// #5
  403f54:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403f58:	mov	x0, #0x0                   	// #0
  403f5c:	add	x1, x1, #0xc0
  403f60:	bl	401a80 <dcgettext@plt>
  403f64:	mov	x1, x0
  403f68:	mov	x0, x20
  403f6c:	bl	404ef8 <tigetstr@plt+0x33a8>
  403f70:	cmp	w0, #0x9
  403f74:	ccmp	w0, #0x8, #0x4, ls  // ls = plast
  403f78:	b.eq	403f94 <tigetstr@plt+0x2444>  // b.none
  403f7c:	ldp	x19, x20, [sp, #16]
  403f80:	ldr	x21, [sp, #32]
  403f84:	ldp	x29, x30, [sp], #48
  403f88:	ret
  403f8c:	mov	w0, w19
  403f90:	b	403f70 <tigetstr@plt+0x2420>
  403f94:	mov	w2, #0x5                   	// #5
  403f98:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403f9c:	mov	x0, #0x0                   	// #0
  403fa0:	add	x1, x1, #0xc0
  403fa4:	bl	401a80 <dcgettext@plt>
  403fa8:	mov	x2, x0
  403fac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403fb0:	mov	x3, x20
  403fb4:	add	x1, x1, #0xd0
  403fb8:	mov	w0, #0x1                   	// #1
  403fbc:	bl	401aa0 <errx@plt>
  403fc0:	stp	x29, x30, [sp, #-32]!
  403fc4:	mov	w2, w1
  403fc8:	mov	w1, #0x4                   	// #4
  403fcc:	mov	x29, sp
  403fd0:	str	x19, [sp, #16]
  403fd4:	mov	x19, x0
  403fd8:	mov	w0, #0x0                   	// #0
  403fdc:	bl	401a10 <fcntl@plt>
  403fe0:	mov	x2, x19
  403fe4:	mov	w1, #0x0                   	// #0
  403fe8:	ldr	x19, [sp, #16]
  403fec:	mov	w0, #0x0                   	// #0
  403ff0:	ldp	x29, x30, [sp], #32
  403ff4:	b	401a50 <tcsetattr@plt>
  403ff8:	stp	x29, x30, [sp, #-80]!
  403ffc:	mov	x29, sp
  404000:	stp	x19, x20, [sp, #16]
  404004:	stp	x21, x22, [sp, #32]
  404008:	stp	x23, x24, [sp, #48]
  40400c:	mov	x23, x0
  404010:	mov	x24, x2
  404014:	cbz	x1, 404108 <tigetstr@plt+0x25b8>
  404018:	mov	w2, #0x5                   	// #5
  40401c:	mov	x19, x1
  404020:	mov	x0, #0x0                   	// #0
  404024:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404028:	add	x1, x1, #0xc0
  40402c:	bl	401a80 <dcgettext@plt>
  404030:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404034:	mov	x1, x0
  404038:	mov	x0, x19
  40403c:	bl	404ef8 <tigetstr@plt+0x33a8>
  404040:	str	w0, [x24]
  404044:	mov	w21, #0x1                   	// #1
  404048:	ldrsw	x0, [x22, #592]
  40404c:	ldr	x19, [x23, x0, lsl #3]
  404050:	add	x0, x24, #0x4
  404054:	cbz	x19, 4040c8 <tigetstr@plt+0x2578>
  404058:	add	x22, x22, #0x250
  40405c:	add	x20, x24, w21, sxtw #2
  404060:	str	x25, [sp, #64]
  404064:	adrp	x25, 406000 <tigetstr@plt+0x44b0>
  404068:	add	x25, x25, #0xc0
  40406c:	b	4040b4 <tigetstr@plt+0x2564>
  404070:	mov	w2, #0x5                   	// #5
  404074:	mov	x1, x25
  404078:	mov	x0, #0x0                   	// #0
  40407c:	bl	401a80 <dcgettext@plt>
  404080:	mov	x1, x0
  404084:	mov	x0, x19
  404088:	bl	404ef8 <tigetstr@plt+0x33a8>
  40408c:	str	w0, [x20]
  404090:	add	w21, w21, #0x1
  404094:	ldr	w1, [x22]
  404098:	add	w1, w1, #0x1
  40409c:	ldr	x19, [x23, w1, sxtw #3]
  4040a0:	str	w1, [x22]
  4040a4:	cbz	x19, 4040e4 <tigetstr@plt+0x2594>
  4040a8:	add	x20, x20, #0x4
  4040ac:	cmp	w21, #0xa1
  4040b0:	b.eq	404124 <tigetstr@plt+0x25d4>  // b.none
  4040b4:	ldrsb	w1, [x19]
  4040b8:	mov	x0, x20
  4040bc:	cmp	w1, #0x2d
  4040c0:	b.ne	404070 <tigetstr@plt+0x2520>  // b.any
  4040c4:	ldr	x25, [sp, #64]
  4040c8:	mov	w1, #0xffffffff            	// #-1
  4040cc:	ldp	x19, x20, [sp, #16]
  4040d0:	ldp	x21, x22, [sp, #32]
  4040d4:	ldp	x23, x24, [sp, #48]
  4040d8:	str	w1, [x0]
  4040dc:	ldp	x29, x30, [sp], #80
  4040e0:	ret
  4040e4:	add	x0, x24, w21, sxtw #2
  4040e8:	mov	w1, #0xffffffff            	// #-1
  4040ec:	ldp	x19, x20, [sp, #16]
  4040f0:	ldp	x21, x22, [sp, #32]
  4040f4:	ldp	x23, x24, [sp, #48]
  4040f8:	ldr	x25, [sp, #64]
  4040fc:	str	w1, [x0]
  404100:	ldp	x29, x30, [sp], #80
  404104:	ret
  404108:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  40410c:	mov	w21, #0x0                   	// #0
  404110:	ldrsw	x0, [x22, #592]
  404114:	ldr	x19, [x23, x0, lsl #3]
  404118:	mov	x0, x2
  40411c:	cbnz	x19, 404058 <tigetstr@plt+0x2508>
  404120:	b	4040c8 <tigetstr@plt+0x2578>
  404124:	mov	w2, #0x5                   	// #5
  404128:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40412c:	mov	x0, #0x0                   	// #0
  404130:	add	x1, x1, #0xd8
  404134:	bl	401a80 <dcgettext@plt>
  404138:	mov	x1, x0
  40413c:	mov	w0, #0x1                   	// #1
  404140:	bl	401aa0 <errx@plt>
  404144:	nop
  404148:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  40414c:	ldr	w1, [x2, #592]
  404150:	ldr	x0, [x0, w1, sxtw #3]
  404154:	cbz	x0, 40416c <tigetstr@plt+0x261c>
  404158:	ldrsb	w3, [x0]
  40415c:	cmp	w3, #0x2d
  404160:	b.eq	404170 <tigetstr@plt+0x2620>  // b.none
  404164:	add	w1, w1, #0x1
  404168:	str	w1, [x2, #592]
  40416c:	ret
  404170:	mov	x0, #0x0                   	// #0
  404174:	ret
  404178:	stp	x29, x30, [sp, #-32]!
  40417c:	mov	x29, sp
  404180:	stp	x19, x20, [sp, #16]
  404184:	mov	x19, x1
  404188:	cbz	x1, 4041ec <tigetstr@plt+0x269c>
  40418c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404190:	mov	x0, x19
  404194:	add	x1, x1, #0xe8
  404198:	bl	401960 <strcmp@plt>
  40419c:	cbz	w0, 404208 <tigetstr@plt+0x26b8>
  4041a0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4041a4:	mov	x0, x19
  4041a8:	add	x1, x1, #0xf0
  4041ac:	bl	401960 <strcmp@plt>
  4041b0:	cbz	w0, 404200 <tigetstr@plt+0x26b0>
  4041b4:	mov	w2, #0x5                   	// #5
  4041b8:	adrp	x20, 406000 <tigetstr@plt+0x44b0>
  4041bc:	add	x20, x20, #0xc0
  4041c0:	mov	x0, #0x0                   	// #0
  4041c4:	mov	x1, x20
  4041c8:	bl	401a80 <dcgettext@plt>
  4041cc:	mov	x1, x0
  4041d0:	mov	x0, x19
  4041d4:	bl	404ef8 <tigetstr@plt+0x33a8>
  4041d8:	cmp	w0, #0x3c
  4041dc:	b.hi	404210 <tigetstr@plt+0x26c0>  // b.pmore
  4041e0:	ldp	x19, x20, [sp, #16]
  4041e4:	ldp	x29, x30, [sp], #32
  4041e8:	ret
  4041ec:	bl	404148 <tigetstr@plt+0x25f8>
  4041f0:	mov	x19, x0
  4041f4:	cbnz	x0, 40418c <tigetstr@plt+0x263c>
  4041f8:	mov	w0, #0xfffffffd            	// #-3
  4041fc:	b	4041e0 <tigetstr@plt+0x2690>
  404200:	mov	w0, #0xfffffffe            	// #-2
  404204:	b	4041e0 <tigetstr@plt+0x2690>
  404208:	mov	w0, #0xffffffff            	// #-1
  40420c:	b	4041e0 <tigetstr@plt+0x2690>
  404210:	mov	x1, x20
  404214:	mov	w2, #0x5                   	// #5
  404218:	mov	x0, #0x0                   	// #0
  40421c:	bl	401a80 <dcgettext@plt>
  404220:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404224:	mov	x2, x0
  404228:	mov	x3, x19
  40422c:	add	x1, x1, #0xd0
  404230:	mov	w0, #0x1                   	// #1
  404234:	bl	401aa0 <errx@plt>
  404238:	stp	x29, x30, [sp, #-32]!
  40423c:	mov	x29, sp
  404240:	stp	x19, x20, [sp, #16]
  404244:	mov	x19, x1
  404248:	cbz	x1, 404284 <tigetstr@plt+0x2734>
  40424c:	mov	w2, #0x5                   	// #5
  404250:	adrp	x20, 406000 <tigetstr@plt+0x44b0>
  404254:	add	x20, x20, #0xc0
  404258:	mov	x0, #0x0                   	// #0
  40425c:	mov	x1, x20
  404260:	bl	401a80 <dcgettext@plt>
  404264:	mov	x1, x0
  404268:	mov	x0, x19
  40426c:	bl	404ef8 <tigetstr@plt+0x33a8>
  404270:	cmp	w0, #0x0
  404274:	b.le	4042a0 <tigetstr@plt+0x2750>
  404278:	ldp	x19, x20, [sp, #16]
  40427c:	ldp	x29, x30, [sp], #32
  404280:	ret
  404284:	bl	404148 <tigetstr@plt+0x25f8>
  404288:	mov	x19, x0
  40428c:	mov	w0, #0x0                   	// #0
  404290:	cbnz	x19, 40424c <tigetstr@plt+0x26fc>
  404294:	ldp	x19, x20, [sp, #16]
  404298:	ldp	x29, x30, [sp], #32
  40429c:	ret
  4042a0:	mov	x1, x20
  4042a4:	mov	w2, #0x5                   	// #5
  4042a8:	mov	x0, #0x0                   	// #0
  4042ac:	bl	401a80 <dcgettext@plt>
  4042b0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4042b4:	mov	x2, x0
  4042b8:	mov	x3, x19
  4042bc:	add	x1, x1, #0xd0
  4042c0:	mov	w0, #0x1                   	// #1
  4042c4:	bl	401aa0 <errx@plt>
  4042c8:	stp	x29, x30, [sp, #-64]!
  4042cc:	mov	x29, sp
  4042d0:	stp	x21, x22, [sp, #32]
  4042d4:	adrp	x21, 419000 <tigetstr@plt+0x174b0>
  4042d8:	mov	w22, #0x0                   	// #0
  4042dc:	stp	x19, x20, [sp, #16]
  4042e0:	ldr	w19, [x21, #592]
  4042e4:	add	x1, x0, w19, sxtw #3
  4042e8:	ldur	x20, [x1, #-8]
  4042ec:	str	x23, [sp, #48]
  4042f0:	ldr	x23, [x0, w19, sxtw #3]
  4042f4:	cbz	x23, 40430c <tigetstr@plt+0x27bc>
  4042f8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4042fc:	mov	x0, x20
  404300:	add	x1, x1, #0xf8
  404304:	bl	401960 <strcmp@plt>
  404308:	cbz	w0, 40438c <tigetstr@plt+0x283c>
  40430c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404310:	adrp	x21, 407000 <tigetstr@plt+0x54b0>
  404314:	add	x0, x0, #0xb8
  404318:	add	x21, x21, #0x258
  40431c:	mov	x19, #0x0                   	// #0
  404320:	b	404328 <tigetstr@plt+0x27d8>
  404324:	ldr	x0, [x21, x19, lsl #3]
  404328:	mov	x1, x20
  40432c:	bl	401960 <strcmp@plt>
  404330:	cbz	w0, 4043a0 <tigetstr@plt+0x2850>
  404334:	add	x19, x19, #0x1
  404338:	cmp	x19, #0xa
  40433c:	b.ne	404324 <tigetstr@plt+0x27d4>  // b.any
  404340:	mov	w2, #0x5                   	// #5
  404344:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404348:	mov	x0, #0x0                   	// #0
  40434c:	add	x1, x1, #0xc0
  404350:	bl	401a80 <dcgettext@plt>
  404354:	mov	x1, x0
  404358:	mov	x0, x20
  40435c:	bl	404ef8 <tigetstr@plt+0x33a8>
  404360:	cmp	w0, #0x8
  404364:	b.hi	4043a8 <tigetstr@plt+0x2858>  // b.pmore
  404368:	cbz	w22, 404378 <tigetstr@plt+0x2828>
  40436c:	and	w1, w0, #0xfffffff7
  404370:	orr	w0, w0, #0x8
  404374:	cbz	w1, 4043d4 <tigetstr@plt+0x2884>
  404378:	ldp	x19, x20, [sp, #16]
  40437c:	ldp	x21, x22, [sp, #32]
  404380:	ldr	x23, [sp, #48]
  404384:	ldp	x29, x30, [sp], #64
  404388:	ret
  40438c:	add	w19, w19, #0x1
  404390:	mov	x20, x23
  404394:	mov	w22, #0x1                   	// #1
  404398:	str	w19, [x21, #592]
  40439c:	b	40430c <tigetstr@plt+0x27bc>
  4043a0:	mov	w0, w19
  4043a4:	b	404360 <tigetstr@plt+0x2810>
  4043a8:	mov	w2, #0x5                   	// #5
  4043ac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4043b0:	mov	x0, #0x0                   	// #0
  4043b4:	add	x1, x1, #0xc0
  4043b8:	bl	401a80 <dcgettext@plt>
  4043bc:	mov	x2, x0
  4043c0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4043c4:	mov	x3, x20
  4043c8:	add	x1, x1, #0xd0
  4043cc:	mov	w0, #0x1                   	// #1
  4043d0:	bl	401aa0 <errx@plt>
  4043d4:	mov	w2, #0x5                   	// #5
  4043d8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4043dc:	mov	x0, #0x0                   	// #0
  4043e0:	add	x1, x1, #0x100
  4043e4:	bl	401a80 <dcgettext@plt>
  4043e8:	mov	x1, x0
  4043ec:	mov	x2, x20
  4043f0:	mov	w0, #0x1                   	// #1
  4043f4:	bl	401aa0 <errx@plt>
  4043f8:	stp	x29, x30, [sp, #-32]!
  4043fc:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404400:	mov	x29, sp
  404404:	stp	x19, x20, [sp, #16]
  404408:	ldr	x20, [x0, #600]
  40440c:	bl	401ad0 <__errno_location@plt>
  404410:	mov	x19, x0
  404414:	mov	x0, x20
  404418:	str	wzr, [x19]
  40441c:	bl	401b40 <ferror@plt>
  404420:	cbz	w0, 4044c0 <tigetstr@plt+0x2970>
  404424:	ldr	w0, [x19]
  404428:	cmp	w0, #0x9
  40442c:	b.ne	404470 <tigetstr@plt+0x2920>  // b.any
  404430:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404434:	ldr	x20, [x0, #576]
  404438:	str	wzr, [x19]
  40443c:	mov	x0, x20
  404440:	bl	401b40 <ferror@plt>
  404444:	cbnz	w0, 404458 <tigetstr@plt+0x2908>
  404448:	mov	x0, x20
  40444c:	bl	401a20 <fflush@plt>
  404450:	cbz	w0, 4044a0 <tigetstr@plt+0x2950>
  404454:	nop
  404458:	ldr	w0, [x19]
  40445c:	cmp	w0, #0x9
  404460:	b.ne	404498 <tigetstr@plt+0x2948>  // b.any
  404464:	ldp	x19, x20, [sp, #16]
  404468:	ldp	x29, x30, [sp], #32
  40446c:	ret
  404470:	cmp	w0, #0x20
  404474:	b.eq	404430 <tigetstr@plt+0x28e0>  // b.none
  404478:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40447c:	mov	w2, #0x5                   	// #5
  404480:	add	x1, x1, #0x130
  404484:	cbz	w0, 4044ec <tigetstr@plt+0x299c>
  404488:	mov	x0, #0x0                   	// #0
  40448c:	bl	401a80 <dcgettext@plt>
  404490:	bl	401970 <warn@plt>
  404494:	nop
  404498:	mov	w0, #0x1                   	// #1
  40449c:	bl	401720 <_exit@plt>
  4044a0:	mov	x0, x20
  4044a4:	bl	401830 <fileno@plt>
  4044a8:	tbnz	w0, #31, 404458 <tigetstr@plt+0x2908>
  4044ac:	bl	401770 <dup@plt>
  4044b0:	tbnz	w0, #31, 404458 <tigetstr@plt+0x2908>
  4044b4:	bl	401910 <close@plt>
  4044b8:	cbz	w0, 404464 <tigetstr@plt+0x2914>
  4044bc:	b	404458 <tigetstr@plt+0x2908>
  4044c0:	mov	x0, x20
  4044c4:	bl	401a20 <fflush@plt>
  4044c8:	cbnz	w0, 404424 <tigetstr@plt+0x28d4>
  4044cc:	mov	x0, x20
  4044d0:	bl	401830 <fileno@plt>
  4044d4:	tbnz	w0, #31, 404424 <tigetstr@plt+0x28d4>
  4044d8:	bl	401770 <dup@plt>
  4044dc:	tbnz	w0, #31, 404424 <tigetstr@plt+0x28d4>
  4044e0:	bl	401910 <close@plt>
  4044e4:	cbz	w0, 404430 <tigetstr@plt+0x28e0>
  4044e8:	b	404424 <tigetstr@plt+0x28d4>
  4044ec:	mov	x0, #0x0                   	// #0
  4044f0:	bl	401a80 <dcgettext@plt>
  4044f4:	bl	401a30 <warnx@plt>
  4044f8:	b	404498 <tigetstr@plt+0x2948>
  4044fc:	nop
  404500:	str	xzr, [x1]
  404504:	mov	x2, x0
  404508:	cbz	x0, 404580 <tigetstr@plt+0x2a30>
  40450c:	ldrsb	w3, [x0]
  404510:	cmp	w3, #0x2f
  404514:	b.ne	40456c <tigetstr@plt+0x2a1c>  // b.any
  404518:	ldrsb	w3, [x2, #1]
  40451c:	mov	x0, x2
  404520:	add	x2, x2, #0x1
  404524:	cmp	w3, #0x2f
  404528:	b.eq	404518 <tigetstr@plt+0x29c8>  // b.none
  40452c:	mov	x3, #0x1                   	// #1
  404530:	str	x3, [x1]
  404534:	ldrsb	w3, [x0, #1]
  404538:	cmp	w3, #0x2f
  40453c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404540:	b.eq	404568 <tigetstr@plt+0x2a18>  // b.none
  404544:	sub	x2, x2, #0x1
  404548:	mov	x3, #0x2                   	// #2
  40454c:	nop
  404550:	str	x3, [x1]
  404554:	ldrsb	w4, [x2, x3]
  404558:	add	x3, x3, #0x1
  40455c:	cmp	w4, #0x2f
  404560:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404564:	b.ne	404550 <tigetstr@plt+0x2a00>  // b.any
  404568:	ret
  40456c:	mov	x0, #0x0                   	// #0
  404570:	cbz	w3, 404568 <tigetstr@plt+0x2a18>
  404574:	mov	x0, x2
  404578:	add	x2, x2, #0x1
  40457c:	b	40452c <tigetstr@plt+0x29dc>
  404580:	mov	x0, #0x0                   	// #0
  404584:	ret
  404588:	stp	x29, x30, [sp, #-48]!
  40458c:	mov	x29, sp
  404590:	stp	x19, x20, [sp, #16]
  404594:	mov	x20, x0
  404598:	mov	w19, #0x0                   	// #0
  40459c:	str	x21, [sp, #32]
  4045a0:	mov	x21, x1
  4045a4:	ldrsb	w1, [x0]
  4045a8:	mov	x0, #0x0                   	// #0
  4045ac:	cbz	w1, 4045d4 <tigetstr@plt+0x2a84>
  4045b0:	cmp	w1, #0x5c
  4045b4:	b.eq	4045e4 <tigetstr@plt+0x2a94>  // b.none
  4045b8:	mov	x0, x21
  4045bc:	bl	4019f0 <strchr@plt>
  4045c0:	cbnz	x0, 404610 <tigetstr@plt+0x2ac0>
  4045c4:	add	w19, w19, #0x1
  4045c8:	sxtw	x0, w19
  4045cc:	ldrsb	w1, [x20, w19, sxtw]
  4045d0:	cbnz	w1, 4045b0 <tigetstr@plt+0x2a60>
  4045d4:	ldp	x19, x20, [sp, #16]
  4045d8:	ldr	x21, [sp, #32]
  4045dc:	ldp	x29, x30, [sp], #48
  4045e0:	ret
  4045e4:	add	w0, w19, #0x1
  4045e8:	ldrsb	w0, [x20, w0, sxtw]
  4045ec:	cbz	w0, 404610 <tigetstr@plt+0x2ac0>
  4045f0:	add	w19, w19, #0x2
  4045f4:	sxtw	x0, w19
  4045f8:	ldrsb	w1, [x20, w19, sxtw]
  4045fc:	cbnz	w1, 4045b0 <tigetstr@plt+0x2a60>
  404600:	ldp	x19, x20, [sp, #16]
  404604:	ldr	x21, [sp, #32]
  404608:	ldp	x29, x30, [sp], #48
  40460c:	ret
  404610:	sxtw	x0, w19
  404614:	ldp	x19, x20, [sp, #16]
  404618:	ldr	x21, [sp, #32]
  40461c:	ldp	x29, x30, [sp], #48
  404620:	ret
  404624:	nop
  404628:	stp	x29, x30, [sp, #-80]!
  40462c:	mov	x29, sp
  404630:	stp	x19, x20, [sp, #16]
  404634:	mov	x19, x0
  404638:	stp	x21, x22, [sp, #32]
  40463c:	mov	x22, x1
  404640:	mov	w21, w2
  404644:	str	x23, [sp, #48]
  404648:	adrp	x23, 419000 <tigetstr@plt+0x174b0>
  40464c:	str	xzr, [sp, #72]
  404650:	bl	401ad0 <__errno_location@plt>
  404654:	str	wzr, [x0]
  404658:	cbz	x19, 40466c <tigetstr@plt+0x2b1c>
  40465c:	mov	x20, x0
  404660:	ldrsb	w0, [x19]
  404664:	adrp	x23, 419000 <tigetstr@plt+0x174b0>
  404668:	cbnz	w0, 404684 <tigetstr@plt+0x2b34>
  40466c:	ldr	w0, [x23, #568]
  404670:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404674:	mov	x3, x19
  404678:	mov	x2, x22
  40467c:	add	x1, x1, #0x848
  404680:	bl	401aa0 <errx@plt>
  404684:	add	x1, sp, #0x48
  404688:	mov	w2, w21
  40468c:	mov	x0, x19
  404690:	mov	w3, #0x0                   	// #0
  404694:	bl	4018f0 <__strtoul_internal@plt>
  404698:	ldr	w1, [x20]
  40469c:	cbnz	w1, 4046cc <tigetstr@plt+0x2b7c>
  4046a0:	ldr	x1, [sp, #72]
  4046a4:	cmp	x1, x19
  4046a8:	b.eq	40466c <tigetstr@plt+0x2b1c>  // b.none
  4046ac:	cbz	x1, 4046b8 <tigetstr@plt+0x2b68>
  4046b0:	ldrsb	w1, [x1]
  4046b4:	cbnz	w1, 40466c <tigetstr@plt+0x2b1c>
  4046b8:	ldp	x19, x20, [sp, #16]
  4046bc:	ldp	x21, x22, [sp, #32]
  4046c0:	ldr	x23, [sp, #48]
  4046c4:	ldp	x29, x30, [sp], #80
  4046c8:	ret
  4046cc:	ldr	w0, [x23, #568]
  4046d0:	cmp	w1, #0x22
  4046d4:	b.ne	40466c <tigetstr@plt+0x2b1c>  // b.any
  4046d8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4046dc:	mov	x3, x19
  4046e0:	mov	x2, x22
  4046e4:	add	x1, x1, #0x848
  4046e8:	bl	401b10 <err@plt>
  4046ec:	nop
  4046f0:	stp	x29, x30, [sp, #-32]!
  4046f4:	mov	x29, sp
  4046f8:	stp	x19, x20, [sp, #16]
  4046fc:	mov	x19, x1
  404700:	mov	x20, x0
  404704:	bl	401ad0 <__errno_location@plt>
  404708:	mov	x4, x0
  40470c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404710:	mov	w5, #0x22                  	// #34
  404714:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404718:	mov	x3, x20
  40471c:	ldr	w0, [x0, #568]
  404720:	mov	x2, x19
  404724:	str	w5, [x4]
  404728:	add	x1, x1, #0x848
  40472c:	bl	401b10 <err@plt>
  404730:	stp	x29, x30, [sp, #-32]!
  404734:	mov	x29, sp
  404738:	stp	x19, x20, [sp, #16]
  40473c:	mov	x20, x1
  404740:	mov	x19, x0
  404744:	bl	404628 <tigetstr@plt+0x2ad8>
  404748:	mov	x1, #0xffffffff            	// #4294967295
  40474c:	cmp	x0, x1
  404750:	b.hi	404760 <tigetstr@plt+0x2c10>  // b.pmore
  404754:	ldp	x19, x20, [sp, #16]
  404758:	ldp	x29, x30, [sp], #32
  40475c:	ret
  404760:	mov	x1, x20
  404764:	mov	x0, x19
  404768:	bl	4046f0 <tigetstr@plt+0x2ba0>
  40476c:	nop
  404770:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  404774:	str	w0, [x1, #568]
  404778:	ret
  40477c:	nop
  404780:	stp	x29, x30, [sp, #-128]!
  404784:	mov	x29, sp
  404788:	stp	x19, x20, [sp, #16]
  40478c:	mov	x20, x0
  404790:	stp	x21, x22, [sp, #32]
  404794:	mov	x22, x1
  404798:	stp	x23, x24, [sp, #48]
  40479c:	mov	x23, x2
  4047a0:	str	xzr, [x1]
  4047a4:	bl	401ad0 <__errno_location@plt>
  4047a8:	mov	x21, x0
  4047ac:	cbz	x20, 404a40 <tigetstr@plt+0x2ef0>
  4047b0:	ldrsb	w19, [x20]
  4047b4:	cbz	w19, 404a40 <tigetstr@plt+0x2ef0>
  4047b8:	bl	401980 <__ctype_b_loc@plt>
  4047bc:	mov	x24, x0
  4047c0:	mov	x2, x20
  4047c4:	ldr	x0, [x0]
  4047c8:	b	4047d0 <tigetstr@plt+0x2c80>
  4047cc:	ldrsb	w19, [x2, #1]!
  4047d0:	ubfiz	x1, x19, #1, #8
  4047d4:	ldrh	w1, [x0, x1]
  4047d8:	tbnz	w1, #13, 4047cc <tigetstr@plt+0x2c7c>
  4047dc:	cmp	w19, #0x2d
  4047e0:	b.eq	404a40 <tigetstr@plt+0x2ef0>  // b.none
  4047e4:	stp	x25, x26, [sp, #64]
  4047e8:	mov	x0, x20
  4047ec:	mov	w3, #0x0                   	// #0
  4047f0:	stp	x27, x28, [sp, #80]
  4047f4:	add	x27, sp, #0x78
  4047f8:	mov	x1, x27
  4047fc:	str	wzr, [x21]
  404800:	mov	w2, #0x0                   	// #0
  404804:	str	xzr, [sp, #120]
  404808:	bl	4018f0 <__strtoul_internal@plt>
  40480c:	mov	x25, x0
  404810:	ldr	x28, [sp, #120]
  404814:	ldr	w0, [x21]
  404818:	cmp	x28, x20
  40481c:	b.eq	404a30 <tigetstr@plt+0x2ee0>  // b.none
  404820:	cbnz	w0, 404a60 <tigetstr@plt+0x2f10>
  404824:	cbz	x28, 404ad4 <tigetstr@plt+0x2f84>
  404828:	ldrsb	w0, [x28]
  40482c:	mov	w20, #0x0                   	// #0
  404830:	mov	x26, #0x0                   	// #0
  404834:	cbz	w0, 404ad4 <tigetstr@plt+0x2f84>
  404838:	ldrsb	w0, [x28, #1]
  40483c:	cmp	w0, #0x69
  404840:	b.eq	4048ec <tigetstr@plt+0x2d9c>  // b.none
  404844:	and	w1, w0, #0xffffffdf
  404848:	cmp	w1, #0x42
  40484c:	b.ne	404ac4 <tigetstr@plt+0x2f74>  // b.any
  404850:	ldrsb	w0, [x28, #2]
  404854:	cbz	w0, 404b0c <tigetstr@plt+0x2fbc>
  404858:	bl	401810 <localeconv@plt>
  40485c:	cbz	x0, 404a38 <tigetstr@plt+0x2ee8>
  404860:	ldr	x1, [x0]
  404864:	cbz	x1, 404a38 <tigetstr@plt+0x2ee8>
  404868:	mov	x0, x1
  40486c:	str	x1, [sp, #104]
  404870:	bl	401740 <strlen@plt>
  404874:	mov	x19, x0
  404878:	cbnz	x26, 404a38 <tigetstr@plt+0x2ee8>
  40487c:	ldrsb	w0, [x28]
  404880:	cbz	w0, 404a38 <tigetstr@plt+0x2ee8>
  404884:	ldr	x1, [sp, #104]
  404888:	mov	x2, x19
  40488c:	mov	x0, x1
  404890:	mov	x1, x28
  404894:	bl	4018a0 <strncmp@plt>
  404898:	cbnz	w0, 404a38 <tigetstr@plt+0x2ee8>
  40489c:	ldrsb	w4, [x28, x19]
  4048a0:	add	x1, x28, x19
  4048a4:	cmp	w4, #0x30
  4048a8:	b.ne	404ae8 <tigetstr@plt+0x2f98>  // b.any
  4048ac:	add	w0, w20, #0x1
  4048b0:	mov	x19, x1
  4048b4:	nop
  4048b8:	sub	w3, w19, w1
  4048bc:	ldrsb	w4, [x19, #1]!
  4048c0:	add	w20, w3, w0
  4048c4:	cmp	w4, #0x30
  4048c8:	b.eq	4048b8 <tigetstr@plt+0x2d68>  // b.none
  4048cc:	ldr	x0, [x24]
  4048d0:	ldrh	w0, [x0, w4, sxtw #1]
  4048d4:	tbnz	w0, #11, 404a74 <tigetstr@plt+0x2f24>
  4048d8:	mov	x28, x19
  4048dc:	str	x19, [sp, #120]
  4048e0:	ldrsb	w0, [x28, #1]
  4048e4:	cmp	w0, #0x69
  4048e8:	b.ne	404844 <tigetstr@plt+0x2cf4>  // b.any
  4048ec:	ldrsb	w0, [x28, #2]
  4048f0:	and	w0, w0, #0xffffffdf
  4048f4:	cmp	w0, #0x42
  4048f8:	b.ne	404858 <tigetstr@plt+0x2d08>  // b.any
  4048fc:	ldrsb	w0, [x28, #3]
  404900:	cbnz	w0, 404858 <tigetstr@plt+0x2d08>
  404904:	mov	x19, #0x400                 	// #1024
  404908:	ldrsb	w27, [x28]
  40490c:	adrp	x24, 407000 <tigetstr@plt+0x54b0>
  404910:	add	x24, x24, #0x858
  404914:	mov	x0, x24
  404918:	mov	w1, w27
  40491c:	bl	4019f0 <strchr@plt>
  404920:	cbz	x0, 404b14 <tigetstr@plt+0x2fc4>
  404924:	sub	x1, x0, x24
  404928:	add	w1, w1, #0x1
  40492c:	cbz	w1, 404b30 <tigetstr@plt+0x2fe0>
  404930:	sxtw	x2, w19
  404934:	umulh	x0, x25, x2
  404938:	cbnz	x0, 404b00 <tigetstr@plt+0x2fb0>
  40493c:	sub	w0, w1, #0x2
  404940:	b	404950 <tigetstr@plt+0x2e00>
  404944:	umulh	x3, x25, x2
  404948:	sub	w0, w0, #0x1
  40494c:	cbnz	x3, 404b00 <tigetstr@plt+0x2fb0>
  404950:	mul	x25, x25, x2
  404954:	cmn	w0, #0x1
  404958:	b.ne	404944 <tigetstr@plt+0x2df4>  // b.any
  40495c:	mov	w0, #0x0                   	// #0
  404960:	cbz	x23, 404968 <tigetstr@plt+0x2e18>
  404964:	str	w1, [x23]
  404968:	cmp	x26, #0x0
  40496c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404970:	b.eq	404a1c <tigetstr@plt+0x2ecc>  // b.none
  404974:	sub	w1, w1, #0x2
  404978:	mov	x5, #0x1                   	// #1
  40497c:	b	40498c <tigetstr@plt+0x2e3c>
  404980:	umulh	x2, x5, x19
  404984:	sub	w1, w1, #0x1
  404988:	cbnz	x2, 404998 <tigetstr@plt+0x2e48>
  40498c:	mul	x5, x5, x19
  404990:	cmn	w1, #0x1
  404994:	b.ne	404980 <tigetstr@plt+0x2e30>  // b.any
  404998:	cmp	x26, #0xa
  40499c:	mov	x1, #0xa                   	// #10
  4049a0:	b.ls	4049b8 <tigetstr@plt+0x2e68>  // b.plast
  4049a4:	nop
  4049a8:	add	x1, x1, x1, lsl #2
  4049ac:	cmp	x26, x1, lsl #1
  4049b0:	lsl	x1, x1, #1
  4049b4:	b.hi	4049a8 <tigetstr@plt+0x2e58>  // b.pmore
  4049b8:	cbz	w20, 4049d4 <tigetstr@plt+0x2e84>
  4049bc:	mov	w2, #0x0                   	// #0
  4049c0:	add	x1, x1, x1, lsl #2
  4049c4:	add	w2, w2, #0x1
  4049c8:	cmp	w20, w2
  4049cc:	lsl	x1, x1, #1
  4049d0:	b.ne	4049c0 <tigetstr@plt+0x2e70>  // b.any
  4049d4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4049d8:	mov	x4, #0x1                   	// #1
  4049dc:	movk	x8, #0xcccd
  4049e0:	umulh	x6, x26, x8
  4049e4:	add	x7, x4, x4, lsl #2
  4049e8:	mov	x3, x4
  4049ec:	cmp	x26, #0x9
  4049f0:	lsl	x4, x7, #1
  4049f4:	lsr	x2, x6, #3
  4049f8:	add	x2, x2, x2, lsl #2
  4049fc:	sub	x2, x26, x2, lsl #1
  404a00:	lsr	x26, x6, #3
  404a04:	cbz	x2, 404a18 <tigetstr@plt+0x2ec8>
  404a08:	udiv	x3, x1, x3
  404a0c:	udiv	x2, x3, x2
  404a10:	udiv	x2, x5, x2
  404a14:	add	x25, x25, x2
  404a18:	b.hi	4049e0 <tigetstr@plt+0x2e90>  // b.pmore
  404a1c:	str	x25, [x22]
  404a20:	tbnz	w0, #31, 404af0 <tigetstr@plt+0x2fa0>
  404a24:	ldp	x25, x26, [sp, #64]
  404a28:	ldp	x27, x28, [sp, #80]
  404a2c:	b	404a4c <tigetstr@plt+0x2efc>
  404a30:	cbnz	w0, 404a6c <tigetstr@plt+0x2f1c>
  404a34:	nop
  404a38:	ldp	x25, x26, [sp, #64]
  404a3c:	ldp	x27, x28, [sp, #80]
  404a40:	mov	w1, #0x16                  	// #22
  404a44:	mov	w0, #0xffffffea            	// #-22
  404a48:	str	w1, [x21]
  404a4c:	ldp	x19, x20, [sp, #16]
  404a50:	ldp	x21, x22, [sp, #32]
  404a54:	ldp	x23, x24, [sp, #48]
  404a58:	ldp	x29, x30, [sp], #128
  404a5c:	ret
  404a60:	sub	x1, x25, #0x1
  404a64:	cmn	x1, #0x3
  404a68:	b.ls	404824 <tigetstr@plt+0x2cd4>  // b.plast
  404a6c:	neg	w0, w0
  404a70:	b	404a20 <tigetstr@plt+0x2ed0>
  404a74:	str	wzr, [x21]
  404a78:	mov	x1, x27
  404a7c:	mov	x0, x19
  404a80:	mov	w3, #0x0                   	// #0
  404a84:	mov	w2, #0x0                   	// #0
  404a88:	str	xzr, [sp, #120]
  404a8c:	bl	4018f0 <__strtoul_internal@plt>
  404a90:	mov	x26, x0
  404a94:	ldr	x28, [sp, #120]
  404a98:	ldr	w0, [x21]
  404a9c:	cmp	x28, x19
  404aa0:	b.eq	404a30 <tigetstr@plt+0x2ee0>  // b.none
  404aa4:	cbz	w0, 404acc <tigetstr@plt+0x2f7c>
  404aa8:	sub	x1, x26, #0x1
  404aac:	cmn	x1, #0x3
  404ab0:	b.hi	404a6c <tigetstr@plt+0x2f1c>  // b.pmore
  404ab4:	cbz	x28, 404a38 <tigetstr@plt+0x2ee8>
  404ab8:	ldrsb	w0, [x28]
  404abc:	cbnz	w0, 404838 <tigetstr@plt+0x2ce8>
  404ac0:	b	404a38 <tigetstr@plt+0x2ee8>
  404ac4:	cbnz	w0, 404858 <tigetstr@plt+0x2d08>
  404ac8:	b	404904 <tigetstr@plt+0x2db4>
  404acc:	cbnz	x26, 404ab4 <tigetstr@plt+0x2f64>
  404ad0:	b	404838 <tigetstr@plt+0x2ce8>
  404ad4:	mov	w0, #0x0                   	// #0
  404ad8:	ldp	x27, x28, [sp, #80]
  404adc:	str	x25, [x22]
  404ae0:	ldp	x25, x26, [sp, #64]
  404ae4:	b	404a4c <tigetstr@plt+0x2efc>
  404ae8:	mov	x19, x1
  404aec:	b	4048cc <tigetstr@plt+0x2d7c>
  404af0:	neg	w1, w0
  404af4:	ldp	x25, x26, [sp, #64]
  404af8:	ldp	x27, x28, [sp, #80]
  404afc:	b	404a48 <tigetstr@plt+0x2ef8>
  404b00:	mov	w0, #0xffffffde            	// #-34
  404b04:	cbnz	x23, 404964 <tigetstr@plt+0x2e14>
  404b08:	b	404968 <tigetstr@plt+0x2e18>
  404b0c:	mov	x19, #0x3e8                 	// #1000
  404b10:	b	404908 <tigetstr@plt+0x2db8>
  404b14:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404b18:	add	x24, x1, #0x868
  404b1c:	mov	x0, x24
  404b20:	mov	w1, w27
  404b24:	bl	4019f0 <strchr@plt>
  404b28:	cbnz	x0, 404924 <tigetstr@plt+0x2dd4>
  404b2c:	b	404a38 <tigetstr@plt+0x2ee8>
  404b30:	mov	w0, #0x0                   	// #0
  404b34:	cbnz	x23, 404964 <tigetstr@plt+0x2e14>
  404b38:	ldp	x27, x28, [sp, #80]
  404b3c:	str	x25, [x22]
  404b40:	ldp	x25, x26, [sp, #64]
  404b44:	b	404a4c <tigetstr@plt+0x2efc>
  404b48:	mov	x2, #0x0                   	// #0
  404b4c:	b	404780 <tigetstr@plt+0x2c30>
  404b50:	stp	x29, x30, [sp, #-48]!
  404b54:	mov	x29, sp
  404b58:	stp	x21, x22, [sp, #32]
  404b5c:	mov	x22, x1
  404b60:	cbz	x0, 404bc0 <tigetstr@plt+0x3070>
  404b64:	mov	x21, x0
  404b68:	stp	x19, x20, [sp, #16]
  404b6c:	mov	x20, x0
  404b70:	b	404b8c <tigetstr@plt+0x303c>
  404b74:	bl	401980 <__ctype_b_loc@plt>
  404b78:	ubfiz	x19, x19, #1, #8
  404b7c:	ldr	x2, [x0]
  404b80:	ldrh	w2, [x2, x19]
  404b84:	tbz	w2, #11, 404b94 <tigetstr@plt+0x3044>
  404b88:	add	x20, x20, #0x1
  404b8c:	ldrsb	w19, [x20]
  404b90:	cbnz	w19, 404b74 <tigetstr@plt+0x3024>
  404b94:	cbz	x22, 404b9c <tigetstr@plt+0x304c>
  404b98:	str	x20, [x22]
  404b9c:	cmp	x20, x21
  404ba0:	b.ls	404bd8 <tigetstr@plt+0x3088>  // b.plast
  404ba4:	ldrsb	w1, [x20]
  404ba8:	mov	w0, #0x1                   	// #1
  404bac:	ldp	x19, x20, [sp, #16]
  404bb0:	cbnz	w1, 404bc8 <tigetstr@plt+0x3078>
  404bb4:	ldp	x21, x22, [sp, #32]
  404bb8:	ldp	x29, x30, [sp], #48
  404bbc:	ret
  404bc0:	cbz	x1, 404bc8 <tigetstr@plt+0x3078>
  404bc4:	str	xzr, [x1]
  404bc8:	mov	w0, #0x0                   	// #0
  404bcc:	ldp	x21, x22, [sp, #32]
  404bd0:	ldp	x29, x30, [sp], #48
  404bd4:	ret
  404bd8:	mov	w0, #0x0                   	// #0
  404bdc:	ldp	x19, x20, [sp, #16]
  404be0:	b	404bcc <tigetstr@plt+0x307c>
  404be4:	nop
  404be8:	stp	x29, x30, [sp, #-48]!
  404bec:	mov	x29, sp
  404bf0:	stp	x21, x22, [sp, #32]
  404bf4:	mov	x22, x1
  404bf8:	cbz	x0, 404c58 <tigetstr@plt+0x3108>
  404bfc:	mov	x21, x0
  404c00:	stp	x19, x20, [sp, #16]
  404c04:	mov	x20, x0
  404c08:	b	404c24 <tigetstr@plt+0x30d4>
  404c0c:	bl	401980 <__ctype_b_loc@plt>
  404c10:	ubfiz	x19, x19, #1, #8
  404c14:	ldr	x2, [x0]
  404c18:	ldrh	w2, [x2, x19]
  404c1c:	tbz	w2, #12, 404c2c <tigetstr@plt+0x30dc>
  404c20:	add	x20, x20, #0x1
  404c24:	ldrsb	w19, [x20]
  404c28:	cbnz	w19, 404c0c <tigetstr@plt+0x30bc>
  404c2c:	cbz	x22, 404c34 <tigetstr@plt+0x30e4>
  404c30:	str	x20, [x22]
  404c34:	cmp	x20, x21
  404c38:	b.ls	404c70 <tigetstr@plt+0x3120>  // b.plast
  404c3c:	ldrsb	w1, [x20]
  404c40:	mov	w0, #0x1                   	// #1
  404c44:	ldp	x19, x20, [sp, #16]
  404c48:	cbnz	w1, 404c60 <tigetstr@plt+0x3110>
  404c4c:	ldp	x21, x22, [sp, #32]
  404c50:	ldp	x29, x30, [sp], #48
  404c54:	ret
  404c58:	cbz	x1, 404c60 <tigetstr@plt+0x3110>
  404c5c:	str	xzr, [x1]
  404c60:	mov	w0, #0x0                   	// #0
  404c64:	ldp	x21, x22, [sp, #32]
  404c68:	ldp	x29, x30, [sp], #48
  404c6c:	ret
  404c70:	mov	w0, #0x0                   	// #0
  404c74:	ldp	x19, x20, [sp, #16]
  404c78:	b	404c64 <tigetstr@plt+0x3114>
  404c7c:	nop
  404c80:	stp	x29, x30, [sp, #-128]!
  404c84:	mov	x29, sp
  404c88:	stp	x19, x20, [sp, #16]
  404c8c:	mov	x20, x0
  404c90:	mov	w0, #0xffffffd0            	// #-48
  404c94:	stp	x21, x22, [sp, #32]
  404c98:	mov	x21, x1
  404c9c:	add	x22, sp, #0x80
  404ca0:	add	x1, sp, #0x50
  404ca4:	stp	x22, x22, [sp, #48]
  404ca8:	str	x1, [sp, #64]
  404cac:	stp	w0, wzr, [sp, #72]
  404cb0:	stp	x2, x3, [sp, #80]
  404cb4:	stp	x4, x5, [sp, #96]
  404cb8:	stp	x6, x7, [sp, #112]
  404cbc:	b	404d08 <tigetstr@plt+0x31b8>
  404cc0:	ldr	x1, [x2]
  404cc4:	add	x0, x2, #0xf
  404cc8:	and	x0, x0, #0xfffffffffffffff8
  404ccc:	str	x0, [sp, #48]
  404cd0:	cbz	x1, 404d48 <tigetstr@plt+0x31f8>
  404cd4:	ldr	x2, [sp, #48]
  404cd8:	add	x0, x2, #0xf
  404cdc:	and	x0, x0, #0xfffffffffffffff8
  404ce0:	str	x0, [sp, #48]
  404ce4:	ldr	x19, [x2]
  404ce8:	cbz	x19, 404d48 <tigetstr@plt+0x31f8>
  404cec:	mov	x0, x20
  404cf0:	bl	401960 <strcmp@plt>
  404cf4:	cbz	w0, 404d64 <tigetstr@plt+0x3214>
  404cf8:	mov	x1, x19
  404cfc:	mov	x0, x20
  404d00:	bl	401960 <strcmp@plt>
  404d04:	cbz	w0, 404d68 <tigetstr@plt+0x3218>
  404d08:	ldr	w3, [sp, #72]
  404d0c:	ldr	x2, [sp, #48]
  404d10:	tbz	w3, #31, 404cc0 <tigetstr@plt+0x3170>
  404d14:	add	w0, w3, #0x8
  404d18:	str	w0, [sp, #72]
  404d1c:	cmp	w0, #0x0
  404d20:	b.gt	404cc0 <tigetstr@plt+0x3170>
  404d24:	ldr	x1, [x22, w3, sxtw]
  404d28:	cbz	x1, 404d48 <tigetstr@plt+0x31f8>
  404d2c:	cbz	w0, 404cd8 <tigetstr@plt+0x3188>
  404d30:	add	w3, w3, #0x10
  404d34:	str	w3, [sp, #72]
  404d38:	cmp	w3, #0x0
  404d3c:	b.gt	404cd8 <tigetstr@plt+0x3188>
  404d40:	add	x2, x22, w0, sxtw
  404d44:	b	404ce4 <tigetstr@plt+0x3194>
  404d48:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404d4c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404d50:	mov	x3, x20
  404d54:	mov	x2, x21
  404d58:	ldr	w0, [x0, #568]
  404d5c:	add	x1, x1, #0x848
  404d60:	bl	401aa0 <errx@plt>
  404d64:	mov	w0, #0x1                   	// #1
  404d68:	ldp	x19, x20, [sp, #16]
  404d6c:	ldp	x21, x22, [sp, #32]
  404d70:	ldp	x29, x30, [sp], #128
  404d74:	ret
  404d78:	cbz	x1, 404da4 <tigetstr@plt+0x3254>
  404d7c:	add	x3, x0, x1
  404d80:	sxtb	w2, w2
  404d84:	b	404d98 <tigetstr@plt+0x3248>
  404d88:	b.eq	404da8 <tigetstr@plt+0x3258>  // b.none
  404d8c:	add	x0, x0, #0x1
  404d90:	cmp	x3, x0
  404d94:	b.eq	404da4 <tigetstr@plt+0x3254>  // b.none
  404d98:	ldrsb	w1, [x0]
  404d9c:	cmp	w2, w1
  404da0:	cbnz	w1, 404d88 <tigetstr@plt+0x3238>
  404da4:	mov	x0, #0x0                   	// #0
  404da8:	ret
  404dac:	nop
  404db0:	stp	x29, x30, [sp, #-32]!
  404db4:	mov	w2, #0xa                   	// #10
  404db8:	mov	x29, sp
  404dbc:	stp	x19, x20, [sp, #16]
  404dc0:	mov	x20, x1
  404dc4:	mov	x19, x0
  404dc8:	bl	404730 <tigetstr@plt+0x2be0>
  404dcc:	mov	w1, #0xffff                	// #65535
  404dd0:	cmp	w0, w1
  404dd4:	b.hi	404de4 <tigetstr@plt+0x3294>  // b.pmore
  404dd8:	ldp	x19, x20, [sp, #16]
  404ddc:	ldp	x29, x30, [sp], #32
  404de0:	ret
  404de4:	mov	x1, x20
  404de8:	mov	x0, x19
  404dec:	bl	4046f0 <tigetstr@plt+0x2ba0>
  404df0:	stp	x29, x30, [sp, #-32]!
  404df4:	mov	w2, #0x10                  	// #16
  404df8:	mov	x29, sp
  404dfc:	stp	x19, x20, [sp, #16]
  404e00:	mov	x20, x1
  404e04:	mov	x19, x0
  404e08:	bl	404730 <tigetstr@plt+0x2be0>
  404e0c:	mov	w1, #0xffff                	// #65535
  404e10:	cmp	w0, w1
  404e14:	b.hi	404e24 <tigetstr@plt+0x32d4>  // b.pmore
  404e18:	ldp	x19, x20, [sp, #16]
  404e1c:	ldp	x29, x30, [sp], #32
  404e20:	ret
  404e24:	mov	x1, x20
  404e28:	mov	x0, x19
  404e2c:	bl	4046f0 <tigetstr@plt+0x2ba0>
  404e30:	mov	w2, #0xa                   	// #10
  404e34:	b	404730 <tigetstr@plt+0x2be0>
  404e38:	mov	w2, #0x10                  	// #16
  404e3c:	b	404730 <tigetstr@plt+0x2be0>
  404e40:	stp	x29, x30, [sp, #-64]!
  404e44:	mov	x29, sp
  404e48:	stp	x19, x20, [sp, #16]
  404e4c:	mov	x19, x0
  404e50:	stp	x21, x22, [sp, #32]
  404e54:	mov	x21, x1
  404e58:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404e5c:	str	xzr, [sp, #56]
  404e60:	bl	401ad0 <__errno_location@plt>
  404e64:	str	wzr, [x0]
  404e68:	cbz	x19, 404e7c <tigetstr@plt+0x332c>
  404e6c:	mov	x20, x0
  404e70:	ldrsb	w0, [x19]
  404e74:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404e78:	cbnz	w0, 404e94 <tigetstr@plt+0x3344>
  404e7c:	ldr	w0, [x22, #568]
  404e80:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404e84:	mov	x3, x19
  404e88:	mov	x2, x21
  404e8c:	add	x1, x1, #0x848
  404e90:	bl	401aa0 <errx@plt>
  404e94:	add	x1, sp, #0x38
  404e98:	mov	x0, x19
  404e9c:	mov	w3, #0x0                   	// #0
  404ea0:	mov	w2, #0xa                   	// #10
  404ea4:	bl	401890 <__strtol_internal@plt>
  404ea8:	ldr	w1, [x20]
  404eac:	cbnz	w1, 404ed8 <tigetstr@plt+0x3388>
  404eb0:	ldr	x1, [sp, #56]
  404eb4:	cmp	x1, x19
  404eb8:	b.eq	404e7c <tigetstr@plt+0x332c>  // b.none
  404ebc:	cbz	x1, 404ec8 <tigetstr@plt+0x3378>
  404ec0:	ldrsb	w1, [x1]
  404ec4:	cbnz	w1, 404e7c <tigetstr@plt+0x332c>
  404ec8:	ldp	x19, x20, [sp, #16]
  404ecc:	ldp	x21, x22, [sp, #32]
  404ed0:	ldp	x29, x30, [sp], #64
  404ed4:	ret
  404ed8:	ldr	w0, [x22, #568]
  404edc:	cmp	w1, #0x22
  404ee0:	b.ne	404e7c <tigetstr@plt+0x332c>  // b.any
  404ee4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404ee8:	mov	x3, x19
  404eec:	mov	x2, x21
  404ef0:	add	x1, x1, #0x848
  404ef4:	bl	401b10 <err@plt>
  404ef8:	stp	x29, x30, [sp, #-32]!
  404efc:	mov	x29, sp
  404f00:	stp	x19, x20, [sp, #16]
  404f04:	mov	x19, x1
  404f08:	mov	x20, x0
  404f0c:	bl	404e40 <tigetstr@plt+0x32f0>
  404f10:	mov	x2, #0x80000000            	// #2147483648
  404f14:	add	x2, x0, x2
  404f18:	mov	x1, #0xffffffff            	// #4294967295
  404f1c:	cmp	x2, x1
  404f20:	b.hi	404f30 <tigetstr@plt+0x33e0>  // b.pmore
  404f24:	ldp	x19, x20, [sp, #16]
  404f28:	ldp	x29, x30, [sp], #32
  404f2c:	ret
  404f30:	bl	401ad0 <__errno_location@plt>
  404f34:	mov	x4, x0
  404f38:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404f3c:	mov	w5, #0x22                  	// #34
  404f40:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404f44:	mov	x3, x20
  404f48:	ldr	w0, [x0, #568]
  404f4c:	mov	x2, x19
  404f50:	str	w5, [x4]
  404f54:	add	x1, x1, #0x848
  404f58:	bl	401b10 <err@plt>
  404f5c:	nop
  404f60:	stp	x29, x30, [sp, #-32]!
  404f64:	mov	x29, sp
  404f68:	stp	x19, x20, [sp, #16]
  404f6c:	mov	x19, x1
  404f70:	mov	x20, x0
  404f74:	bl	404ef8 <tigetstr@plt+0x33a8>
  404f78:	add	w2, w0, #0x8, lsl #12
  404f7c:	mov	w1, #0xffff                	// #65535
  404f80:	cmp	w2, w1
  404f84:	b.hi	404f94 <tigetstr@plt+0x3444>  // b.pmore
  404f88:	ldp	x19, x20, [sp, #16]
  404f8c:	ldp	x29, x30, [sp], #32
  404f90:	ret
  404f94:	bl	401ad0 <__errno_location@plt>
  404f98:	mov	x4, x0
  404f9c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404fa0:	mov	w5, #0x22                  	// #34
  404fa4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404fa8:	mov	x3, x20
  404fac:	ldr	w0, [x0, #568]
  404fb0:	mov	x2, x19
  404fb4:	str	w5, [x4]
  404fb8:	add	x1, x1, #0x848
  404fbc:	bl	401b10 <err@plt>
  404fc0:	mov	w2, #0xa                   	// #10
  404fc4:	b	404628 <tigetstr@plt+0x2ad8>
  404fc8:	mov	w2, #0x10                  	// #16
  404fcc:	b	404628 <tigetstr@plt+0x2ad8>
  404fd0:	stp	x29, x30, [sp, #-64]!
  404fd4:	mov	x29, sp
  404fd8:	stp	x19, x20, [sp, #16]
  404fdc:	mov	x19, x0
  404fe0:	stp	x21, x22, [sp, #32]
  404fe4:	mov	x21, x1
  404fe8:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404fec:	str	xzr, [sp, #56]
  404ff0:	bl	401ad0 <__errno_location@plt>
  404ff4:	str	wzr, [x0]
  404ff8:	cbz	x19, 40500c <tigetstr@plt+0x34bc>
  404ffc:	mov	x20, x0
  405000:	ldrsb	w0, [x19]
  405004:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405008:	cbnz	w0, 405024 <tigetstr@plt+0x34d4>
  40500c:	ldr	w0, [x22, #568]
  405010:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405014:	mov	x3, x19
  405018:	mov	x2, x21
  40501c:	add	x1, x1, #0x848
  405020:	bl	401aa0 <errx@plt>
  405024:	mov	x0, x19
  405028:	add	x1, sp, #0x38
  40502c:	bl	401790 <strtod@plt>
  405030:	ldr	w0, [x20]
  405034:	cbnz	w0, 405060 <tigetstr@plt+0x3510>
  405038:	ldr	x0, [sp, #56]
  40503c:	cmp	x0, x19
  405040:	b.eq	40500c <tigetstr@plt+0x34bc>  // b.none
  405044:	cbz	x0, 405050 <tigetstr@plt+0x3500>
  405048:	ldrsb	w0, [x0]
  40504c:	cbnz	w0, 40500c <tigetstr@plt+0x34bc>
  405050:	ldp	x19, x20, [sp, #16]
  405054:	ldp	x21, x22, [sp, #32]
  405058:	ldp	x29, x30, [sp], #64
  40505c:	ret
  405060:	cmp	w0, #0x22
  405064:	ldr	w0, [x22, #568]
  405068:	b.ne	40500c <tigetstr@plt+0x34bc>  // b.any
  40506c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405070:	mov	x3, x19
  405074:	mov	x2, x21
  405078:	add	x1, x1, #0x848
  40507c:	bl	401b10 <err@plt>
  405080:	stp	x29, x30, [sp, #-64]!
  405084:	mov	x29, sp
  405088:	stp	x19, x20, [sp, #16]
  40508c:	mov	x19, x0
  405090:	stp	x21, x22, [sp, #32]
  405094:	mov	x21, x1
  405098:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  40509c:	str	xzr, [sp, #56]
  4050a0:	bl	401ad0 <__errno_location@plt>
  4050a4:	str	wzr, [x0]
  4050a8:	cbz	x19, 4050bc <tigetstr@plt+0x356c>
  4050ac:	mov	x20, x0
  4050b0:	ldrsb	w0, [x19]
  4050b4:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  4050b8:	cbnz	w0, 4050d4 <tigetstr@plt+0x3584>
  4050bc:	ldr	w0, [x22, #568]
  4050c0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4050c4:	mov	x3, x19
  4050c8:	mov	x2, x21
  4050cc:	add	x1, x1, #0x848
  4050d0:	bl	401aa0 <errx@plt>
  4050d4:	add	x1, sp, #0x38
  4050d8:	mov	x0, x19
  4050dc:	mov	w2, #0xa                   	// #10
  4050e0:	bl	401990 <strtol@plt>
  4050e4:	ldr	w1, [x20]
  4050e8:	cbnz	w1, 405114 <tigetstr@plt+0x35c4>
  4050ec:	ldr	x1, [sp, #56]
  4050f0:	cmp	x1, x19
  4050f4:	b.eq	4050bc <tigetstr@plt+0x356c>  // b.none
  4050f8:	cbz	x1, 405104 <tigetstr@plt+0x35b4>
  4050fc:	ldrsb	w1, [x1]
  405100:	cbnz	w1, 4050bc <tigetstr@plt+0x356c>
  405104:	ldp	x19, x20, [sp, #16]
  405108:	ldp	x21, x22, [sp, #32]
  40510c:	ldp	x29, x30, [sp], #64
  405110:	ret
  405114:	ldr	w0, [x22, #568]
  405118:	cmp	w1, #0x22
  40511c:	b.ne	4050bc <tigetstr@plt+0x356c>  // b.any
  405120:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405124:	mov	x3, x19
  405128:	mov	x2, x21
  40512c:	add	x1, x1, #0x848
  405130:	bl	401b10 <err@plt>
  405134:	nop
  405138:	stp	x29, x30, [sp, #-64]!
  40513c:	mov	x29, sp
  405140:	stp	x19, x20, [sp, #16]
  405144:	mov	x19, x0
  405148:	stp	x21, x22, [sp, #32]
  40514c:	mov	x21, x1
  405150:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405154:	str	xzr, [sp, #56]
  405158:	bl	401ad0 <__errno_location@plt>
  40515c:	str	wzr, [x0]
  405160:	cbz	x19, 405174 <tigetstr@plt+0x3624>
  405164:	mov	x20, x0
  405168:	ldrsb	w0, [x19]
  40516c:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405170:	cbnz	w0, 40518c <tigetstr@plt+0x363c>
  405174:	ldr	w0, [x22, #568]
  405178:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40517c:	mov	x3, x19
  405180:	mov	x2, x21
  405184:	add	x1, x1, #0x848
  405188:	bl	401aa0 <errx@plt>
  40518c:	add	x1, sp, #0x38
  405190:	mov	x0, x19
  405194:	mov	w2, #0xa                   	// #10
  405198:	bl	401730 <strtoul@plt>
  40519c:	ldr	w1, [x20]
  4051a0:	cbnz	w1, 4051cc <tigetstr@plt+0x367c>
  4051a4:	ldr	x1, [sp, #56]
  4051a8:	cmp	x1, x19
  4051ac:	b.eq	405174 <tigetstr@plt+0x3624>  // b.none
  4051b0:	cbz	x1, 4051bc <tigetstr@plt+0x366c>
  4051b4:	ldrsb	w1, [x1]
  4051b8:	cbnz	w1, 405174 <tigetstr@plt+0x3624>
  4051bc:	ldp	x19, x20, [sp, #16]
  4051c0:	ldp	x21, x22, [sp, #32]
  4051c4:	ldp	x29, x30, [sp], #64
  4051c8:	ret
  4051cc:	ldr	w0, [x22, #568]
  4051d0:	cmp	w1, #0x22
  4051d4:	b.ne	405174 <tigetstr@plt+0x3624>  // b.any
  4051d8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4051dc:	mov	x3, x19
  4051e0:	mov	x2, x21
  4051e4:	add	x1, x1, #0x848
  4051e8:	bl	401b10 <err@plt>
  4051ec:	nop
  4051f0:	stp	x29, x30, [sp, #-48]!
  4051f4:	mov	x29, sp
  4051f8:	stp	x19, x20, [sp, #16]
  4051fc:	mov	x19, x1
  405200:	mov	x20, x0
  405204:	add	x1, sp, #0x28
  405208:	bl	404b48 <tigetstr@plt+0x2ff8>
  40520c:	cbz	w0, 405244 <tigetstr@plt+0x36f4>
  405210:	bl	401ad0 <__errno_location@plt>
  405214:	ldr	w1, [x0]
  405218:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  40521c:	mov	x3, x20
  405220:	ldr	w0, [x2, #568]
  405224:	mov	x2, x19
  405228:	cbz	w1, 405238 <tigetstr@plt+0x36e8>
  40522c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405230:	add	x1, x1, #0x848
  405234:	bl	401b10 <err@plt>
  405238:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40523c:	add	x1, x1, #0x848
  405240:	bl	401aa0 <errx@plt>
  405244:	ldp	x19, x20, [sp, #16]
  405248:	ldr	x0, [sp, #40]
  40524c:	ldp	x29, x30, [sp], #48
  405250:	ret
  405254:	nop
  405258:	stp	x29, x30, [sp, #-32]!
  40525c:	mov	x29, sp
  405260:	str	x19, [sp, #16]
  405264:	mov	x19, x1
  405268:	mov	x1, x2
  40526c:	bl	404fd0 <tigetstr@plt+0x3480>
  405270:	fcvtzs	d2, d0
  405274:	mov	x0, #0x848000000000        	// #145685290680320
  405278:	movk	x0, #0x412e, lsl #48
  40527c:	fmov	d1, x0
  405280:	scvtf	d3, d2
  405284:	fsub	d0, d0, d3
  405288:	fmul	d0, d0, d1
  40528c:	fcvtzs	d0, d0
  405290:	stp	d2, d0, [x19]
  405294:	ldr	x19, [sp, #16]
  405298:	ldp	x29, x30, [sp], #32
  40529c:	ret
  4052a0:	mov	w2, w0
  4052a4:	mov	x0, x1
  4052a8:	and	w1, w2, #0xf000
  4052ac:	add	x14, x0, #0x1
  4052b0:	cmp	w1, #0x4, lsl #12
  4052b4:	add	x13, x0, #0x2
  4052b8:	add	x12, x0, #0x3
  4052bc:	add	x11, x0, #0x4
  4052c0:	add	x10, x0, #0x5
  4052c4:	add	x9, x0, #0x6
  4052c8:	add	x8, x0, #0x7
  4052cc:	add	x7, x0, #0x8
  4052d0:	add	x6, x0, #0x9
  4052d4:	b.eq	405440 <tigetstr@plt+0x38f0>  // b.none
  4052d8:	cmp	w1, #0xa, lsl #12
  4052dc:	b.eq	405334 <tigetstr@plt+0x37e4>  // b.none
  4052e0:	cmp	w1, #0x2, lsl #12
  4052e4:	b.eq	405460 <tigetstr@plt+0x3910>  // b.none
  4052e8:	cmp	w1, #0x6, lsl #12
  4052ec:	b.eq	405450 <tigetstr@plt+0x3900>  // b.none
  4052f0:	cmp	w1, #0xc, lsl #12
  4052f4:	b.eq	405470 <tigetstr@plt+0x3920>  // b.none
  4052f8:	cmp	w1, #0x1, lsl #12
  4052fc:	b.eq	405480 <tigetstr@plt+0x3930>  // b.none
  405300:	cmp	w1, #0x8, lsl #12
  405304:	b.eq	405490 <tigetstr@plt+0x3940>  // b.none
  405308:	mov	x4, x6
  40530c:	mov	x6, x7
  405310:	mov	x7, x8
  405314:	mov	x8, x9
  405318:	mov	x9, x10
  40531c:	mov	x10, x11
  405320:	mov	x11, x12
  405324:	mov	x12, x13
  405328:	mov	x13, x14
  40532c:	mov	x14, x0
  405330:	b	405340 <tigetstr@plt+0x37f0>
  405334:	mov	x4, x0
  405338:	mov	w1, #0x6c                  	// #108
  40533c:	strb	w1, [x4], #10
  405340:	tst	x2, #0x100
  405344:	mov	w5, #0x2d                  	// #45
  405348:	mov	w3, #0x72                  	// #114
  40534c:	csel	w3, w3, w5, ne  // ne = any
  405350:	tst	x2, #0x80
  405354:	strb	w3, [x14]
  405358:	mov	w3, #0x77                  	// #119
  40535c:	csel	w3, w3, w5, ne  // ne = any
  405360:	strb	w3, [x13]
  405364:	and	w1, w2, #0x40
  405368:	tbz	w2, #11, 405408 <tigetstr@plt+0x38b8>
  40536c:	cmp	w1, #0x0
  405370:	mov	w3, #0x53                  	// #83
  405374:	mov	w1, #0x73                  	// #115
  405378:	csel	w1, w1, w3, ne  // ne = any
  40537c:	tst	x2, #0x20
  405380:	strb	w1, [x12]
  405384:	mov	w5, #0x2d                  	// #45
  405388:	mov	w3, #0x72                  	// #114
  40538c:	csel	w3, w3, w5, ne  // ne = any
  405390:	tst	x2, #0x10
  405394:	strb	w3, [x11]
  405398:	mov	w3, #0x77                  	// #119
  40539c:	csel	w3, w3, w5, ne  // ne = any
  4053a0:	strb	w3, [x10]
  4053a4:	and	w1, w2, #0x8
  4053a8:	tbz	w2, #10, 405430 <tigetstr@plt+0x38e0>
  4053ac:	cmp	w1, #0x0
  4053b0:	mov	w3, #0x53                  	// #83
  4053b4:	mov	w1, #0x73                  	// #115
  4053b8:	csel	w1, w1, w3, ne  // ne = any
  4053bc:	tst	x2, #0x4
  4053c0:	strb	w1, [x9]
  4053c4:	mov	w5, #0x2d                  	// #45
  4053c8:	mov	w3, #0x72                  	// #114
  4053cc:	csel	w3, w3, w5, ne  // ne = any
  4053d0:	tst	x2, #0x2
  4053d4:	strb	w3, [x8]
  4053d8:	mov	w3, #0x77                  	// #119
  4053dc:	csel	w3, w3, w5, ne  // ne = any
  4053e0:	strb	w3, [x7]
  4053e4:	and	w1, w2, #0x1
  4053e8:	tbz	w2, #9, 405418 <tigetstr@plt+0x38c8>
  4053ec:	cmp	w1, #0x0
  4053f0:	mov	w2, #0x54                  	// #84
  4053f4:	mov	w1, #0x74                  	// #116
  4053f8:	csel	w1, w1, w2, ne  // ne = any
  4053fc:	strb	w1, [x6]
  405400:	strb	wzr, [x4]
  405404:	ret
  405408:	cmp	w1, #0x0
  40540c:	mov	w1, #0x78                  	// #120
  405410:	csel	w1, w1, w5, ne  // ne = any
  405414:	b	40537c <tigetstr@plt+0x382c>
  405418:	cmp	w1, #0x0
  40541c:	mov	w1, #0x78                  	// #120
  405420:	csel	w1, w1, w5, ne  // ne = any
  405424:	strb	w1, [x6]
  405428:	strb	wzr, [x4]
  40542c:	ret
  405430:	cmp	w1, #0x0
  405434:	mov	w1, #0x78                  	// #120
  405438:	csel	w1, w1, w5, ne  // ne = any
  40543c:	b	4053bc <tigetstr@plt+0x386c>
  405440:	mov	x4, x0
  405444:	mov	w1, #0x64                  	// #100
  405448:	strb	w1, [x4], #10
  40544c:	b	405340 <tigetstr@plt+0x37f0>
  405450:	mov	x4, x0
  405454:	mov	w1, #0x62                  	// #98
  405458:	strb	w1, [x4], #10
  40545c:	b	405340 <tigetstr@plt+0x37f0>
  405460:	mov	x4, x0
  405464:	mov	w1, #0x63                  	// #99
  405468:	strb	w1, [x4], #10
  40546c:	b	405340 <tigetstr@plt+0x37f0>
  405470:	mov	x4, x0
  405474:	mov	w1, #0x73                  	// #115
  405478:	strb	w1, [x4], #10
  40547c:	b	405340 <tigetstr@plt+0x37f0>
  405480:	mov	x4, x0
  405484:	mov	w1, #0x70                  	// #112
  405488:	strb	w1, [x4], #10
  40548c:	b	405340 <tigetstr@plt+0x37f0>
  405490:	mov	x4, x0
  405494:	mov	w1, #0x2d                  	// #45
  405498:	strb	w1, [x4], #10
  40549c:	b	405340 <tigetstr@plt+0x37f0>
  4054a0:	stp	x29, x30, [sp, #-96]!
  4054a4:	mov	x29, sp
  4054a8:	stp	x19, x20, [sp, #16]
  4054ac:	stp	x21, x22, [sp, #32]
  4054b0:	add	x21, sp, #0x38
  4054b4:	mov	x4, x21
  4054b8:	tbz	w0, #1, 4054c8 <tigetstr@plt+0x3978>
  4054bc:	add	x4, x21, #0x1
  4054c0:	mov	w2, #0x20                  	// #32
  4054c4:	strb	w2, [sp, #56]
  4054c8:	mov	w2, #0xa                   	// #10
  4054cc:	mov	x5, #0x1                   	// #1
  4054d0:	lsl	x3, x5, x2
  4054d4:	cmp	x1, x3
  4054d8:	b.cc	4055ec <tigetstr@plt+0x3a9c>  // b.lo, b.ul, b.last
  4054dc:	add	w2, w2, #0xa
  4054e0:	cmp	w2, #0x46
  4054e4:	b.ne	4054d0 <tigetstr@plt+0x3980>  // b.any
  4054e8:	mov	w19, #0x3c                  	// #60
  4054ec:	mov	w8, #0xcccd                	// #52429
  4054f0:	adrp	x6, 407000 <tigetstr@plt+0x54b0>
  4054f4:	movk	w8, #0xcccc, lsl #16
  4054f8:	add	x6, x6, #0x880
  4054fc:	mov	x5, #0xffffffffffffffff    	// #-1
  405500:	and	w7, w0, #0x1
  405504:	umull	x8, w19, w8
  405508:	lsl	x5, x5, x19
  40550c:	lsr	x19, x1, x19
  405510:	bic	x5, x1, x5
  405514:	mov	w3, w19
  405518:	lsr	x8, x8, #35
  40551c:	ldrsb	w1, [x6, w8, sxtw]
  405520:	strb	w1, [x4]
  405524:	cmp	w1, #0x42
  405528:	add	x1, x4, #0x1
  40552c:	csel	w7, w7, wzr, ne  // ne = any
  405530:	cbz	w7, 405540 <tigetstr@plt+0x39f0>
  405534:	add	x1, x4, #0x3
  405538:	mov	w6, #0x4269                	// #17001
  40553c:	sturh	w6, [x4, #1]
  405540:	strb	wzr, [x1]
  405544:	cbz	x5, 405600 <tigetstr@plt+0x3ab0>
  405548:	sub	w2, w2, #0x14
  40554c:	lsr	x2, x5, x2
  405550:	tbz	w0, #2, 405634 <tigetstr@plt+0x3ae4>
  405554:	add	x2, x2, #0x5
  405558:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40555c:	movk	x0, #0xcccd
  405560:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  405564:	movk	x4, #0x1999, lsl #48
  405568:	umulh	x20, x2, x0
  40556c:	lsr	x20, x20, #3
  405570:	mul	x1, x20, x0
  405574:	umulh	x0, x20, x0
  405578:	ror	x1, x1, #1
  40557c:	lsr	x0, x0, #3
  405580:	cmp	x1, x4
  405584:	csel	x20, x20, x0, hi  // hi = pmore
  405588:	cbz	x20, 405600 <tigetstr@plt+0x3ab0>
  40558c:	bl	401810 <localeconv@plt>
  405590:	cbz	x0, 405664 <tigetstr@plt+0x3b14>
  405594:	ldr	x4, [x0]
  405598:	cbz	x4, 405664 <tigetstr@plt+0x3b14>
  40559c:	ldrsb	w1, [x4]
  4055a0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4055a4:	add	x0, x0, #0x878
  4055a8:	cmp	w1, #0x0
  4055ac:	csel	x4, x0, x4, eq  // eq = none
  4055b0:	mov	x6, x21
  4055b4:	mov	x5, x20
  4055b8:	mov	w3, w19
  4055bc:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  4055c0:	add	x2, x2, #0x888
  4055c4:	add	x22, sp, #0x40
  4055c8:	mov	x1, #0x20                  	// #32
  4055cc:	mov	x0, x22
  4055d0:	bl	401800 <snprintf@plt>
  4055d4:	mov	x0, x22
  4055d8:	bl	401900 <strdup@plt>
  4055dc:	ldp	x19, x20, [sp, #16]
  4055e0:	ldp	x21, x22, [sp, #32]
  4055e4:	ldp	x29, x30, [sp], #96
  4055e8:	ret
  4055ec:	subs	w19, w2, #0xa
  4055f0:	b.ne	4054ec <tigetstr@plt+0x399c>  // b.any
  4055f4:	mov	w3, w1
  4055f8:	mov	w0, #0x42                  	// #66
  4055fc:	strh	w0, [x4]
  405600:	mov	x4, x21
  405604:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  405608:	add	x2, x2, #0x898
  40560c:	add	x22, sp, #0x40
  405610:	mov	x1, #0x20                  	// #32
  405614:	mov	x0, x22
  405618:	bl	401800 <snprintf@plt>
  40561c:	mov	x0, x22
  405620:	bl	401900 <strdup@plt>
  405624:	ldp	x19, x20, [sp, #16]
  405628:	ldp	x21, x22, [sp, #32]
  40562c:	ldp	x29, x30, [sp], #96
  405630:	ret
  405634:	add	x2, x2, #0x32
  405638:	mov	x5, #0xf5c3                	// #62915
  40563c:	movk	x5, #0x5c28, lsl #16
  405640:	lsr	x20, x2, #2
  405644:	movk	x5, #0xc28f, lsl #32
  405648:	movk	x5, #0x28f5, lsl #48
  40564c:	umulh	x20, x20, x5
  405650:	lsr	x20, x20, #2
  405654:	cmp	x20, #0xa
  405658:	b.ne	405588 <tigetstr@plt+0x3a38>  // b.any
  40565c:	add	w3, w19, #0x1
  405660:	b	405600 <tigetstr@plt+0x3ab0>
  405664:	adrp	x4, 407000 <tigetstr@plt+0x54b0>
  405668:	add	x4, x4, #0x878
  40566c:	b	4055b0 <tigetstr@plt+0x3a60>
  405670:	cbz	x0, 40576c <tigetstr@plt+0x3c1c>
  405674:	stp	x29, x30, [sp, #-64]!
  405678:	mov	x29, sp
  40567c:	stp	x19, x20, [sp, #16]
  405680:	mov	x20, x0
  405684:	ldrsb	w4, [x0]
  405688:	cbz	w4, 40575c <tigetstr@plt+0x3c0c>
  40568c:	cmp	x1, #0x0
  405690:	stp	x21, x22, [sp, #32]
  405694:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405698:	stp	x23, x24, [sp, #48]
  40569c:	mov	x21, x2
  4056a0:	mov	x23, x1
  4056a4:	mov	x22, x3
  4056a8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4056ac:	b.eq	405754 <tigetstr@plt+0x3c04>  // b.none
  4056b0:	mov	x19, #0x0                   	// #0
  4056b4:	nop
  4056b8:	cmp	w4, #0x2c
  4056bc:	ldrsb	w4, [x20, #1]
  4056c0:	b.eq	4056ec <tigetstr@plt+0x3b9c>  // b.none
  4056c4:	cbz	w4, 4056f4 <tigetstr@plt+0x3ba4>
  4056c8:	add	x20, x20, #0x1
  4056cc:	cmp	x21, x19
  4056d0:	b.hi	4056b8 <tigetstr@plt+0x3b68>  // b.pmore
  4056d4:	mov	w0, #0xfffffffe            	// #-2
  4056d8:	ldp	x19, x20, [sp, #16]
  4056dc:	ldp	x21, x22, [sp, #32]
  4056e0:	ldp	x23, x24, [sp, #48]
  4056e4:	ldp	x29, x30, [sp], #64
  4056e8:	ret
  4056ec:	mov	x24, x20
  4056f0:	cbnz	w4, 4056f8 <tigetstr@plt+0x3ba8>
  4056f4:	add	x24, x20, #0x1
  4056f8:	cmp	x0, x24
  4056fc:	b.cs	405754 <tigetstr@plt+0x3c04>  // b.hs, b.nlast
  405700:	sub	x1, x24, x0
  405704:	blr	x22
  405708:	cmn	w0, #0x1
  40570c:	b.eq	405754 <tigetstr@plt+0x3c04>  // b.none
  405710:	str	w0, [x23, x19, lsl #2]
  405714:	add	x19, x19, #0x1
  405718:	ldrsb	w0, [x24]
  40571c:	cbz	w0, 40573c <tigetstr@plt+0x3bec>
  405720:	mov	x0, x20
  405724:	ldrsb	w4, [x0, #1]!
  405728:	cbz	w4, 40573c <tigetstr@plt+0x3bec>
  40572c:	cmp	x21, x19
  405730:	b.ls	4056d4 <tigetstr@plt+0x3b84>  // b.plast
  405734:	mov	x20, x0
  405738:	b	4056b8 <tigetstr@plt+0x3b68>
  40573c:	mov	w0, w19
  405740:	ldp	x19, x20, [sp, #16]
  405744:	ldp	x21, x22, [sp, #32]
  405748:	ldp	x23, x24, [sp, #48]
  40574c:	ldp	x29, x30, [sp], #64
  405750:	ret
  405754:	ldp	x21, x22, [sp, #32]
  405758:	ldp	x23, x24, [sp, #48]
  40575c:	mov	w0, #0xffffffff            	// #-1
  405760:	ldp	x19, x20, [sp, #16]
  405764:	ldp	x29, x30, [sp], #64
  405768:	ret
  40576c:	mov	w0, #0xffffffff            	// #-1
  405770:	ret
  405774:	nop
  405778:	cbz	x0, 4057f4 <tigetstr@plt+0x3ca4>
  40577c:	stp	x29, x30, [sp, #-32]!
  405780:	mov	x29, sp
  405784:	str	x19, [sp, #16]
  405788:	mov	x19, x3
  40578c:	mov	x3, x4
  405790:	cmp	x19, #0x0
  405794:	ldrsb	w4, [x0]
  405798:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40579c:	b.eq	4057ec <tigetstr@plt+0x3c9c>  // b.none
  4057a0:	ldr	x5, [x19]
  4057a4:	cmp	x5, x2
  4057a8:	b.hi	4057ec <tigetstr@plt+0x3c9c>  // b.pmore
  4057ac:	cmp	w4, #0x2b
  4057b0:	b.eq	4057dc <tigetstr@plt+0x3c8c>  // b.none
  4057b4:	str	xzr, [x19]
  4057b8:	bl	405670 <tigetstr@plt+0x3b20>
  4057bc:	cmp	w0, #0x0
  4057c0:	b.le	4057d0 <tigetstr@plt+0x3c80>
  4057c4:	ldr	x1, [x19]
  4057c8:	add	x1, x1, w0, sxtw
  4057cc:	str	x1, [x19]
  4057d0:	ldr	x19, [sp, #16]
  4057d4:	ldp	x29, x30, [sp], #32
  4057d8:	ret
  4057dc:	add	x0, x0, #0x1
  4057e0:	add	x1, x1, x5, lsl #2
  4057e4:	sub	x2, x2, x5
  4057e8:	b	4057b8 <tigetstr@plt+0x3c68>
  4057ec:	mov	w0, #0xffffffff            	// #-1
  4057f0:	b	4057d0 <tigetstr@plt+0x3c80>
  4057f4:	mov	w0, #0xffffffff            	// #-1
  4057f8:	ret
  4057fc:	nop
  405800:	cmp	x2, #0x0
  405804:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405808:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40580c:	b.eq	4058e8 <tigetstr@plt+0x3d98>  // b.none
  405810:	stp	x29, x30, [sp, #-64]!
  405814:	mov	x29, sp
  405818:	stp	x19, x20, [sp, #16]
  40581c:	mov	x20, x2
  405820:	mov	x19, x0
  405824:	stp	x21, x22, [sp, #32]
  405828:	mov	w21, #0x1                   	// #1
  40582c:	str	x23, [sp, #48]
  405830:	mov	x23, x1
  405834:	ldrsb	w3, [x0]
  405838:	cbz	w3, 4058d0 <tigetstr@plt+0x3d80>
  40583c:	nop
  405840:	cmp	w3, #0x2c
  405844:	ldrsb	w3, [x19, #1]
  405848:	b.eq	405860 <tigetstr@plt+0x3d10>  // b.none
  40584c:	cbz	w3, 4058ac <tigetstr@plt+0x3d5c>
  405850:	add	x19, x19, #0x1
  405854:	cmp	w3, #0x2c
  405858:	ldrsb	w3, [x19, #1]
  40585c:	b.ne	40584c <tigetstr@plt+0x3cfc>  // b.any
  405860:	mov	x22, x19
  405864:	cbz	w3, 4058ac <tigetstr@plt+0x3d5c>
  405868:	cmp	x0, x22
  40586c:	b.cs	4058b8 <tigetstr@plt+0x3d68>  // b.hs, b.nlast
  405870:	sub	x1, x22, x0
  405874:	blr	x20
  405878:	tbnz	w0, #31, 4058bc <tigetstr@plt+0x3d6c>
  40587c:	asr	w2, w0, #3
  405880:	and	w0, w0, #0x7
  405884:	lsl	w0, w21, w0
  405888:	ldrb	w1, [x23, w2, sxtw]
  40588c:	orr	w0, w0, w1
  405890:	strb	w0, [x23, w2, sxtw]
  405894:	ldrsb	w0, [x22]
  405898:	cbz	w0, 4058d0 <tigetstr@plt+0x3d80>
  40589c:	ldrsb	w3, [x19, #1]!
  4058a0:	cbz	w3, 4058d0 <tigetstr@plt+0x3d80>
  4058a4:	mov	x0, x19
  4058a8:	b	405840 <tigetstr@plt+0x3cf0>
  4058ac:	add	x22, x19, #0x1
  4058b0:	cmp	x0, x22
  4058b4:	b.cc	405870 <tigetstr@plt+0x3d20>  // b.lo, b.ul, b.last
  4058b8:	mov	w0, #0xffffffff            	// #-1
  4058bc:	ldp	x19, x20, [sp, #16]
  4058c0:	ldp	x21, x22, [sp, #32]
  4058c4:	ldr	x23, [sp, #48]
  4058c8:	ldp	x29, x30, [sp], #64
  4058cc:	ret
  4058d0:	mov	w0, #0x0                   	// #0
  4058d4:	ldp	x19, x20, [sp, #16]
  4058d8:	ldp	x21, x22, [sp, #32]
  4058dc:	ldr	x23, [sp, #48]
  4058e0:	ldp	x29, x30, [sp], #64
  4058e4:	ret
  4058e8:	mov	w0, #0xffffffea            	// #-22
  4058ec:	ret
  4058f0:	cmp	x2, #0x0
  4058f4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4058f8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4058fc:	b.eq	4059bc <tigetstr@plt+0x3e6c>  // b.none
  405900:	stp	x29, x30, [sp, #-48]!
  405904:	mov	x29, sp
  405908:	stp	x19, x20, [sp, #16]
  40590c:	mov	x19, x0
  405910:	stp	x21, x22, [sp, #32]
  405914:	mov	x21, x2
  405918:	mov	x22, x1
  40591c:	ldrsb	w3, [x0]
  405920:	cbz	w3, 4059a8 <tigetstr@plt+0x3e58>
  405924:	nop
  405928:	cmp	w3, #0x2c
  40592c:	ldrsb	w3, [x19, #1]
  405930:	b.eq	405948 <tigetstr@plt+0x3df8>  // b.none
  405934:	cbz	w3, 405988 <tigetstr@plt+0x3e38>
  405938:	add	x19, x19, #0x1
  40593c:	cmp	w3, #0x2c
  405940:	ldrsb	w3, [x19, #1]
  405944:	b.ne	405934 <tigetstr@plt+0x3de4>  // b.any
  405948:	mov	x20, x19
  40594c:	cbz	w3, 405988 <tigetstr@plt+0x3e38>
  405950:	cmp	x0, x20
  405954:	b.cs	405994 <tigetstr@plt+0x3e44>  // b.hs, b.nlast
  405958:	sub	x1, x20, x0
  40595c:	blr	x21
  405960:	tbnz	x0, #63, 405998 <tigetstr@plt+0x3e48>
  405964:	ldr	x2, [x22]
  405968:	orr	x0, x2, x0
  40596c:	str	x0, [x22]
  405970:	ldrsb	w0, [x20]
  405974:	cbz	w0, 4059a8 <tigetstr@plt+0x3e58>
  405978:	ldrsb	w3, [x19, #1]!
  40597c:	cbz	w3, 4059a8 <tigetstr@plt+0x3e58>
  405980:	mov	x0, x19
  405984:	b	405928 <tigetstr@plt+0x3dd8>
  405988:	add	x20, x19, #0x1
  40598c:	cmp	x0, x20
  405990:	b.cc	405958 <tigetstr@plt+0x3e08>  // b.lo, b.ul, b.last
  405994:	mov	w0, #0xffffffff            	// #-1
  405998:	ldp	x19, x20, [sp, #16]
  40599c:	ldp	x21, x22, [sp, #32]
  4059a0:	ldp	x29, x30, [sp], #48
  4059a4:	ret
  4059a8:	mov	w0, #0x0                   	// #0
  4059ac:	ldp	x19, x20, [sp, #16]
  4059b0:	ldp	x21, x22, [sp, #32]
  4059b4:	ldp	x29, x30, [sp], #48
  4059b8:	ret
  4059bc:	mov	w0, #0xffffffea            	// #-22
  4059c0:	ret
  4059c4:	nop
  4059c8:	stp	x29, x30, [sp, #-80]!
  4059cc:	mov	x29, sp
  4059d0:	str	xzr, [sp, #72]
  4059d4:	cbz	x0, 405a68 <tigetstr@plt+0x3f18>
  4059d8:	stp	x19, x20, [sp, #16]
  4059dc:	mov	x19, x0
  4059e0:	mov	x20, x2
  4059e4:	stp	x21, x22, [sp, #32]
  4059e8:	mov	w21, w3
  4059ec:	stp	x23, x24, [sp, #48]
  4059f0:	mov	x23, x1
  4059f4:	str	w3, [x1]
  4059f8:	str	w3, [x2]
  4059fc:	bl	401ad0 <__errno_location@plt>
  405a00:	str	wzr, [x0]
  405a04:	mov	x22, x0
  405a08:	ldrsb	w0, [x19]
  405a0c:	cmp	w0, #0x3a
  405a10:	b.eq	405a74 <tigetstr@plt+0x3f24>  // b.none
  405a14:	add	x24, sp, #0x48
  405a18:	mov	x0, x19
  405a1c:	mov	x1, x24
  405a20:	mov	w2, #0xa                   	// #10
  405a24:	bl	401990 <strtol@plt>
  405a28:	str	w0, [x23]
  405a2c:	str	w0, [x20]
  405a30:	ldr	w0, [x22]
  405a34:	cbnz	w0, 405aac <tigetstr@plt+0x3f5c>
  405a38:	ldr	x2, [sp, #72]
  405a3c:	cmp	x2, #0x0
  405a40:	ccmp	x2, x19, #0x4, ne  // ne = any
  405a44:	b.eq	405aac <tigetstr@plt+0x3f5c>  // b.none
  405a48:	ldrsb	w3, [x2]
  405a4c:	cmp	w3, #0x3a
  405a50:	b.eq	405ac0 <tigetstr@plt+0x3f70>  // b.none
  405a54:	cmp	w3, #0x2d
  405a58:	b.eq	405adc <tigetstr@plt+0x3f8c>  // b.none
  405a5c:	ldp	x19, x20, [sp, #16]
  405a60:	ldp	x21, x22, [sp, #32]
  405a64:	ldp	x23, x24, [sp, #48]
  405a68:	mov	w0, #0x0                   	// #0
  405a6c:	ldp	x29, x30, [sp], #80
  405a70:	ret
  405a74:	add	x19, x19, #0x1
  405a78:	add	x1, sp, #0x48
  405a7c:	mov	x0, x19
  405a80:	mov	w2, #0xa                   	// #10
  405a84:	bl	401990 <strtol@plt>
  405a88:	str	w0, [x20]
  405a8c:	ldr	w0, [x22]
  405a90:	cbnz	w0, 405aac <tigetstr@plt+0x3f5c>
  405a94:	ldr	x0, [sp, #72]
  405a98:	cbz	x0, 405aac <tigetstr@plt+0x3f5c>
  405a9c:	ldrsb	w1, [x0]
  405aa0:	cmp	w1, #0x0
  405aa4:	ccmp	x0, x19, #0x4, eq  // eq = none
  405aa8:	b.ne	405a5c <tigetstr@plt+0x3f0c>  // b.any
  405aac:	mov	w0, #0xffffffff            	// #-1
  405ab0:	ldp	x19, x20, [sp, #16]
  405ab4:	ldp	x21, x22, [sp, #32]
  405ab8:	ldp	x23, x24, [sp, #48]
  405abc:	b	405a6c <tigetstr@plt+0x3f1c>
  405ac0:	ldrsb	w1, [x2, #1]
  405ac4:	cbnz	w1, 405adc <tigetstr@plt+0x3f8c>
  405ac8:	ldp	x23, x24, [sp, #48]
  405acc:	str	w21, [x20]
  405ad0:	ldp	x19, x20, [sp, #16]
  405ad4:	ldp	x21, x22, [sp, #32]
  405ad8:	b	405a6c <tigetstr@plt+0x3f1c>
  405adc:	str	wzr, [x22]
  405ae0:	add	x19, x2, #0x1
  405ae4:	mov	x1, x24
  405ae8:	mov	x0, x19
  405aec:	mov	w2, #0xa                   	// #10
  405af0:	str	xzr, [sp, #72]
  405af4:	bl	401990 <strtol@plt>
  405af8:	str	w0, [x20]
  405afc:	ldr	w0, [x22]
  405b00:	cbz	w0, 405a94 <tigetstr@plt+0x3f44>
  405b04:	b	405aac <tigetstr@plt+0x3f5c>
  405b08:	cmp	x1, #0x0
  405b0c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405b10:	b.eq	405be4 <tigetstr@plt+0x4094>  // b.none
  405b14:	stp	x29, x30, [sp, #-80]!
  405b18:	mov	x29, sp
  405b1c:	stp	x19, x20, [sp, #16]
  405b20:	mov	x19, x1
  405b24:	stp	x21, x22, [sp, #32]
  405b28:	add	x22, sp, #0x48
  405b2c:	str	x23, [sp, #48]
  405b30:	add	x23, sp, #0x40
  405b34:	b	405b58 <tigetstr@plt+0x4008>
  405b38:	cmp	x20, #0x0
  405b3c:	add	x19, x3, x4
  405b40:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405b44:	ccmp	x21, x4, #0x0, ne  // ne = any
  405b48:	b.ne	405bcc <tigetstr@plt+0x407c>  // b.any
  405b4c:	bl	4018a0 <strncmp@plt>
  405b50:	cbnz	w0, 405bcc <tigetstr@plt+0x407c>
  405b54:	add	x0, x20, x21
  405b58:	mov	x1, x23
  405b5c:	bl	404500 <tigetstr@plt+0x29b0>
  405b60:	mov	x1, x22
  405b64:	mov	x20, x0
  405b68:	mov	x0, x19
  405b6c:	bl	404500 <tigetstr@plt+0x29b0>
  405b70:	ldp	x21, x4, [sp, #64]
  405b74:	mov	x3, x0
  405b78:	mov	x1, x3
  405b7c:	mov	x0, x20
  405b80:	mov	x2, x21
  405b84:	adds	x5, x21, x4
  405b88:	b.eq	405bb4 <tigetstr@plt+0x4064>  // b.none
  405b8c:	cmp	x5, #0x1
  405b90:	b.ne	405b38 <tigetstr@plt+0x3fe8>  // b.any
  405b94:	cbz	x20, 405ba4 <tigetstr@plt+0x4054>
  405b98:	ldrsb	w5, [x20]
  405b9c:	cmp	w5, #0x2f
  405ba0:	b.eq	405bb4 <tigetstr@plt+0x4064>  // b.none
  405ba4:	cbz	x3, 405bcc <tigetstr@plt+0x407c>
  405ba8:	ldrsb	w5, [x3]
  405bac:	cmp	w5, #0x2f
  405bb0:	b.ne	405b38 <tigetstr@plt+0x3fe8>  // b.any
  405bb4:	mov	w0, #0x1                   	// #1
  405bb8:	ldp	x19, x20, [sp, #16]
  405bbc:	ldp	x21, x22, [sp, #32]
  405bc0:	ldr	x23, [sp, #48]
  405bc4:	ldp	x29, x30, [sp], #80
  405bc8:	ret
  405bcc:	mov	w0, #0x0                   	// #0
  405bd0:	ldp	x19, x20, [sp, #16]
  405bd4:	ldp	x21, x22, [sp, #32]
  405bd8:	ldr	x23, [sp, #48]
  405bdc:	ldp	x29, x30, [sp], #80
  405be0:	ret
  405be4:	mov	w0, #0x0                   	// #0
  405be8:	ret
  405bec:	nop
  405bf0:	stp	x29, x30, [sp, #-64]!
  405bf4:	mov	x29, sp
  405bf8:	stp	x19, x20, [sp, #16]
  405bfc:	mov	x19, x1
  405c00:	orr	x1, x0, x1
  405c04:	cbz	x1, 405c84 <tigetstr@plt+0x4134>
  405c08:	stp	x21, x22, [sp, #32]
  405c0c:	mov	x20, x0
  405c10:	mov	x21, x2
  405c14:	cbz	x0, 405c98 <tigetstr@plt+0x4148>
  405c18:	cbz	x19, 405cb0 <tigetstr@plt+0x4160>
  405c1c:	stp	x23, x24, [sp, #48]
  405c20:	bl	401740 <strlen@plt>
  405c24:	mov	x23, x0
  405c28:	mvn	x0, x0
  405c2c:	mov	x22, #0x0                   	// #0
  405c30:	cmp	x21, x0
  405c34:	b.hi	405c6c <tigetstr@plt+0x411c>  // b.pmore
  405c38:	add	x24, x21, x23
  405c3c:	add	x0, x24, #0x1
  405c40:	bl	401870 <malloc@plt>
  405c44:	mov	x22, x0
  405c48:	cbz	x0, 405c6c <tigetstr@plt+0x411c>
  405c4c:	mov	x1, x20
  405c50:	mov	x2, x23
  405c54:	bl	401710 <memcpy@plt>
  405c58:	mov	x2, x21
  405c5c:	mov	x1, x19
  405c60:	add	x0, x22, x23
  405c64:	bl	401710 <memcpy@plt>
  405c68:	strb	wzr, [x22, x24]
  405c6c:	mov	x0, x22
  405c70:	ldp	x19, x20, [sp, #16]
  405c74:	ldp	x21, x22, [sp, #32]
  405c78:	ldp	x23, x24, [sp, #48]
  405c7c:	ldp	x29, x30, [sp], #64
  405c80:	ret
  405c84:	ldp	x19, x20, [sp, #16]
  405c88:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  405c8c:	ldp	x29, x30, [sp], #64
  405c90:	add	x0, x0, #0x2c0
  405c94:	b	401900 <strdup@plt>
  405c98:	mov	x0, x19
  405c9c:	mov	x1, x2
  405ca0:	ldp	x19, x20, [sp, #16]
  405ca4:	ldp	x21, x22, [sp, #32]
  405ca8:	ldp	x29, x30, [sp], #64
  405cac:	b	4019d0 <strndup@plt>
  405cb0:	ldp	x19, x20, [sp, #16]
  405cb4:	ldp	x21, x22, [sp, #32]
  405cb8:	ldp	x29, x30, [sp], #64
  405cbc:	b	401900 <strdup@plt>
  405cc0:	stp	x29, x30, [sp, #-32]!
  405cc4:	mov	x2, #0x0                   	// #0
  405cc8:	mov	x29, sp
  405ccc:	stp	x19, x20, [sp, #16]
  405cd0:	mov	x20, x0
  405cd4:	mov	x19, x1
  405cd8:	cbz	x1, 405ce8 <tigetstr@plt+0x4198>
  405cdc:	mov	x0, x1
  405ce0:	bl	401740 <strlen@plt>
  405ce4:	mov	x2, x0
  405ce8:	mov	x1, x19
  405cec:	mov	x0, x20
  405cf0:	ldp	x19, x20, [sp, #16]
  405cf4:	ldp	x29, x30, [sp], #32
  405cf8:	b	405bf0 <tigetstr@plt+0x40a0>
  405cfc:	nop
  405d00:	stp	x29, x30, [sp, #-288]!
  405d04:	mov	w9, #0xffffffd0            	// #-48
  405d08:	mov	w8, #0xffffff80            	// #-128
  405d0c:	mov	x29, sp
  405d10:	add	x10, sp, #0xf0
  405d14:	add	x11, sp, #0x120
  405d18:	stp	x11, x11, [sp, #80]
  405d1c:	str	x10, [sp, #96]
  405d20:	stp	w9, w8, [sp, #104]
  405d24:	ldp	x10, x11, [sp, #80]
  405d28:	str	x19, [sp, #16]
  405d2c:	ldp	x8, x9, [sp, #96]
  405d30:	mov	x19, x0
  405d34:	add	x0, sp, #0x48
  405d38:	stp	x10, x11, [sp, #32]
  405d3c:	stp	x8, x9, [sp, #48]
  405d40:	str	q0, [sp, #112]
  405d44:	str	q1, [sp, #128]
  405d48:	str	q2, [sp, #144]
  405d4c:	str	q3, [sp, #160]
  405d50:	str	q4, [sp, #176]
  405d54:	str	q5, [sp, #192]
  405d58:	str	q6, [sp, #208]
  405d5c:	str	q7, [sp, #224]
  405d60:	stp	x2, x3, [sp, #240]
  405d64:	add	x2, sp, #0x20
  405d68:	stp	x4, x5, [sp, #256]
  405d6c:	stp	x6, x7, [sp, #272]
  405d70:	bl	4019c0 <vasprintf@plt>
  405d74:	tbnz	w0, #31, 405da4 <tigetstr@plt+0x4254>
  405d78:	ldr	x1, [sp, #72]
  405d7c:	sxtw	x2, w0
  405d80:	mov	x0, x19
  405d84:	bl	405bf0 <tigetstr@plt+0x40a0>
  405d88:	mov	x19, x0
  405d8c:	ldr	x0, [sp, #72]
  405d90:	bl	4019a0 <free@plt>
  405d94:	mov	x0, x19
  405d98:	ldr	x19, [sp, #16]
  405d9c:	ldp	x29, x30, [sp], #288
  405da0:	ret
  405da4:	mov	x19, #0x0                   	// #0
  405da8:	mov	x0, x19
  405dac:	ldr	x19, [sp, #16]
  405db0:	ldp	x29, x30, [sp], #288
  405db4:	ret
  405db8:	stp	x29, x30, [sp, #-80]!
  405dbc:	mov	x29, sp
  405dc0:	stp	x21, x22, [sp, #32]
  405dc4:	ldr	x21, [x0]
  405dc8:	stp	x19, x20, [sp, #16]
  405dcc:	mov	x19, x0
  405dd0:	ldrsb	w0, [x21]
  405dd4:	cbz	w0, 405f18 <tigetstr@plt+0x43c8>
  405dd8:	mov	x0, x21
  405ddc:	mov	x22, x2
  405de0:	stp	x23, x24, [sp, #48]
  405de4:	mov	x24, x1
  405de8:	mov	w23, w3
  405dec:	mov	x1, x2
  405df0:	bl	4019e0 <strspn@plt>
  405df4:	add	x20, x21, x0
  405df8:	ldrsb	w21, [x21, x0]
  405dfc:	cbz	w21, 405edc <tigetstr@plt+0x438c>
  405e00:	cbz	w23, 405e84 <tigetstr@plt+0x4334>
  405e04:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  405e08:	mov	w1, w21
  405e0c:	add	x0, x0, #0x8a0
  405e10:	bl	4019f0 <strchr@plt>
  405e14:	cbz	x0, 405eb4 <tigetstr@plt+0x4364>
  405e18:	add	x1, sp, #0x48
  405e1c:	add	x23, x20, #0x1
  405e20:	mov	x0, x23
  405e24:	strb	w21, [sp, #72]
  405e28:	strb	wzr, [sp, #73]
  405e2c:	bl	404588 <tigetstr@plt+0x2a38>
  405e30:	add	x1, x20, x0
  405e34:	str	x0, [x24]
  405e38:	ldrsb	w1, [x1, #1]
  405e3c:	cmp	w1, #0x0
  405e40:	ccmp	w21, w1, #0x0, ne  // ne = any
  405e44:	b.ne	405edc <tigetstr@plt+0x438c>  // b.any
  405e48:	add	x0, x0, #0x2
  405e4c:	add	x21, x20, x0
  405e50:	ldrsb	w1, [x20, x0]
  405e54:	cbz	w1, 405e64 <tigetstr@plt+0x4314>
  405e58:	mov	x0, x22
  405e5c:	bl	4019f0 <strchr@plt>
  405e60:	cbz	x0, 405edc <tigetstr@plt+0x438c>
  405e64:	mov	x20, x23
  405e68:	ldp	x23, x24, [sp, #48]
  405e6c:	str	x21, [x19]
  405e70:	mov	x0, x20
  405e74:	ldp	x19, x20, [sp, #16]
  405e78:	ldp	x21, x22, [sp, #32]
  405e7c:	ldp	x29, x30, [sp], #80
  405e80:	ret
  405e84:	mov	x1, x22
  405e88:	mov	x0, x20
  405e8c:	bl	401ab0 <strcspn@plt>
  405e90:	str	x0, [x24]
  405e94:	add	x0, x20, x0
  405e98:	ldp	x23, x24, [sp, #48]
  405e9c:	str	x0, [x19]
  405ea0:	mov	x0, x20
  405ea4:	ldp	x19, x20, [sp, #16]
  405ea8:	ldp	x21, x22, [sp, #32]
  405eac:	ldp	x29, x30, [sp], #80
  405eb0:	ret
  405eb4:	mov	x1, x22
  405eb8:	mov	x0, x20
  405ebc:	bl	404588 <tigetstr@plt+0x2a38>
  405ec0:	str	x0, [x24]
  405ec4:	add	x21, x20, x0
  405ec8:	ldrsb	w1, [x20, x0]
  405ecc:	cbz	w1, 405efc <tigetstr@plt+0x43ac>
  405ed0:	mov	x0, x22
  405ed4:	bl	4019f0 <strchr@plt>
  405ed8:	cbnz	x0, 405efc <tigetstr@plt+0x43ac>
  405edc:	ldp	x23, x24, [sp, #48]
  405ee0:	str	x20, [x19]
  405ee4:	mov	x20, #0x0                   	// #0
  405ee8:	mov	x0, x20
  405eec:	ldp	x19, x20, [sp, #16]
  405ef0:	ldp	x21, x22, [sp, #32]
  405ef4:	ldp	x29, x30, [sp], #80
  405ef8:	ret
  405efc:	ldp	x23, x24, [sp, #48]
  405f00:	str	x21, [x19]
  405f04:	mov	x0, x20
  405f08:	ldp	x19, x20, [sp, #16]
  405f0c:	ldp	x21, x22, [sp, #32]
  405f10:	ldp	x29, x30, [sp], #80
  405f14:	ret
  405f18:	mov	x20, #0x0                   	// #0
  405f1c:	mov	x0, x20
  405f20:	ldp	x19, x20, [sp, #16]
  405f24:	ldp	x21, x22, [sp, #32]
  405f28:	ldp	x29, x30, [sp], #80
  405f2c:	ret
  405f30:	stp	x29, x30, [sp, #-32]!
  405f34:	mov	x29, sp
  405f38:	str	x19, [sp, #16]
  405f3c:	mov	x19, x0
  405f40:	b	405f4c <tigetstr@plt+0x43fc>
  405f44:	cmp	w0, #0xa
  405f48:	b.eq	405f6c <tigetstr@plt+0x441c>  // b.none
  405f4c:	mov	x0, x19
  405f50:	bl	4018d0 <fgetc@plt>
  405f54:	cmn	w0, #0x1
  405f58:	b.ne	405f44 <tigetstr@plt+0x43f4>  // b.any
  405f5c:	mov	w0, #0x1                   	// #1
  405f60:	ldr	x19, [sp, #16]
  405f64:	ldp	x29, x30, [sp], #32
  405f68:	ret
  405f6c:	mov	w0, #0x0                   	// #0
  405f70:	ldr	x19, [sp, #16]
  405f74:	ldp	x29, x30, [sp], #32
  405f78:	ret
  405f7c:	nop
  405f80:	stp	x29, x30, [sp, #-64]!
  405f84:	mov	x29, sp
  405f88:	stp	x19, x20, [sp, #16]
  405f8c:	adrp	x20, 418000 <tigetstr@plt+0x164b0>
  405f90:	add	x20, x20, #0xde0
  405f94:	stp	x21, x22, [sp, #32]
  405f98:	adrp	x21, 418000 <tigetstr@plt+0x164b0>
  405f9c:	add	x21, x21, #0xdd8
  405fa0:	sub	x20, x20, x21
  405fa4:	mov	w22, w0
  405fa8:	stp	x23, x24, [sp, #48]
  405fac:	mov	x23, x1
  405fb0:	mov	x24, x2
  405fb4:	bl	4016d8 <memcpy@plt-0x38>
  405fb8:	cmp	xzr, x20, asr #3
  405fbc:	b.eq	405fe8 <tigetstr@plt+0x4498>  // b.none
  405fc0:	asr	x20, x20, #3
  405fc4:	mov	x19, #0x0                   	// #0
  405fc8:	ldr	x3, [x21, x19, lsl #3]
  405fcc:	mov	x2, x24
  405fd0:	add	x19, x19, #0x1
  405fd4:	mov	x1, x23
  405fd8:	mov	w0, w22
  405fdc:	blr	x3
  405fe0:	cmp	x20, x19
  405fe4:	b.ne	405fc8 <tigetstr@plt+0x4478>  // b.any
  405fe8:	ldp	x19, x20, [sp, #16]
  405fec:	ldp	x21, x22, [sp, #32]
  405ff0:	ldp	x23, x24, [sp, #48]
  405ff4:	ldp	x29, x30, [sp], #64
  405ff8:	ret
  405ffc:	nop
  406000:	ret
  406004:	nop
  406008:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  40600c:	mov	x1, #0x0                   	// #0
  406010:	ldr	x2, [x2, #560]
  406014:	b	4017c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406018 <.fini>:
  406018:	stp	x29, x30, [sp, #-16]!
  40601c:	mov	x29, sp
  406020:	ldp	x29, x30, [sp], #16
  406024:	ret
