# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/sim/Mult_Add_COL.vhd" \
"../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/sim/Mult_Add_NC.vhd" \
"../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_top.vhd" \

# Do not sort compile order
nosort
