# ðŸš€ Day 1: Introduction to Verilog RTL Design and Synthesis

This session covers:
- RTL design flow
- Simulation using Icarus Verilog (iverilog + gtkwave)
- Logic synthesis using Yosys
- Technology mapping with Sky130 standard cell libraries

---

## ðŸ”§ Step 1: Launch Yosys
```bash
yosys

