/*
 * Copyright (c) 2016-2023 Bouffalolab.
 *
 * This file is part of
 *     *** Bouffalolab Software Dev Kit ***
 *      (see www.bouffalolab.com).
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *   1. Redistributions of source code must retain the above copyright notice,
 *      this list of conditions and the following disclaimer.
 *   2. Redistributions in binary form must reproduce the above copyright notice,
 *      this list of conditions and the following disclaimer in the documentation
 *      and/or other materials provided with the distribution.
 *   3. Neither the name of Bouffalo Lab nor the names of its contributors
 *      may be used to endorse or promote products derived from this software
 *      without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef __HAL_DMA__H__
#define __HAL_DMA__H__

#include "hal_common.h"
#include "drv_device.h"
#include "bl808_config.h"

#define DEVICE_CTRL_DMA_CHANNEL_GET_STATUS 0x10
#define DEVICE_CTRL_DMA_CHANNEL_START      0x11
#define DEVICE_CTRL_DMA_CHANNEL_STOP       0x12
#define DEVICE_CTRL_DMA_CHANNEL_UPDATE     0x13
#define DEVICE_CTRL_DMA_CONFIG_SI          0x14
#define DEVICE_CTRL_DMA_CONFIG_DI          0x15

enum dma_index_type {
#ifdef BSP_USING_DMA0_CH0
    DMA0_CH0_INDEX,
#endif
#ifdef BSP_USING_DMA0_CH1
    DMA0_CH1_INDEX,
#endif
#ifdef BSP_USING_DMA0_CH2
    DMA0_CH2_INDEX,
#endif
#ifdef BSP_USING_DMA0_CH3
    DMA0_CH3_INDEX,
#endif
#ifdef BSP_USING_DMA0_CH4
    DMA0_CH4_INDEX,
#endif
#ifdef BSP_USING_DMA0_CH5
    DMA0_CH5_INDEX,
#endif
#ifdef BSP_USING_DMA0_CH6
    DMA0_CH6_INDEX,
#endif
#ifdef BSP_USING_DMA0_CH7
    DMA0_CH7_INDEX,
#endif
#ifdef BSP_USING_DMA1_CH0
    DMA1_CH0_INDEX,
#endif
#ifdef BSP_USING_DMA1_CH1
    DMA1_CH1_INDEX,
#endif
#ifdef BSP_USING_DMA1_CH2
    DMA1_CH2_INDEX,
#endif
#ifdef BSP_USING_DMA1_CH3
    DMA1_CH3_INDEX,
#endif
#ifdef BSP_USING_DMA1_CH4
    DMA1_CH4_INDEX,
#endif
#ifdef BSP_USING_DMA1_CH5
    DMA1_CH5_INDEX,
#endif
#ifdef BSP_USING_DMA1_CH6
    DMA1_CH6_INDEX,
#endif
#ifdef BSP_USING_DMA1_CH7
    DMA1_CH7_INDEX,
#endif
#ifdef BSP_USING_DMA2_CH0
    DMA2_CH0_INDEX,
#endif
#ifdef BSP_USING_DMA2_CH1
    DMA2_CH1_INDEX,
#endif
#ifdef BSP_USING_DMA2_CH2
    DMA2_CH2_INDEX,
#endif
#ifdef BSP_USING_DMA2_CH3
    DMA2_CH3_INDEX,
#endif
#ifdef BSP_USING_DMA2_CH4
    DMA2_CH4_INDEX,
#endif
#ifdef BSP_USING_DMA2_CH5
    DMA2_CH5_INDEX,
#endif
#ifdef BSP_USING_DMA2_CH6
    DMA2_CH6_INDEX,
#endif
#ifdef BSP_USING_DMA2_CH7
    DMA2_CH7_INDEX,
#endif
    DMA_MAX_INDEX
};

#define dma_channel_start(dev)        device_control(dev, DEVICE_CTRL_DMA_CHANNEL_START, NULL)
#define dma_channel_stop(dev)         device_control(dev, DEVICE_CTRL_DMA_CHANNEL_STOP, NULL)
#define dma_channel_update(dev, list) device_control(dev, DEVICE_CTRL_DMA_CHANNEL_UPDATE, list)
#define dma_channel_check_busy(dev)   device_control(dev, DEVICE_CTRL_DMA_CHANNEL_GET_STATUS, NULL)

#define DMA_LLI_ONCE_MODE  0
#define DMA_LLI_CYCLE_MODE 1

#define DMA_ADDR_INCREMENT_DISABLE 0 /*!< Addr increment mode disable */
#define DMA_ADDR_INCREMENT_ENABLE  1 /*!< Addr increment mode enable  */

#define DMA_TRANSFER_WIDTH_8BIT  0
#define DMA_TRANSFER_WIDTH_16BIT 1
#define DMA_TRANSFER_WIDTH_32BIT 2

#define DMA_BURST_INCR1  0
#define DMA_BURST_INCR4  1
#define DMA_BURST_INCR8  2
#define DMA_BURST_INCR16 3

#define DMA_ADDR_UART0_TDR (0x2000A000 + 0x88)
#define DMA_ADDR_UART0_RDR (0x2000A000 + 0x8C)
#define DMA_ADDR_UART1_TDR (0x2000A100 + 0x88)
#define DMA_ADDR_UART1_RDR (0x2000A100 + 0x8C)
#define DMA_ADDR_UART2_TDR (0x2000AA00 + 0x88)
#define DMA_ADDR_UART2_RDR (0x2000AA00 + 0x8C)
#define DMA_ADDR_UART3_TDR (0x30002000 + 0x88)
#define DMA_ADDR_UART3_RDR (0x30002000 + 0x8C)
#define DMA_ADDR_UART4_TDR (0x3000E000 + 0x88)
#define DMA_ADDR_UART4_RDR (0x3000E000 + 0x8C)
#define DMA_ADDR_I2C0_TDR  (0x2000a300 + 0x88)
#define DMA_ADDR_I2C0_RDR  (0x2000a300 + 0x8C)
#define DMA_ADDR_I2C1_TDR  (0x2000a900 + 0x88)
#define DMA_ADDR_I2C1_RDR  (0x2000a900 + 0x8C)
#define DMA_ADDR_I2C2_TDR  (0x30003000 + 0x88)
#define DMA_ADDR_I2C2_RDR  (0x30003000 + 0x8C)
#define DMA_ADDR_I2C3_TDR  (0x30004000 + 0x88)
#define DMA_ADDR_I2C3_RDR  (0x30004000 + 0x8C)
#define DMA_ADDR_SPI0_TDR  (0x2000a200 + 0x88)
#define DMA_ADDR_SPI0_RDR  (0x2000a200 + 0x8C)
#define DMA_ADDR_SPI1_TDR  (0x30008000 + 0x88)
#define DMA_ADDR_SPI1_RDR  (0x30008000 + 0x8C)
#define DMA_ADDR_I2S_TDR   (0x2000AB00 + 0x88)
#define DMA_ADDR_I2S_RDR   (0x2000AB00 + 0x8C)
#define DMA_ADDR_AUDIO_TDR (0x20055000 + 0x94)
#define DMA_ADDR_AUDIO_RDR (0x20055000 + 0x88)
#define DMA_ADDR_ADC_RDR   (0x20002000 + 0x04)
#define DMA_ADDR_DAC_TDR   (0x20002000 + 0x48)
#define DMA_ADDR_DSI_RDR   (0x3001a100 + 0x6C)
#define DMA_ADDR_DSI_TDR   (0x3001a100 + 0x68)
#define DMA_ADDR_DBI_TDR   (0x3001b000 + 0x88)

#define DMA_REQUEST_NONE     0x00000000 /*!< DMA request peripheral:None */
#define DMA_REQUEST_UART0_RX 0x00000000 /*!< DMA request peripheral:UART0 RX, DMA0 and DMA1 support */
#define DMA_REQUEST_UART0_TX 0x00000001 /*!< DMA request peripheral:UART0 TX, DMA0 and DMA1 support */
#define DMA_REQUEST_UART1_RX 0x00000002 /*!< DMA request peripheral:UART1 RX, DMA0 and DMA1 support */
#define DMA_REQUEST_UART1_TX 0x00000003 /*!< DMA request peripheral:UART1 TX, DMA0 and DMA1 support */
#define DMA_REQUEST_UART2_RX 0x00000004 /*!< DMA request peripheral:UART2 RX, DMA0 and DMA1 support */
#define DMA_REQUEST_UART2_TX 0x00000005 /*!< DMA request peripheral:UART2 TX, DMA0 and DMA1 support */
#define DMA_REQUEST_I2C0_RX  0x00000006 /*!< DMA request peripheral:I2C0 RX, DMA0 and DMA1 support */
#define DMA_REQUEST_I2C0_TX  0x00000007 /*!< DMA request peripheral:I2C0 TX, DMA0 and DMA1 support */
#define DMA_REQUEST_SPI0_RX  0x0000000A /*!< DMA request peripheral:SPI0 RX, DMA0 and DMA1 support */
#define DMA_REQUEST_SPI0_TX  0x0000000B /*!< DMA request peripheral:SPI1 RX, DMA0 and DMA1 support */
#define DMA_REQUEST_AUDIO_RX 0x0000000C /*!< DMA request peripheral:SPI1 RX, DMA0 and DMA1 support */
#define DMA_REQUEST_AUDIO_TX 0x0000000D /*!< DMA request peripheral:SPI1 RX, DMA0 and DMA1 support */
#define DMA_REQUEST_I2C1_RX  0x0000000E /*!< DMA request peripheral:I2C1 RX, DMA0 and DMA1 support */
#define DMA_REQUEST_I2C1_TX  0x0000000F /*!< DMA request peripheral:I2C1 TX, DMA0 and DMA1 support */
#define DMA_REQUEST_I2S_RX   0x00000010 /*!< DMA request peripheral:I2S RX, DMA0 and DMA1 support */
#define DMA_REQUEST_I2S_TX   0x00000011 /*!< DMA request peripheral:I2S TX, DMA0 and DMA1 support */
#define DMA_REQUEST_PDM_RX   0x00000012 /*!< DMA request peripheral:PDM RX, DMA0 and DMA1 support */
#define DMA_REQUEST_ADC0     0x00000016 /*!< DMA request peripheral:GPADC RX, DMA0 and DMA1 support */
#define DMA_REQUEST_DAC0     0x00000017 /*!< DMA request peripheral:GPADC TX, DMA0 and DMA1 support */

#define DMA_REQUEST_UART3_RX 0x0000000 /*!< DMA request peripheral:UART3 RX, only DMA2 support */
#define DMA_REQUEST_UART3_TX 0x0000001 /*!< DMA request peripheral:UART3 TX, only DMA2 support */
#define DMA_REQUEST_SPI1_RX  0x0000002 /*!< DMA request peripheral:SPI1 RX, only DMA2 support */
#define DMA_REQUEST_SPI1_TX  0x0000003 /*!< DMA request peripheral:SPI1 TX, only DMA2 support */
#define DMA_REQUEST_UART4_RX 0x0000004 /*!< DMA request peripheral:UART4 RX, only DMA2 support */
#define DMA_REQUEST_UART4_TX 0x0000005 /*!< DMA request peripheral:UART4 TX, only DMA2 support */
#define DMA_REQUEST_I2C2_RX  0x0000006 /*!< DMA request peripheral:I2C2 RX, only DMA2 support */
#define DMA_REQUEST_I2C2_TX  0x0000007 /*!< DMA request peripheral:I2C2 TX, only DMA2 support */
#define DMA_REQUEST_I2C3_RX  0x0000008 /*!< DMA request peripheral:I2C3 RX, only DMA2 support */
#define DMA_REQUEST_I2C3_TX  0x0000009 /*!< DMA request peripheral:I2C3 TX, only DMA2 support */
#define DMA_REQUEST_DSI_RX   0x000000A /*!< DMA request peripheral:DSI RX, only DMA2 support */
#define DMA_REQUEST_DSI_TX   0x000000B /*!< DMA request peripheral:DSI TX, only DMA2 support */
#define DMA_REQUEST_DBI_TX   0x0000016 /*!< DMA request peripheral:DBI TX, only DMA2 support */

/**
 *  @brief DMA transfer direction type definition
 */
typedef enum {
    DMA_MEMORY_TO_MEMORY = 0, /*!< DMA transfer type:memory to memory */
    DMA_MEMORY_TO_PERIPH,     /*!< DMA transfer type:memory to peripheral */
    DMA_PERIPH_TO_MEMORY,     /*!< DMA transfer type:peripheral to memory */
    DMA_PERIPH_TO_PERIPH,     /*!< DMA transfer type:peripheral to peripheral */
} dma_transfer_dir_type;

typedef union {
    struct
    {
        uint32_t TransferSize : 12; /* [11: 0],        r/w,        0x0 */
        uint32_t SBSize       : 2;  /* [13:12],        r/w,        0x1 */
        uint32_t dst_min_mode : 1;  /* [   14],        r/w,        0x0 */
        uint32_t DBSize       : 2;  /* [16:15],        r/w,        0x1 */
        uint32_t dst_add_mode : 1;  /* [   17],        r/w,        0x0 */
        uint32_t SWidth       : 2;  /* [19:18],        r/w,        0x2 */
        uint32_t reserved_20  : 1;  /* [   20],       rsvd,        0x0 */
        uint32_t DWidth       : 2;  /* [22:21],        r/w,        0x2 */
        uint32_t fix_cnt      : 2;  /* [24:23],        r/w,        0x0 */
        uint32_t SLargerD     : 1;  /* [   25],        r/w,        0x0 */
        uint32_t SI           : 1;  /* [   26],        r/w,        0x1 */
        uint32_t DI           : 1;  /* [   27],        r/w,        0x1 */
        uint32_t Prot         : 3;  /* [30:28],        r/w,        0x0 */
        uint32_t I            : 1;  /* [   31],        r/w,        0x0 */
    } bits;
    uint32_t WORD;
} dma_control_data_t;

typedef struct
{
    uint32_t src_addr;
    uint32_t dst_addr;
    uint32_t nextlli;
    dma_control_data_t cfg;
} dma_lli_ctrl_t;

struct dma_lli_info {
    dlist_t list; /*list node of lli */
    dma_lli_ctrl_t *llihead;
    dma_lli_ctrl_t *llitail;
    uint32_t lli_count;
};

typedef struct dma_device {
    struct device parent;
    uint8_t id;
    uint8_t ch;
    uint8_t transfer_mode;
    uint8_t direction;
    uint32_t src_req;
    uint32_t dst_req;
    uint8_t src_addr_inc;
    uint8_t dst_addr_inc;
    uint8_t src_burst_size;
    uint8_t dst_burst_size;
    uint8_t src_width;
    uint8_t dst_width;
    dma_lli_ctrl_t *lli_cfg; /* private param*/
    dlist_t lli_list;        /*list node of lli */
} dma_device_t;

#define DMA_DEV(dev) ((dma_device_t *)dev)

int dma_register(enum dma_index_type index, const char *name);
int dma_reload(struct device *dev, uint32_t src_addr, uint32_t dst_addr, uint32_t transfer_size);
struct dma_lli_info *dma_lli_node_alloc(struct device *dev, uint32_t lli_count);
void dma_lli_node_freeall(struct device *dev);
int dma_lli_node_update(struct device *dev, struct dma_lli_info *lli_info, uint32_t src_addr, uint32_t dst_addr, uint32_t transfer_size);
void dma_lli_node_append(struct dma_lli_info *last, struct dma_lli_info *next);
int dma_lli_start(struct device *dev);

#endif
