

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_partialsum'
================================================================
* Date:           Tue Apr 11 22:26:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |      128|      128|        16|         16|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 19 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ps_i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 23 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 24 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr i32 %AB, i64 0, i64 14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 25 'getelementptr' 'AB_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%AB_addr_2 = getelementptr i32 %AB, i64 0, i64 13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 26 'getelementptr' 'AB_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%AB_addr_3 = getelementptr i32 %AB, i64 0, i64 12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 27 'getelementptr' 'AB_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%AB_addr_4 = getelementptr i32 %AB, i64 0, i64 11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 28 'getelementptr' 'AB_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%AB_addr_5 = getelementptr i32 %AB, i64 0, i64 10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 29 'getelementptr' 'AB_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%AB_addr_6 = getelementptr i32 %AB, i64 0, i64 9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 30 'getelementptr' 'AB_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%AB_addr_7 = getelementptr i32 %AB, i64 0, i64 8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 31 'getelementptr' 'AB_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%AB_addr_8 = getelementptr i32 %AB, i64 0, i64 7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 32 'getelementptr' 'AB_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%AB_addr_9 = getelementptr i32 %AB, i64 0, i64 6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 33 'getelementptr' 'AB_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%AB_addr_10 = getelementptr i32 %AB, i64 0, i64 5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 34 'getelementptr' 'AB_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%AB_addr_11 = getelementptr i32 %AB, i64 0, i64 4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 35 'getelementptr' 'AB_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%AB_addr_12 = getelementptr i32 %AB, i64 0, i64 3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 36 'getelementptr' 'AB_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%AB_addr_13 = getelementptr i32 %AB, i64 0, i64 2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 37 'getelementptr' 'AB_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%AB_addr_14 = getelementptr i32 %AB, i64 0, i64 1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 38 'getelementptr' 'AB_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AB_addr_15 = getelementptr i32 %AB, i64 0, i64 0" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 39 'getelementptr' 'AB_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %k_1, i4 8" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 41 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %k_1, i4 1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 43 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %ps_i.split, void %writeoutput.exitStub" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 44 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %k_1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 45 'zext' 'k_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %k_cast" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 46 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%A_0_load = load i3 %A_0_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 47 'load' 'A_0_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 48 'load' 'AB_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%AB_load_1 = load i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 49 'load' 'AB_load_1' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %k_cast" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 50 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%A_1_load = load i3 %A_1_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 51 'load' 'A_1_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %k_cast" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 52 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%A_2_load = load i3 %A_2_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 53 'load' 'A_2_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %k_cast" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 54 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%A_3_load = load i3 %A_3_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 55 'load' 'A_3_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 56 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 162 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 57 [1/1] (3.47ns)   --->   "%Bcols_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Bcols" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'read' 'Bcols_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %Bcols_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'trunc_ln145_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'trunc_ln145_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%A_0_load = load i3 %A_0_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 62 'load' 'A_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 63 'load' 'AB_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%AB_load_1 = load i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 64 'load' 'AB_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 65 [2/2] (2.32ns)   --->   "%AB_load_2 = load i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 65 'load' 'AB_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%AB_load_3 = load i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 66 'load' 'AB_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%A_1_load = load i3 %A_1_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 67 'load' 'A_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%A_2_load = load i3 %A_2_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 68 'load' 'A_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%A_3_load = load i3 %A_3_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 69 'load' 'A_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_0_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 70 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_0_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 71 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%AB_load_2 = load i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 72 'load' 'AB_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%AB_load_3 = load i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'load' 'AB_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%AB_load_4 = load i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 74 'load' 'AB_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%AB_load_5 = load i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 75 'load' 'AB_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 76 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_0_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 76 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_0_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_0_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 78 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_0_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.32ns)   --->   "%AB_load_4 = load i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 80 'load' 'AB_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 81 [1/2] (2.32ns)   --->   "%AB_load_5 = load i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 81 'load' 'AB_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 82 [2/2] (2.32ns)   --->   "%AB_load_6 = load i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 82 'load' 'AB_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 83 [2/2] (2.32ns)   --->   "%AB_load_7 = load i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'load' 'AB_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %AB_load, i32 %mul_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 84 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln28_1 = add i32 %AB_load_1, i32 %mul_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_0_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 86 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_0_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 87 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_1_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 88 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_1_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (2.32ns)   --->   "%AB_load_6 = load i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 90 'load' 'AB_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 91 [1/2] (2.32ns)   --->   "%AB_load_7 = load i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'load' 'AB_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 92 [2/2] (2.32ns)   --->   "%AB_load_8 = load i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 92 'load' 'AB_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 93 [2/2] (2.32ns)   --->   "%AB_load_9 = load i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 93 'load' 'AB_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln28_2 = add i32 %AB_load_2, i32 %mul_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 94 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln28_3 = add i32 %AB_load_3, i32 %mul_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_1_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 96 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_1_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_1_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 98 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_1_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 99 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/2] (2.32ns)   --->   "%AB_load_8 = load i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 100 'load' 'AB_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 101 [1/2] (2.32ns)   --->   "%AB_load_9 = load i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 101 'load' 'AB_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 102 [2/2] (2.32ns)   --->   "%AB_load_10 = load i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 102 'load' 'AB_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 103 [2/2] (2.32ns)   --->   "%AB_load_11 = load i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 103 'load' 'AB_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %AB_load_4, i32 %mul_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 104 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln28_5 = add i32 %AB_load_5, i32 %mul_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 105 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_1_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 106 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_1_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 107 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_2_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 108 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_2_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 109 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/2] (2.32ns)   --->   "%AB_load_10 = load i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 110 'load' 'AB_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 111 [1/2] (2.32ns)   --->   "%AB_load_11 = load i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 111 'load' 'AB_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 112 [2/2] (2.32ns)   --->   "%AB_load_12 = load i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 112 'load' 'AB_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 113 [2/2] (2.32ns)   --->   "%AB_load_13 = load i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 113 'load' 'AB_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln28_6 = add i32 %AB_load_6, i32 %mul_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 114 'add' 'add_ln28_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (2.55ns)   --->   "%add_ln28_7 = add i32 %AB_load_7, i32 %mul_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 115 'add' 'add_ln28_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_2_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 116 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_2_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 117 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_2_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 118 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [2/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_2_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 119 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/2] (2.32ns)   --->   "%AB_load_12 = load i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 120 'load' 'AB_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 121 [1/2] (2.32ns)   --->   "%AB_load_13 = load i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 121 'load' 'AB_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 122 [2/2] (2.32ns)   --->   "%AB_load_14 = load i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 122 'load' 'AB_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 123 [2/2] (2.32ns)   --->   "%AB_load_15 = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 123 'load' 'AB_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28, i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 124 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_1, i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 125 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln28_8 = add i32 %AB_load_8, i32 %mul_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 126 'add' 'add_ln28_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (2.55ns)   --->   "%add_ln28_9 = add i32 %AB_load_9, i32 %mul_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 127 'add' 'add_ln28_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_2_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 128 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_2_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 129 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [2/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_3_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 130 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [2/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_3_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 131 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/2] (2.32ns)   --->   "%AB_load_14 = load i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 132 'load' 'AB_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 133 [1/2] (2.32ns)   --->   "%AB_load_15 = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 133 'load' 'AB_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_2, i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 134 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_3, i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 135 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 136 [1/1] (2.55ns)   --->   "%add_ln28_10 = add i32 %AB_load_10, i32 %mul_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 136 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (2.55ns)   --->   "%add_ln28_11 = add i32 %AB_load_11, i32 %mul_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 137 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_3_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 138 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_3_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 139 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [2/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_3_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 140 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [2/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_3_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 141 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_4, i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 142 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_5, i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 143 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 144 [1/1] (2.55ns)   --->   "%add_ln28_12 = add i32 %AB_load_12, i32 %mul_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 144 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln28_13 = add i32 %AB_load_13, i32 %mul_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 145 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_3_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 146 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_3_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 147 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_6, i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 148 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_7, i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 149 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln28_14 = add i32 %AB_load_14, i32 %mul_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 150 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln28_15 = add i32 %AB_load_15, i32 %mul_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 151 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_8, i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 152 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_9, i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 153 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_10, i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 154 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_11, i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 155 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 156 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_12, i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 156 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_13, i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 157 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [LabB/BlockMatrix_design.cpp:24]   --->   Operation 158 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_14, i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 159 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_15, i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 160 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln23 = br void %ps_i" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 161 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ Bcols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                 (alloca           ) [ 01000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000]
store_ln0         (store            ) [ 00000000000000000]
br_ln0            (br               ) [ 00000000000000000]
k_1               (load             ) [ 00000000000000000]
AB_addr           (getelementptr    ) [ 00111111111111111]
AB_addr_1         (getelementptr    ) [ 00111111111111111]
AB_addr_2         (getelementptr    ) [ 00111111111111110]
AB_addr_3         (getelementptr    ) [ 00111111111111110]
AB_addr_4         (getelementptr    ) [ 00111111111111100]
AB_addr_5         (getelementptr    ) [ 00111111111111100]
AB_addr_6         (getelementptr    ) [ 00111111111111000]
AB_addr_7         (getelementptr    ) [ 00111111111111000]
AB_addr_8         (getelementptr    ) [ 00111111111110000]
AB_addr_9         (getelementptr    ) [ 00111111111110000]
AB_addr_10        (getelementptr    ) [ 00111111111100000]
AB_addr_11        (getelementptr    ) [ 00111111111100000]
AB_addr_12        (getelementptr    ) [ 00111111111000000]
AB_addr_13        (getelementptr    ) [ 00111111111000000]
AB_addr_14        (getelementptr    ) [ 00111111110000000]
AB_addr_15        (getelementptr    ) [ 00111111110000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000]
icmp_ln23         (icmp             ) [ 01000000000000000]
empty             (speclooptripcount) [ 00000000000000000]
add_ln23          (add              ) [ 00000000000000000]
br_ln23           (br               ) [ 00000000000000000]
k_cast            (zext             ) [ 00000000000000000]
A_0_addr          (getelementptr    ) [ 00100000000000000]
A_1_addr          (getelementptr    ) [ 00100000000000000]
A_2_addr          (getelementptr    ) [ 00100000000000000]
A_3_addr          (getelementptr    ) [ 00100000000000000]
store_ln23        (store            ) [ 00000000000000000]
Bcols_read        (read             ) [ 00000000000000000]
trunc_ln145       (trunc            ) [ 00011111111000000]
tmp_2             (partselect       ) [ 00011111111000000]
trunc_ln145_6     (partselect       ) [ 00011111111100000]
trunc_ln145_7     (partselect       ) [ 00011111111100000]
A_0_load          (load             ) [ 00011100000000000]
AB_load           (load             ) [ 00011100000000000]
AB_load_1         (load             ) [ 00011100000000000]
A_1_load          (load             ) [ 00011111000000000]
A_2_load          (load             ) [ 00011111110000000]
A_3_load          (load             ) [ 00011111111100000]
AB_load_2         (load             ) [ 00001110000000000]
AB_load_3         (load             ) [ 00001110000000000]
mul_ln28          (mul              ) [ 00000100000000000]
mul_ln28_1        (mul              ) [ 00000100000000000]
AB_load_4         (load             ) [ 00000111000000000]
AB_load_5         (load             ) [ 00000111000000000]
add_ln28          (add              ) [ 00000011110000000]
add_ln28_1        (add              ) [ 00000011110000000]
mul_ln28_2        (mul              ) [ 00000010000000000]
mul_ln28_3        (mul              ) [ 00000010000000000]
AB_load_6         (load             ) [ 00000011100000000]
AB_load_7         (load             ) [ 00000011100000000]
add_ln28_2        (add              ) [ 00000001111000000]
add_ln28_3        (add              ) [ 00000001111000000]
mul_ln28_4        (mul              ) [ 00000001000000000]
mul_ln28_5        (mul              ) [ 00000001000000000]
AB_load_8         (load             ) [ 00000001110000000]
AB_load_9         (load             ) [ 00000001110000000]
add_ln28_4        (add              ) [ 00000000111100000]
add_ln28_5        (add              ) [ 00000000111100000]
mul_ln28_6        (mul              ) [ 00000000100000000]
mul_ln28_7        (mul              ) [ 00000000100000000]
AB_load_10        (load             ) [ 00000000111000000]
AB_load_11        (load             ) [ 00000000111000000]
add_ln28_6        (add              ) [ 00000000011110000]
add_ln28_7        (add              ) [ 00000000011110000]
mul_ln28_8        (mul              ) [ 00000000010000000]
mul_ln28_9        (mul              ) [ 00000000010000000]
AB_load_12        (load             ) [ 00000000011100000]
AB_load_13        (load             ) [ 00000000011100000]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
add_ln28_8        (add              ) [ 00000000001111000]
add_ln28_9        (add              ) [ 00000000001111000]
mul_ln28_10       (mul              ) [ 00000000001000000]
mul_ln28_11       (mul              ) [ 00000000001000000]
AB_load_14        (load             ) [ 00000000001110000]
AB_load_15        (load             ) [ 00000000001110000]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
add_ln28_10       (add              ) [ 00000000000111100]
add_ln28_11       (add              ) [ 00000000000111100]
mul_ln28_12       (mul              ) [ 00000000000100000]
mul_ln28_13       (mul              ) [ 00000000000100000]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
add_ln28_12       (add              ) [ 00000000000011110]
add_ln28_13       (add              ) [ 00000000000011110]
mul_ln28_14       (mul              ) [ 00000000000010000]
mul_ln28_15       (mul              ) [ 00000000000010000]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
add_ln28_14       (add              ) [ 00000000000001111]
add_ln28_15       (add              ) [ 00000000000001111]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
specloopname_ln24 (specloopname     ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
store_ln28        (store            ) [ 00000000000000000]
br_ln23           (br               ) [ 00000000000000000]
ret_ln0           (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Bcols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="k_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Bcols_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Bcols_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="AB_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="AB_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="AB_addr_2_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="AB_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="AB_addr_4_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="AB_addr_5_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="AB_addr_6_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_6/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="AB_addr_7_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_7/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="AB_addr_8_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_8/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="AB_addr_9_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_9/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="AB_addr_10_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_10/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="AB_addr_11_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_11/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="AB_addr_12_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_12/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="AB_addr_13_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_13/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="AB_addr_14_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_14/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="AB_addr_15_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_15/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="A_0_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="4"/>
<pin id="242" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="4" slack="4"/>
<pin id="245" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="3"/>
<pin id="247" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_load/1 AB_load_1/1 AB_load_2/2 AB_load_3/2 AB_load_4/3 AB_load_5/3 AB_load_6/4 AB_load_7/4 AB_load_8/5 AB_load_9/5 AB_load_10/6 AB_load_11/6 AB_load_12/7 AB_load_13/7 AB_load_14/8 AB_load_15/8 store_ln28/9 store_ln28/9 store_ln28/10 store_ln28/10 store_ln28/11 store_ln28/11 store_ln28/12 store_ln28/12 store_ln28/13 store_ln28/13 store_ln28/14 store_ln28/14 store_ln28/15 store_ln28/15 store_ln28/16 store_ln28/16 "/>
</bind>
</comp>

<comp id="250" class="1004" name="A_1_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="A_2_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="A_3_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="3"/>
<pin id="291" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="AB_load AB_load_6 AB_load_12 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="3"/>
<pin id="295" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="AB_load_1 AB_load_7 AB_load_13 "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="3"/>
<pin id="299" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="AB_load_2 AB_load_8 AB_load_14 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="3"/>
<pin id="303" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="AB_load_3 AB_load_9 AB_load_15 "/>
</bind>
</comp>

<comp id="305" class="1005" name="reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="3"/>
<pin id="307" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="AB_load_4 AB_load_10 "/>
</bind>
</comp>

<comp id="309" class="1005" name="reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="3"/>
<pin id="311" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="AB_load_5 AB_load_11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="k_1_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln23_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln23_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="k_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln23_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln145_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="128" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln145_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="128" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="8" slack="0"/>
<pin id="365" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_6/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln145_7_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="128" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="0" index="3" bw="8" slack="0"/>
<pin id="375" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_7/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="0" index="1" bw="32" slack="1"/>
<pin id="383" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="0" index="1" bw="32" slack="2"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2"/>
<pin id="394" dir="0" index="1" bw="32" slack="2"/>
<pin id="395" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln28_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="3"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln28_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="3"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="3"/>
<pin id="408" dir="0" index="1" bw="32" slack="3"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_4/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="3"/>
<pin id="412" dir="0" index="1" bw="32" slack="3"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_5/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln28_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="3"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln28_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="3"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="4"/>
<pin id="426" dir="0" index="1" bw="32" slack="4"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_6/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="4"/>
<pin id="430" dir="0" index="1" bw="32" slack="4"/>
<pin id="431" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_7/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln28_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="3"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln28_5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="3"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="5"/>
<pin id="444" dir="0" index="1" bw="32" slack="5"/>
<pin id="445" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_8/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="5"/>
<pin id="448" dir="0" index="1" bw="32" slack="5"/>
<pin id="449" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_9/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln28_6_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="3"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln28_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="3"/>
<pin id="457" dir="0" index="1" bw="32" slack="1"/>
<pin id="458" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="6"/>
<pin id="462" dir="0" index="1" bw="32" slack="6"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_10/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="6"/>
<pin id="466" dir="0" index="1" bw="32" slack="6"/>
<pin id="467" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_11/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln28_8_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="3"/>
<pin id="470" dir="0" index="1" bw="32" slack="1"/>
<pin id="471" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln28_9_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="3"/>
<pin id="475" dir="0" index="1" bw="32" slack="1"/>
<pin id="476" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="7"/>
<pin id="480" dir="0" index="1" bw="32" slack="7"/>
<pin id="481" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_12/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="7"/>
<pin id="484" dir="0" index="1" bw="32" slack="7"/>
<pin id="485" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_13/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln28_10_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="3"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_10/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln28_11_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="3"/>
<pin id="493" dir="0" index="1" bw="32" slack="1"/>
<pin id="494" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_11/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="8"/>
<pin id="498" dir="0" index="1" bw="32" slack="8"/>
<pin id="499" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_14/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="8"/>
<pin id="502" dir="0" index="1" bw="32" slack="8"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_15/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln28_12_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="3"/>
<pin id="506" dir="0" index="1" bw="32" slack="1"/>
<pin id="507" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_12/11 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln28_13_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="3"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_13/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln28_14_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="3"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_14/12 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln28_15_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="3"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_15/12 "/>
</bind>
</comp>

<comp id="524" class="1005" name="k_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="531" class="1005" name="AB_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="7"/>
<pin id="533" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="AB_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="AB_addr_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="7"/>
<pin id="538" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="AB_addr_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="AB_addr_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="6"/>
<pin id="543" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="AB_addr_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="AB_addr_3_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="6"/>
<pin id="548" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="AB_addr_3 "/>
</bind>
</comp>

<comp id="551" class="1005" name="AB_addr_4_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="5"/>
<pin id="553" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="AB_addr_4 "/>
</bind>
</comp>

<comp id="556" class="1005" name="AB_addr_5_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="5"/>
<pin id="558" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="AB_addr_5 "/>
</bind>
</comp>

<comp id="561" class="1005" name="AB_addr_6_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="4"/>
<pin id="563" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="AB_addr_6 "/>
</bind>
</comp>

<comp id="566" class="1005" name="AB_addr_7_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="4"/>
<pin id="568" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="AB_addr_7 "/>
</bind>
</comp>

<comp id="571" class="1005" name="AB_addr_8_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="3"/>
<pin id="573" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="AB_addr_8 "/>
</bind>
</comp>

<comp id="576" class="1005" name="AB_addr_9_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="3"/>
<pin id="578" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="AB_addr_9 "/>
</bind>
</comp>

<comp id="581" class="1005" name="AB_addr_10_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="2"/>
<pin id="583" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="AB_addr_10 "/>
</bind>
</comp>

<comp id="586" class="1005" name="AB_addr_11_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="2"/>
<pin id="588" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="AB_addr_11 "/>
</bind>
</comp>

<comp id="591" class="1005" name="AB_addr_12_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="1"/>
<pin id="593" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_12 "/>
</bind>
</comp>

<comp id="596" class="1005" name="AB_addr_13_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_13 "/>
</bind>
</comp>

<comp id="601" class="1005" name="AB_addr_14_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="1"/>
<pin id="603" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_14 "/>
</bind>
</comp>

<comp id="606" class="1005" name="AB_addr_15_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="1"/>
<pin id="608" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_15 "/>
</bind>
</comp>

<comp id="614" class="1005" name="A_0_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="1"/>
<pin id="616" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="A_1_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="1"/>
<pin id="621" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="A_2_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="1"/>
<pin id="626" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="A_3_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="1"/>
<pin id="631" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln145_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_2_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="trunc_ln145_6_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="2"/>
<pin id="652" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_6 "/>
</bind>
</comp>

<comp id="658" class="1005" name="trunc_ln145_7_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="2"/>
<pin id="660" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_7 "/>
</bind>
</comp>

<comp id="666" class="1005" name="A_0_load_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_0_load "/>
</bind>
</comp>

<comp id="674" class="1005" name="A_1_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="3"/>
<pin id="676" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="A_1_load "/>
</bind>
</comp>

<comp id="682" class="1005" name="A_2_load_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="5"/>
<pin id="684" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="A_2_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="A_3_load_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="7"/>
<pin id="692" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="A_3_load "/>
</bind>
</comp>

<comp id="698" class="1005" name="mul_ln28_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="703" class="1005" name="mul_ln28_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="add_ln28_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="4"/>
<pin id="710" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln28_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="4"/>
<pin id="715" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="mul_ln28_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="mul_ln28_3_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_3 "/>
</bind>
</comp>

<comp id="728" class="1005" name="add_ln28_2_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="4"/>
<pin id="730" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_2 "/>
</bind>
</comp>

<comp id="733" class="1005" name="add_ln28_3_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="4"/>
<pin id="735" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_3 "/>
</bind>
</comp>

<comp id="738" class="1005" name="mul_ln28_4_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_4 "/>
</bind>
</comp>

<comp id="743" class="1005" name="mul_ln28_5_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_5 "/>
</bind>
</comp>

<comp id="748" class="1005" name="add_ln28_4_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="4"/>
<pin id="750" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_4 "/>
</bind>
</comp>

<comp id="753" class="1005" name="add_ln28_5_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="4"/>
<pin id="755" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_5 "/>
</bind>
</comp>

<comp id="758" class="1005" name="mul_ln28_6_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_6 "/>
</bind>
</comp>

<comp id="763" class="1005" name="mul_ln28_7_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_7 "/>
</bind>
</comp>

<comp id="768" class="1005" name="add_ln28_6_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="4"/>
<pin id="770" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_6 "/>
</bind>
</comp>

<comp id="773" class="1005" name="add_ln28_7_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="4"/>
<pin id="775" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_7 "/>
</bind>
</comp>

<comp id="778" class="1005" name="mul_ln28_8_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_8 "/>
</bind>
</comp>

<comp id="783" class="1005" name="mul_ln28_9_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_9 "/>
</bind>
</comp>

<comp id="788" class="1005" name="add_ln28_8_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="4"/>
<pin id="790" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_8 "/>
</bind>
</comp>

<comp id="793" class="1005" name="add_ln28_9_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="4"/>
<pin id="795" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_9 "/>
</bind>
</comp>

<comp id="798" class="1005" name="mul_ln28_10_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_10 "/>
</bind>
</comp>

<comp id="803" class="1005" name="mul_ln28_11_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_11 "/>
</bind>
</comp>

<comp id="808" class="1005" name="add_ln28_10_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="4"/>
<pin id="810" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_10 "/>
</bind>
</comp>

<comp id="813" class="1005" name="add_ln28_11_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="4"/>
<pin id="815" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_11 "/>
</bind>
</comp>

<comp id="818" class="1005" name="mul_ln28_12_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_12 "/>
</bind>
</comp>

<comp id="823" class="1005" name="mul_ln28_13_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_13 "/>
</bind>
</comp>

<comp id="828" class="1005" name="add_ln28_12_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="4"/>
<pin id="830" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_12 "/>
</bind>
</comp>

<comp id="833" class="1005" name="add_ln28_13_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="4"/>
<pin id="835" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_13 "/>
</bind>
</comp>

<comp id="838" class="1005" name="mul_ln28_14_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_14 "/>
</bind>
</comp>

<comp id="843" class="1005" name="mul_ln28_15_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_15 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln28_14_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="4"/>
<pin id="850" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_14 "/>
</bind>
</comp>

<comp id="853" class="1005" name="add_ln28_15_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="4"/>
<pin id="855" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="68" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="218" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="210" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="239" pin="7"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="239" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="239" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="239" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="239" pin="7"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="239" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="62" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="318" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="318" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="345"><net_src comp="327" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="92" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="92" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="72" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="74" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="92" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="76" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="78" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="70" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="92" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="80" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="82" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="400"><net_src comp="289" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="293" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="418"><net_src comp="297" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="301" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="436"><net_src comp="305" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="309" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="454"><net_src comp="289" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="293" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="472"><net_src comp="297" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="301" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="490"><net_src comp="305" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="309" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="508"><net_src comp="289" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="293" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="297" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="301" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="88" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="534"><net_src comp="98" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="539"><net_src comp="106" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="544"><net_src comp="114" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="549"><net_src comp="122" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="554"><net_src comp="130" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="559"><net_src comp="138" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="564"><net_src comp="146" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="569"><net_src comp="154" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="574"><net_src comp="162" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="579"><net_src comp="170" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="584"><net_src comp="178" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="589"><net_src comp="186" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="594"><net_src comp="194" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="599"><net_src comp="202" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="604"><net_src comp="210" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="609"><net_src comp="218" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="617"><net_src comp="226" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="622"><net_src comp="250" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="627"><net_src comp="263" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="632"><net_src comp="276" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="637"><net_src comp="346" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="645"><net_src comp="350" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="653"><net_src comp="360" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="661"><net_src comp="370" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="665"><net_src comp="658" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="669"><net_src comp="233" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="673"><net_src comp="666" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="677"><net_src comp="257" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="685"><net_src comp="270" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="693"><net_src comp="283" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="701"><net_src comp="380" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="706"><net_src comp="384" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="711"><net_src comp="396" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="716"><net_src comp="401" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="721"><net_src comp="388" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="726"><net_src comp="392" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="731"><net_src comp="414" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="736"><net_src comp="419" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="741"><net_src comp="406" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="746"><net_src comp="410" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="751"><net_src comp="432" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="756"><net_src comp="437" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="761"><net_src comp="424" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="766"><net_src comp="428" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="771"><net_src comp="450" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="776"><net_src comp="455" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="781"><net_src comp="442" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="786"><net_src comp="446" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="791"><net_src comp="468" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="796"><net_src comp="473" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="801"><net_src comp="460" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="806"><net_src comp="464" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="811"><net_src comp="486" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="816"><net_src comp="491" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="821"><net_src comp="478" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="826"><net_src comp="482" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="831"><net_src comp="504" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="836"><net_src comp="509" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="841"><net_src comp="496" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="846"><net_src comp="500" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="851"><net_src comp="514" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="856"><net_src comp="519" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="239" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: blockmatmul_Pipeline_partialsum : AB | {1 2 3 4 5 6 7 8 9 }
	Port: blockmatmul_Pipeline_partialsum : Bcols | {2 }
	Port: blockmatmul_Pipeline_partialsum : A_0 | {1 2 }
	Port: blockmatmul_Pipeline_partialsum : A_1 | {1 2 }
	Port: blockmatmul_Pipeline_partialsum : A_2 | {1 2 }
	Port: blockmatmul_Pipeline_partialsum : A_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_1 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		k_cast : 2
		A_0_addr : 3
		A_0_load : 4
		AB_load : 1
		AB_load_1 : 1
		A_1_addr : 3
		A_1_load : 4
		A_2_addr : 3
		A_2_load : 4
		A_3_addr : 3
		A_3_load : 4
		store_ln23 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_380      |    3    |   165   |    50   |
|          |       grp_fu_384      |    3    |   165   |    50   |
|          |       grp_fu_388      |    3    |   165   |    50   |
|          |       grp_fu_392      |    3    |   165   |    50   |
|          |       grp_fu_406      |    3    |   165   |    50   |
|          |       grp_fu_410      |    3    |   165   |    50   |
|          |       grp_fu_424      |    3    |   165   |    50   |
|    mul   |       grp_fu_428      |    3    |   165   |    50   |
|          |       grp_fu_442      |    3    |   165   |    50   |
|          |       grp_fu_446      |    3    |   165   |    50   |
|          |       grp_fu_460      |    3    |   165   |    50   |
|          |       grp_fu_464      |    3    |   165   |    50   |
|          |       grp_fu_478      |    3    |   165   |    50   |
|          |       grp_fu_482      |    3    |   165   |    50   |
|          |       grp_fu_496      |    3    |   165   |    50   |
|          |       grp_fu_500      |    3    |   165   |    50   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln23_fu_327    |    0    |    0    |    13   |
|          |    add_ln28_fu_396    |    0    |    0    |    39   |
|          |   add_ln28_1_fu_401   |    0    |    0    |    39   |
|          |   add_ln28_2_fu_414   |    0    |    0    |    39   |
|          |   add_ln28_3_fu_419   |    0    |    0    |    39   |
|          |   add_ln28_4_fu_432   |    0    |    0    |    39   |
|          |   add_ln28_5_fu_437   |    0    |    0    |    39   |
|          |   add_ln28_6_fu_450   |    0    |    0    |    39   |
|    add   |   add_ln28_7_fu_455   |    0    |    0    |    39   |
|          |   add_ln28_8_fu_468   |    0    |    0    |    39   |
|          |   add_ln28_9_fu_473   |    0    |    0    |    39   |
|          |   add_ln28_10_fu_486  |    0    |    0    |    39   |
|          |   add_ln28_11_fu_491  |    0    |    0    |    39   |
|          |   add_ln28_12_fu_504  |    0    |    0    |    39   |
|          |   add_ln28_13_fu_509  |    0    |    0    |    39   |
|          |   add_ln28_14_fu_514  |    0    |    0    |    39   |
|          |   add_ln28_15_fu_519  |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln23_fu_321   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|   read   | Bcols_read_read_fu_92 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |     k_cast_fu_333     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln145_fu_346  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_350     |    0    |    0    |    0    |
|partselect|  trunc_ln145_6_fu_360 |    0    |    0    |    0    |
|          |  trunc_ln145_7_fu_370 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    48   |   2640  |   1446  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  AB_addr_10_reg_581 |    4   |
|  AB_addr_11_reg_586 |    4   |
|  AB_addr_12_reg_591 |    4   |
|  AB_addr_13_reg_596 |    4   |
|  AB_addr_14_reg_601 |    4   |
|  AB_addr_15_reg_606 |    4   |
|  AB_addr_1_reg_536  |    4   |
|  AB_addr_2_reg_541  |    4   |
|  AB_addr_3_reg_546  |    4   |
|  AB_addr_4_reg_551  |    4   |
|  AB_addr_5_reg_556  |    4   |
|  AB_addr_6_reg_561  |    4   |
|  AB_addr_7_reg_566  |    4   |
|  AB_addr_8_reg_571  |    4   |
|  AB_addr_9_reg_576  |    4   |
|   AB_addr_reg_531   |    4   |
|   A_0_addr_reg_614  |    3   |
|   A_0_load_reg_666  |   32   |
|   A_1_addr_reg_619  |    3   |
|   A_1_load_reg_674  |   32   |
|   A_2_addr_reg_624  |    3   |
|   A_2_load_reg_682  |   32   |
|   A_3_addr_reg_629  |    3   |
|   A_3_load_reg_690  |   32   |
| add_ln28_10_reg_808 |   32   |
| add_ln28_11_reg_813 |   32   |
| add_ln28_12_reg_828 |   32   |
| add_ln28_13_reg_833 |   32   |
| add_ln28_14_reg_848 |   32   |
| add_ln28_15_reg_853 |   32   |
|  add_ln28_1_reg_713 |   32   |
|  add_ln28_2_reg_728 |   32   |
|  add_ln28_3_reg_733 |   32   |
|  add_ln28_4_reg_748 |   32   |
|  add_ln28_5_reg_753 |   32   |
|  add_ln28_6_reg_768 |   32   |
|  add_ln28_7_reg_773 |   32   |
|  add_ln28_8_reg_788 |   32   |
|  add_ln28_9_reg_793 |   32   |
|   add_ln28_reg_708  |   32   |
|      k_reg_524      |    4   |
| mul_ln28_10_reg_798 |   32   |
| mul_ln28_11_reg_803 |   32   |
| mul_ln28_12_reg_818 |   32   |
| mul_ln28_13_reg_823 |   32   |
| mul_ln28_14_reg_838 |   32   |
| mul_ln28_15_reg_843 |   32   |
|  mul_ln28_1_reg_703 |   32   |
|  mul_ln28_2_reg_718 |   32   |
|  mul_ln28_3_reg_723 |   32   |
|  mul_ln28_4_reg_738 |   32   |
|  mul_ln28_5_reg_743 |   32   |
|  mul_ln28_6_reg_758 |   32   |
|  mul_ln28_7_reg_763 |   32   |
|  mul_ln28_8_reg_778 |   32   |
|  mul_ln28_9_reg_783 |   32   |
|   mul_ln28_reg_698  |   32   |
|       reg_289       |   32   |
|       reg_293       |   32   |
|       reg_297       |   32   |
|       reg_301       |   32   |
|       reg_305       |   32   |
|       reg_309       |   32   |
|    tmp_2_reg_642    |   32   |
|trunc_ln145_6_reg_650|   32   |
|trunc_ln145_7_reg_658|   32   |
| trunc_ln145_reg_634 |   32   |
+---------------------+--------+
|        Total        |  1552  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_233 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_239 |  p0  |   9  |   4  |   36   ||    48   |
| grp_access_fu_239 |  p1  |   8  |  32  |   256  ||    42   |
| grp_access_fu_239 |  p2  |   9  |   0  |    0   ||    48   |
| grp_access_fu_239 |  p4  |   8  |   4  |   32   ||    42   |
| grp_access_fu_257 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_270 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_283 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   348  || 15.8058 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  2640  |  1446  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   216  |
|  Register |    -   |    -   |  1552  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   15   |  4192  |  1662  |
+-----------+--------+--------+--------+--------+
