# Reading pref.tcl
# do Quartus_version_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new {D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:20 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new" D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 22:55:20 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ALU_tb
# vsim work.ALU_tb 
# Start time: 22:55:46 on Jul 12,2022
# Loading work.ALU_tb
# Loading work.ALU
add wave -position end  sim:/ALU_tb/a_bus
add wave -position end  sim:/ALU_tb/b_bus
add wave -position end  sim:/ALU_tb/c_bus
add wave -position end  sim:/ALU_tb/z_flag
run -all
# ** Note: $finish    : D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v(65)
#    Time: 60 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v line 65
# End time: 22:57:23 on Jul 12,2022, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
