Search.setIndex({docnames:["index","introduction/01-introduction","parts/alu","parts/avrsim","parts/dec","parts/dm","parts/im","parts/io","parts/mux2","parts/mux4","parts/rf","parts/stk"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":1,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,sphinx:54},filenames:["index.rst","introduction/01-introduction.rst","parts/alu.rst","parts/avrsim.rst","parts/dec.rst","parts/dm.rst","parts/im.rst","parts/io.rst","parts/mux2.rst","parts/mux4.rst","parts/rf.rst","parts/stk.rst"],objects:{},objnames:{},objtypes:{},terms:{"class":1,"final":1,For:11,The:[1,4],These:1,abl:1,about:1,address:[5,6,7],advanc:1,also:[1,4,10],alu:2,anyth:1,aop:2,appendix:1,arithmet:0,assembl:1,assum:1,austincc:0,author:0,avail:1,avr:[4,7,11],avrsim:0,base:[1,4],basi:1,basic:[5,8,9],befor:4,being:4,bit:[2,4,5,6,7,8,9,10,11],black:0,both:2,build:1,circuit:0,code:[1,4],complet:[1,3],compon:1,concept:1,consist:1,constant:[4,6],construct:3,constructor:[2,4,5,6,7,8,9,10,11],contain:4,control:1,conveni:11,cours:1,cover:1,cpu:1,current:4,daddr:5,data:[0,1,7],date:0,dec:4,decod:0,def:[2,4,5,6,7,8,9,10,11],defeat:1,deliv:4,descript:[2,4,5,6,7,8,9,10,11],design:1,diagram:0,din:5,doe:4,done:1,dout:5,edu:0,educ:1,email:0,exampl:1,faactori:1,factori:1,familiar:1,far:3,fetch:4,few:[1,4],file:[0,1],first:1,flag:2,form:1,framework:1,from:1,full:1,have:1,help:1,here:[1,3],his:4,how:1,implement:4,in1:[8,9,10,11],in2:[4,8,9,10,11],incomplet:1,increment:4,index:0,inherit:1,input:[4,5,7,8,9,10,11],ins1:[4,6],ins2:6,instruciton:4,instruct:[0,4],interfac:[2,4,5,6,7,8,9,10,11],introduct:0,json:1,just:3,kept:1,know:1,librari:1,logic:[0,4],machin:[1,4],mai:4,manag:11,map:0,mar:0,memori:[0,11],minimum:1,minut:1,model:[7,10],modern:1,more:1,multiplexor2:0,multiplexor3:0,multiplexor4:[],multiplexor:8,multiplexot:9,mux2:[7,8,9,10,11],name:[2,4,5,6,7,8,9,10,11],need:[1,4],normal:1,one:[4,10],onli:11,op1:2,op2:2,oper:[2,11],operand:2,option:6,out:[4,7,8,9,10,11],output:[4,5,7,8,9,10,11],page:0,part:[1,2,4,5,6,7,8,9,10],pass:4,perform:2,pin:[2,4,5,6,7,8,9,10,11],pop:11,port:[7,10],primari:4,processor:1,project:1,provid:[1,4],push:11,rblack:0,read:[1,10],receiv:7,refer:3,regist:0,res:2,rest:4,result:2,roie:0,runtim:1,search:0,second:4,secondari:4,sel:[8,9,10,11],selector:[2,5,7,8,9,10,11],separ:11,sever:4,show:1,simpl:1,simul:[1,3],singl:4,small:11,some:1,someth:1,space:7,stack:0,standard:1,statu:2,std:[2,4,5,6,7,8,9,10,11],string:[2,4,5,6,7,8,9,10,11],structur:1,student:1,studi:1,support:[10,11],system:1,take:4,templat:1,thei:1,thi:[1,2,4,5,6,7,8,9,10],time:1,top:10,two:[4,10],understand:1,unit:[0,6,11],use:[1,4],used:4,using:[1,10],usual:4,valu:[1,4,7],variou:1,veri:1,well:1,word:[1,4],work:1,write:[1,10],zero:2},titles:["CPUfactory","Introduction","Arithmetic-logic Unit","AVRsim Circuit Diagram","Decoder","Data Memory Unit","Instruction Memory","Memory Mapped IO","Multiplexor2","Multiplexor3","Register File","Stack"],titleterms:{arithmet:2,avrsim:3,circuit:3,cpufactori:0,data:5,decod:4,def:[],descript:[],diagram:3,file:10,header:[],indic:0,instruct:6,introduct:1,logic:2,map:7,memori:[5,6,7],multiplexor2:8,multiplexor3:9,multiplexor4:[],pin:[],regist:10,signatur:[2,4,5,6,7,8,9,10,11],specif:[2,4,5,6,7,8,9,10,11],stack:11,tabl:0,unit:[2,5]}})