////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: vector_reflector_pipeline_translate.v
// /___/   /\     Timestamp: Sun Jan 13 21:59:34 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/translate -ofmt verilog -sim vector_reflector_pipeline.ngd vector_reflector_pipeline_translate.v 
// Device	: 5vfx130tff1738-2
// Input file	: vector_reflector_pipeline.ngd
// Output file	: /home/test/FPGA/raytracing/netgen/translate/vector_reflector_pipeline_translate.v
// # of Modules	: 1
// Design Name	: vector_reflector_pipeline
// Xilinx        : /opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module vector_reflector_pipeline (
  clk, new_data, output_valid, r, n, v
);
  input clk;
  input new_data;
  output output_valid;
  output [95 : 0] r;
  input [95 : 0] n;
  input [95 : 0] v;
  wire Mshreg_output_valid_OBUF_33;
  wire Mshreg_stage3_v_0_34;
  wire Mshreg_stage3_v_1_35;
  wire Mshreg_stage3_v_10_36;
  wire Mshreg_stage3_v_11_37;
  wire Mshreg_stage3_v_12_38;
  wire Mshreg_stage3_v_13_39;
  wire Mshreg_stage3_v_14_40;
  wire Mshreg_stage3_v_15_41;
  wire Mshreg_stage3_v_16_42;
  wire Mshreg_stage3_v_17_43;
  wire Mshreg_stage3_v_18_44;
  wire Mshreg_stage3_v_19_45;
  wire Mshreg_stage3_v_2_46;
  wire Mshreg_stage3_v_20_47;
  wire Mshreg_stage3_v_21_48;
  wire Mshreg_stage3_v_22_49;
  wire Mshreg_stage3_v_23_50;
  wire Mshreg_stage3_v_24_51;
  wire Mshreg_stage3_v_25_52;
  wire Mshreg_stage3_v_26_53;
  wire Mshreg_stage3_v_27_54;
  wire Mshreg_stage3_v_28_55;
  wire Mshreg_stage3_v_29_56;
  wire Mshreg_stage3_v_3_57;
  wire Mshreg_stage3_v_30_58;
  wire Mshreg_stage3_v_31_59;
  wire Mshreg_stage3_v_32_60;
  wire Mshreg_stage3_v_33_61;
  wire Mshreg_stage3_v_34_62;
  wire Mshreg_stage3_v_35_63;
  wire Mshreg_stage3_v_36_64;
  wire Mshreg_stage3_v_37_65;
  wire Mshreg_stage3_v_38_66;
  wire Mshreg_stage3_v_39_67;
  wire Mshreg_stage3_v_4_68;
  wire Mshreg_stage3_v_40_69;
  wire Mshreg_stage3_v_41_70;
  wire Mshreg_stage3_v_42_71;
  wire Mshreg_stage3_v_43_72;
  wire Mshreg_stage3_v_44_73;
  wire Mshreg_stage3_v_45_74;
  wire Mshreg_stage3_v_46_75;
  wire Mshreg_stage3_v_47_76;
  wire Mshreg_stage3_v_48_77;
  wire Mshreg_stage3_v_49_78;
  wire Mshreg_stage3_v_5_79;
  wire Mshreg_stage3_v_50_80;
  wire Mshreg_stage3_v_51_81;
  wire Mshreg_stage3_v_52_82;
  wire Mshreg_stage3_v_53_83;
  wire Mshreg_stage3_v_54_84;
  wire Mshreg_stage3_v_55_85;
  wire Mshreg_stage3_v_56_86;
  wire Mshreg_stage3_v_57_87;
  wire Mshreg_stage3_v_58_88;
  wire Mshreg_stage3_v_59_89;
  wire Mshreg_stage3_v_6_90;
  wire Mshreg_stage3_v_60_91;
  wire Mshreg_stage3_v_61_92;
  wire Mshreg_stage3_v_62_93;
  wire Mshreg_stage3_v_63_94;
  wire Mshreg_stage3_v_64_95;
  wire Mshreg_stage3_v_65_96;
  wire Mshreg_stage3_v_66_97;
  wire Mshreg_stage3_v_67_98;
  wire Mshreg_stage3_v_68_99;
  wire Mshreg_stage3_v_69_100;
  wire Mshreg_stage3_v_7_101;
  wire Mshreg_stage3_v_70_102;
  wire Mshreg_stage3_v_71_103;
  wire Mshreg_stage3_v_72_104;
  wire Mshreg_stage3_v_73_105;
  wire Mshreg_stage3_v_74_106;
  wire Mshreg_stage3_v_75_107;
  wire Mshreg_stage3_v_76_108;
  wire Mshreg_stage3_v_77_109;
  wire Mshreg_stage3_v_78_110;
  wire Mshreg_stage3_v_79_111;
  wire Mshreg_stage3_v_8_112;
  wire Mshreg_stage3_v_80_113;
  wire Mshreg_stage3_v_81_114;
  wire Mshreg_stage3_v_82_115;
  wire Mshreg_stage3_v_83_116;
  wire Mshreg_stage3_v_84_117;
  wire Mshreg_stage3_v_85_118;
  wire Mshreg_stage3_v_86_119;
  wire Mshreg_stage3_v_87_120;
  wire Mshreg_stage3_v_88_121;
  wire Mshreg_stage3_v_89_122;
  wire Mshreg_stage3_v_9_123;
  wire Mshreg_stage3_v_90_124;
  wire Mshreg_stage3_v_91_125;
  wire Mshreg_stage3_v_92_126;
  wire Mshreg_stage3_v_93_127;
  wire Mshreg_stage3_v_94_128;
  wire Mshreg_stage3_v_95_129;
  wire N0;
  wire N01;
  wire N02;
  wire N1;
  wire N10;
  wire N100;
  wire N102;
  wire N103;
  wire N105;
  wire N106;
  wire N108;
  wire N109;
  wire N11;
  wire N111;
  wire N112;
  wire N114;
  wire N115;
  wire N12;
  wire N14;
  wire N16;
  wire N18;
  wire N2;
  wire N20;
  wire N21;
  wire N22;
  wire N24;
  wire N25;
  wire N27;
  wire N28;
  wire N3;
  wire N30;
  wire N31;
  wire N33;
  wire N34;
  wire N36;
  wire N37;
  wire N39;
  wire N4;
  wire N40;
  wire N41;
  wire N42;
  wire N43;
  wire N45;
  wire N46;
  wire N48;
  wire N49;
  wire N5;
  wire N51;
  wire N52;
  wire N54;
  wire N55;
  wire N57;
  wire N58;
  wire N6;
  wire N60;
  wire N61;
  wire N63;
  wire N64;
  wire N66;
  wire N67;
  wire N69;
  wire N70;
  wire N72;
  wire N73;
  wire N75;
  wire N76;
  wire N78;
  wire N79;
  wire N8;
  wire N81;
  wire N82;
  wire N84;
  wire N85;
  wire N87;
  wire N88;
  wire N90;
  wire N91;
  wire N93;
  wire N94;
  wire N96;
  wire N97;
  wire N99;
  wire clk_BUFGP;
  wire n_0_IBUF_310;
  wire n_10_IBUF_311;
  wire n_11_IBUF_312;
  wire n_12_IBUF_313;
  wire n_13_IBUF_314;
  wire n_14_IBUF_315;
  wire n_15_IBUF_316;
  wire n_16_IBUF_317;
  wire n_17_IBUF_318;
  wire n_18_IBUF_319;
  wire n_19_IBUF_320;
  wire n_1_IBUF_321;
  wire n_20_IBUF_322;
  wire n_21_IBUF_323;
  wire n_22_IBUF_324;
  wire n_23_IBUF_325;
  wire n_24_IBUF_326;
  wire n_25_IBUF_327;
  wire n_26_IBUF_328;
  wire n_27_IBUF_329;
  wire n_28_IBUF_330;
  wire n_29_IBUF_331;
  wire n_2_IBUF_332;
  wire n_30_IBUF_333;
  wire n_31_IBUF_334;
  wire n_32_IBUF_335;
  wire n_33_IBUF_336;
  wire n_34_IBUF_337;
  wire n_35_IBUF_338;
  wire n_36_IBUF_339;
  wire n_37_IBUF_340;
  wire n_38_IBUF_341;
  wire n_39_IBUF_342;
  wire n_3_IBUF_343;
  wire n_40_IBUF_344;
  wire n_41_IBUF_345;
  wire n_42_IBUF_346;
  wire n_43_IBUF_347;
  wire n_44_IBUF_348;
  wire n_45_IBUF_349;
  wire n_46_IBUF_350;
  wire n_47_IBUF_351;
  wire n_48_IBUF_352;
  wire n_49_IBUF_353;
  wire n_4_IBUF_354;
  wire n_50_IBUF_355;
  wire n_51_IBUF_356;
  wire n_52_IBUF_357;
  wire n_53_IBUF_358;
  wire n_54_IBUF_359;
  wire n_55_IBUF_360;
  wire n_56_IBUF_361;
  wire n_57_IBUF_362;
  wire n_58_IBUF_363;
  wire n_59_IBUF_364;
  wire n_5_IBUF_365;
  wire n_60_IBUF_366;
  wire n_61_IBUF_367;
  wire n_62_IBUF_368;
  wire n_63_IBUF_369;
  wire n_64_IBUF_370;
  wire n_65_IBUF_371;
  wire n_66_IBUF_372;
  wire n_67_IBUF_373;
  wire n_68_IBUF_374;
  wire n_69_IBUF_375;
  wire n_6_IBUF_376;
  wire n_70_IBUF_377;
  wire n_71_IBUF_378;
  wire n_72_IBUF_379;
  wire n_73_IBUF_380;
  wire n_74_IBUF_381;
  wire n_75_IBUF_382;
  wire n_76_IBUF_383;
  wire n_77_IBUF_384;
  wire n_78_IBUF_385;
  wire n_79_IBUF_386;
  wire n_7_IBUF_387;
  wire n_80_IBUF_388;
  wire n_81_IBUF_389;
  wire n_82_IBUF_390;
  wire n_83_IBUF_391;
  wire n_84_IBUF_392;
  wire n_85_IBUF_393;
  wire n_86_IBUF_394;
  wire n_87_IBUF_395;
  wire n_88_IBUF_396;
  wire n_89_IBUF_397;
  wire n_8_IBUF_398;
  wire n_90_IBUF_399;
  wire n_91_IBUF_400;
  wire n_92_IBUF_401;
  wire n_93_IBUF_402;
  wire n_94_IBUF_403;
  wire n_95_IBUF_404;
  wire n_9_IBUF_405;
  wire new_data_IBUF_407;
  wire output_valid_OBUF1_409;
  wire r_0_506;
  wire r_1_507;
  wire r_10_508;
  wire r_11_509;
  wire r_12_510;
  wire r_13_511;
  wire r_14_512;
  wire r_15_513;
  wire r_16_514;
  wire r_17_515;
  wire r_18_516;
  wire r_19_517;
  wire r_2_518;
  wire r_20_519;
  wire r_21_520;
  wire r_22_521;
  wire r_23_522;
  wire r_24_523;
  wire r_25_524;
  wire r_26_525;
  wire r_27_526;
  wire r_28_527;
  wire r_29_528;
  wire r_3_529;
  wire r_30_530;
  wire r_31_531;
  wire r_32_532;
  wire r_33_533;
  wire r_34_534;
  wire r_35_535;
  wire r_36_536;
  wire r_37_537;
  wire r_38_538;
  wire r_39_539;
  wire r_4_540;
  wire r_40_541;
  wire r_41_542;
  wire r_42_543;
  wire r_43_544;
  wire r_44_545;
  wire r_45_546;
  wire r_46_547;
  wire r_47_548;
  wire r_48_549;
  wire r_49_550;
  wire r_5_551;
  wire r_50_552;
  wire r_51_553;
  wire r_52_554;
  wire r_53_555;
  wire r_54_556;
  wire r_55_557;
  wire r_56_558;
  wire r_57_559;
  wire r_58_560;
  wire r_59_561;
  wire r_6_562;
  wire r_60_563;
  wire r_61_564;
  wire r_62_565;
  wire r_63_566;
  wire r_64_567;
  wire r_65_568;
  wire r_66_569;
  wire r_67_570;
  wire r_68_571;
  wire r_69_572;
  wire r_7_573;
  wire r_70_574;
  wire r_71_575;
  wire r_72_576;
  wire r_73_577;
  wire r_74_578;
  wire r_75_579;
  wire r_76_580;
  wire r_77_581;
  wire r_78_582;
  wire r_79_583;
  wire r_8_584;
  wire r_80_585;
  wire r_81_586;
  wire r_82_587;
  wire r_83_588;
  wire r_84_589;
  wire r_85_590;
  wire r_86_591;
  wire r_87_592;
  wire r_88_593;
  wire r_89_594;
  wire r_9_595;
  wire r_90_596;
  wire r_91_597;
  wire r_92_598;
  wire r_93_599;
  wire r_94_600;
  wire r_95_601;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_0 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_1 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_10 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_11 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_12 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_13 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_14 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_15 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_16 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_17 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_18 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_19 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_2 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_20 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_21 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_22 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_23 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_24 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_25 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_26 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_27 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_28 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_29 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_3 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_30 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_31 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_32 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_33 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_34 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_35 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_36 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_37 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_38 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_39 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_4 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_40 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_41 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_42 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_43 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_44 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_45 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_46 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_47 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_5 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_6 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_7 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_8 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_9 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_0 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_1 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_10 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_11 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_12 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_13 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_14 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_15 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_16 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_17 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_18 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_19 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_2 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_20 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_21 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_22 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_23 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_24 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_25 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_26 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_27 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_28 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_29 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_3 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_4 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_5 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_6 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_7 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_8 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_9 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_0 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_1 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_10 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_11 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_12 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_13 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_14 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_15 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_16 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_17 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_18 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_19 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_2 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_20 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_21 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_22 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_23 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_24 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_25 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_26 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_27 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_28 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_29 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_3 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_30 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_31 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_32 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_33 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_34 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_35 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_36 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_37 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_38 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_39 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_4 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_40 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_41 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_42 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_43 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_44 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_45 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_46 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_47 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_5 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_6 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_7 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_8 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_9 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_0 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_1 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_10 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_11 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_12 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_13 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_14 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_15 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_16 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_17 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_18 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_19 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_2 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_20 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_21 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_22 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_23 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_24 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_25 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_26 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_27 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_28 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_29 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_3 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_4 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_5 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_6 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_7 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_8 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_9 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_0 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_1 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_10 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_11 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_12 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_13 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_14 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_15 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_16 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_17 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_18 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_19 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_2 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_20 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_21 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_22 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_23 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_24 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_25 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_26 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_27 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_28 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_29 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_3 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_30 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_31 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_32 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_33 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_34 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_35 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_36 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_37 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_38 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_39 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_4 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_40 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_41 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_42 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_43 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_44 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_45 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_46 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_47 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_5 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_6 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_7 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_8 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_9 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<24> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<25> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<26> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<27> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<28> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<29> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<30> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<31> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<32> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<33> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<34> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<35> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<36> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<37> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<38> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<39> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<40> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<41> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<42> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<43> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<44> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<45> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<46> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<47> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<48> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<49> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<50> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<51> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<52> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<53> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<54> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<55> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<56> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<57> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<58> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ;
  wire \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_0 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_1 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_10 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_11 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_12 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_13 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_14 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_15 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_16 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_17 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_18 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_19 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_2 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_20 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_21 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_22 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_23 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_24 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_25 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_26 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_27 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_28 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_29 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_3 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_30 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_31 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_32 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_33 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_34 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_35 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_36 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_37 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_38 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_39 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_4 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_40 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_41 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_42 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_43 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_44 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_45 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_46 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_47 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_5 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_6 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_7 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_8 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_9 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_0 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_1 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_10 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_11 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_12 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_13 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_14 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_15 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_16 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_17 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_18 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_19 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_2 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_20 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_21 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_22 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_23 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_24 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_25 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_26 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_27 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_28 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_29 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_3 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_4 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_5 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_6 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_7 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_8 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_9 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_0 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_1 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_10 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_11 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_12 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_13 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_14 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_15 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_16 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_17 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_18 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_19 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_2 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_20 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_21 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_22 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_23 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_24 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_25 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_26 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_27 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_28 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_29 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_3 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_30 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_31 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_32 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_33 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_34 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_35 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_36 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_37 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_38 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_39 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_4 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_40 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_41 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_42 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_43 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_44 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_45 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_46 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_47 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_5 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_6 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_7 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_8 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_9 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_0 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_1 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_10 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_11 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_12 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_13 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_14 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_15 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_16 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_17 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_18 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_19 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_2 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_20 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_21 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_22 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_23 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_24 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_25 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_26 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_27 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_28 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_29 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_3 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_4 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_5 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_6 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_7 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_8 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_9 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_0 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_1 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_10 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_11 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_12 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_13 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_14 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_15 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_16 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_17 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_18 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_19 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_2 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_20 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_21 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_22 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_23 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_24 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_25 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_26 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_27 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_28 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_29 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_3 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_30 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_31 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_32 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_33 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_34 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_35 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_36 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_37 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_38 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_39 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_4 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_40 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_41 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_42 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_43 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_44 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_45 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_46 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_47 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_5 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_6 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_7 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_8 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_9 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<24> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<25> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<26> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<27> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<28> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<29> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<30> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<31> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<32> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<33> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<34> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<35> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<36> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<37> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<38> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<39> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<40> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<41> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<42> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<43> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<44> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<45> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<46> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<47> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<48> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<49> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<50> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<51> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<52> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<53> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<54> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<55> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<56> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<57> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<58> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<59> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<60> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<61> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<62> ;
  wire \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<63> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_0 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_1 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_10 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_11 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_12 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_13 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_14 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_15 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_16 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_17 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_18 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_19 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_2 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_20 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_21 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_22 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_23 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_24 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_25 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_26 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_27 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_28 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_29 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_3 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_30 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_31 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_32 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_33 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_34 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_35 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_36 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_37 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_38 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_39 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_4 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_40 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_41 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_42 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_43 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_44 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_45 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_46 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_47 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_5 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_6 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_7 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_8 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_9 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_0 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_1 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_10 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_11 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_12 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_13 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_14 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_15 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_16 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_17 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_18 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_19 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_2 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_20 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_21 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_22 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_23 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_24 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_25 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_26 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_27 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_28 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_29 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_3 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_4 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_5 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_6 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_7 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_8 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_9 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_0 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_1 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_10 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_11 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_12 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_13 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_14 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_15 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_16 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_17 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_18 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_19 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_2 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_20 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_21 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_22 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_23 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_24 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_25 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_26 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_27 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_28 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_29 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_3 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_30 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_31 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_32 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_33 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_34 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_35 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_36 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_37 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_38 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_39 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_4 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_40 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_41 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_42 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_43 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_44 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_45 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_46 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_47 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_5 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_6 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_7 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_8 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_9 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_0 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_1 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_10 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_11 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_12 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_13 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_14 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_15 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_16 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_17 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_18 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_19 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_2 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_20 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_21 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_22 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_23 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_24 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_25 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_26 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_27 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_28 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_29 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_3 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_4 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_5 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_6 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_7 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_8 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_9 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_0 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_1 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_10 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_11 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_12 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_13 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_14 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_15 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_16 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_17 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_18 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_19 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_2 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_20 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_21 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_22 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_23 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_24 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_25 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_26 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_27 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_28 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_29 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_3 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_30 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_31 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_32 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_33 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_34 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_35 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_36 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_37 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_38 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_39 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_4 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_40 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_41 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_42 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_43 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_44 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_45 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_46 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_47 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_5 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_6 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_7 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_8 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_9 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<24> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<25> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<26> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<27> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<28> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<29> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<30> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<31> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<32> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<33> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<34> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<35> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<36> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<37> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<38> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<39> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<40> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<41> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<42> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<43> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<44> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<45> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<46> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<47> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<48> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<49> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<50> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<51> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<52> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<53> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<54> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<55> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<56> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<57> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<58> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<59> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<60> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<61> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<62> ;
  wire \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<63> ;
  wire \stage2_almost_res[31] ;
  wire \stage2_almost_res[63] ;
  wire \stage2_almost_res[95] ;
  wire stage2_dot2_10_BRB1_1598;
  wire stage2_dot2_11_BRB0_1599;
  wire stage2_dot2_12_BRB0_1600;
  wire stage2_dot2_13_BRB0_1601;
  wire stage2_dot2_14_BRB0_1602;
  wire stage2_dot2_15_BRB0_1603;
  wire stage2_dot2_16_BRB0_1604;
  wire stage2_dot2_17_BRB0_1605;
  wire stage2_dot2_18_BRB0_1606;
  wire stage2_dot2_19_BRB0_1607;
  wire stage2_dot2_1_BRB0_1608;
  wire stage2_dot2_1_BRB1_1609;
  wire stage2_dot2_1_BRB2_1610;
  wire stage2_dot2_20_BRB0_1611;
  wire stage2_dot2_21_BRB0_1612;
  wire stage2_dot2_22_BRB0_1613;
  wire stage2_dot2_23_BRB0_1614;
  wire stage2_dot2_24_BRB0_1615;
  wire stage2_dot2_25_BRB0_1616;
  wire stage2_dot2_26_BRB0_1617;
  wire stage2_dot2_27_BRB0_1618;
  wire stage2_dot2_28_BRB0_1619;
  wire stage2_dot2_29_BRB0_1620;
  wire stage2_dot2_2_BRB0_1621;
  wire stage2_dot2_30_BRB0_1622;
  wire stage2_dot2_31_BRB0_1623;
  wire stage2_dot2_3_BRB0_1624;
  wire stage2_dot2_4_BRB1_1625;
  wire stage2_dot2_5_BRB1_1626;
  wire stage2_dot2_6_BRB1_1627;
  wire stage2_dot2_7_BRB1_1628;
  wire stage2_dot2_8_BRB1_1629;
  wire stage2_dot2_9_BRB1_1630;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_30 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_31 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_32 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_33 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_34 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_35 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_36 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_37 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_38 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_39 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_40 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_41 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_42 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_43 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_44 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_45 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_46 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_47 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_30 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_31 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_32 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_33 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_34 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_35 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_36 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_37 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_38 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_39 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_40 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_41 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_42 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_43 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_44 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_45 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_46 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_47 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_30 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_31 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_32 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_33 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_34 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_35 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_36 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_37 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_38 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_39 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_40 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_41 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_42 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_43 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_44 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_45 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_46 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_47 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<24> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<25> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<26> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<27> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<28> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<29> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<30> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<31> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<32> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<33> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<34> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<35> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<36> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<37> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<38> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<39> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<40> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<41> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<42> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<43> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<44> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<45> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<46> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<47> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<48> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<49> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<50> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<51> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<52> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<53> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<54> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<55> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<56> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<57> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<58> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<59> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<60> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<61> ;
  wire \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<62> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_30 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_31 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_32 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_33 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_34 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_35 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_36 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_37 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_38 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_39 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_40 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_41 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_42 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_43 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_44 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_45 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_46 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_47 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_30 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_31 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_32 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_33 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_34 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_35 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_36 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_37 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_38 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_39 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_40 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_41 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_42 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_43 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_44 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_45 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_46 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_47 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_30 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_31 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_32 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_33 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_34 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_35 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_36 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_37 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_38 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_39 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_40 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_41 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_42 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_43 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_44 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_45 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_46 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_47 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<24> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<25> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<26> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<27> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<28> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<29> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<30> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<31> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<32> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<33> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<34> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<35> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<36> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<37> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<38> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<39> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<40> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<41> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<42> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<43> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<44> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<45> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<46> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<47> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<48> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<49> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<50> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<51> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<52> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<53> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<54> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<55> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<56> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<57> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<58> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<59> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<60> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<61> ;
  wire \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<62> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_30 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_31 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_32 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_33 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_34 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_35 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_36 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_37 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_38 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_39 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_40 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_41 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_42 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_43 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_44 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_45 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_46 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_47 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_30 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_31 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_32 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_33 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_34 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_35 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_36 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_37 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_38 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_39 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_40 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_41 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_42 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_43 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_44 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_45 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_46 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_47 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_0 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_1 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_10 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_11 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_12 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_13 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_14 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_15 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_16 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_17 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_18 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_19 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_2 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_20 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_21 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_22 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_23 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_24 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_25 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_26 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_27 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_28 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_29 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_3 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_30 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_31 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_32 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_33 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_34 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_35 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_36 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_37 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_38 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_39 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_4 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_40 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_41 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_42 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_43 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_44 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_45 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_46 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_47 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_5 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_6 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_7 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_8 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_9 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<24> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<25> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<26> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<27> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<28> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<29> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<30> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<31> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<32> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<33> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<34> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<35> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<36> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<37> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<38> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<39> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<40> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<41> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<42> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<43> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<44> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<45> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<46> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<47> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<48> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<49> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<50> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<51> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<52> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<53> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<54> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<55> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<56> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<57> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<58> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<59> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<60> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<61> ;
  wire \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<62> ;
  wire stage3_almost_res_0_BRB0_2426;
  wire stage3_almost_res_0_BRB1_2427;
  wire stage3_almost_res_10_BRB0_2430;
  wire stage3_almost_res_11_BRB0_2432;
  wire stage3_almost_res_12_BRB0_2434;
  wire stage3_almost_res_13_BRB0_2436;
  wire stage3_almost_res_14_BRB0_2438;
  wire stage3_almost_res_15_BRB0_2440;
  wire stage3_almost_res_16_BRB0_2442;
  wire stage3_almost_res_17_BRB0_2444;
  wire stage3_almost_res_18_BRB0_2446;
  wire stage3_almost_res_19_BRB0_2448;
  wire stage3_almost_res_1_BRB0_2449;
  wire stage3_almost_res_20_BRB0_2452;
  wire stage3_almost_res_21_BRB0_2454;
  wire stage3_almost_res_22_BRB0_2456;
  wire stage3_almost_res_23_BRB0_2458;
  wire stage3_almost_res_24_BRB0_2460;
  wire stage3_almost_res_25_BRB0_2462;
  wire stage3_almost_res_26_BRB0_2464;
  wire stage3_almost_res_27_BRB0_2466;
  wire stage3_almost_res_28_BRB0_2468;
  wire stage3_almost_res_29_BRB0_2470;
  wire stage3_almost_res_2_BRB0_2471;
  wire stage3_almost_res_30_BRB0_2474;
  wire stage3_almost_res_32_BRB0_2477;
  wire stage3_almost_res_32_BRB1_2478;
  wire stage3_almost_res_33_BRB0_2480;
  wire stage3_almost_res_34_BRB0_2482;
  wire stage3_almost_res_35_BRB0_2484;
  wire stage3_almost_res_36_BRB0_2486;
  wire stage3_almost_res_37_BRB0_2488;
  wire stage3_almost_res_38_BRB0_2490;
  wire stage3_almost_res_39_BRB0_2492;
  wire stage3_almost_res_3_BRB0_2493;
  wire stage3_almost_res_40_BRB0_2496;
  wire stage3_almost_res_41_BRB0_2498;
  wire stage3_almost_res_42_BRB0_2500;
  wire stage3_almost_res_43_BRB0_2502;
  wire stage3_almost_res_44_BRB0_2504;
  wire stage3_almost_res_45_BRB0_2506;
  wire stage3_almost_res_46_BRB0_2508;
  wire stage3_almost_res_47_BRB0_2510;
  wire stage3_almost_res_48_BRB0_2512;
  wire stage3_almost_res_49_BRB0_2514;
  wire stage3_almost_res_4_BRB0_2515;
  wire stage3_almost_res_50_BRB0_2518;
  wire stage3_almost_res_51_BRB0_2520;
  wire stage3_almost_res_52_BRB0_2522;
  wire stage3_almost_res_53_BRB0_2524;
  wire stage3_almost_res_54_BRB0_2526;
  wire stage3_almost_res_55_BRB0_2528;
  wire stage3_almost_res_56_BRB0_2530;
  wire stage3_almost_res_57_BRB0_2532;
  wire stage3_almost_res_58_BRB0_2534;
  wire stage3_almost_res_59_BRB0_2536;
  wire stage3_almost_res_5_BRB0_2537;
  wire stage3_almost_res_60_BRB0_2540;
  wire stage3_almost_res_61_BRB0_2542;
  wire stage3_almost_res_62_BRB0_2544;
  wire stage3_almost_res_64_BRB0_2547;
  wire stage3_almost_res_64_BRB1_2548;
  wire stage3_almost_res_65_BRB0_2550;
  wire stage3_almost_res_66_BRB0_2552;
  wire stage3_almost_res_67_BRB0_2554;
  wire stage3_almost_res_68_BRB0_2556;
  wire stage3_almost_res_69_BRB0_2558;
  wire stage3_almost_res_6_BRB0_2559;
  wire stage3_almost_res_70_BRB0_2562;
  wire stage3_almost_res_71_BRB0_2564;
  wire stage3_almost_res_72_BRB0_2566;
  wire stage3_almost_res_73_BRB0_2568;
  wire stage3_almost_res_74_BRB0_2570;
  wire stage3_almost_res_75_BRB0_2572;
  wire stage3_almost_res_76_BRB0_2574;
  wire stage3_almost_res_77_BRB0_2576;
  wire stage3_almost_res_78_BRB0_2578;
  wire stage3_almost_res_79_BRB0_2580;
  wire stage3_almost_res_7_BRB0_2581;
  wire stage3_almost_res_80_BRB0_2584;
  wire stage3_almost_res_81_BRB0_2586;
  wire stage3_almost_res_82_BRB0_2588;
  wire stage3_almost_res_83_BRB0_2590;
  wire stage3_almost_res_84_BRB0_2592;
  wire stage3_almost_res_85_BRB0_2594;
  wire stage3_almost_res_86_BRB0_2596;
  wire stage3_almost_res_87_BRB0_2598;
  wire stage3_almost_res_88_BRB0_2600;
  wire stage3_almost_res_89_BRB0_2602;
  wire stage3_almost_res_8_BRB0_2603;
  wire stage3_almost_res_90_BRB0_2606;
  wire stage3_almost_res_91_BRB0_2608;
  wire stage3_almost_res_92_BRB0_2610;
  wire stage3_almost_res_93_BRB0_2612;
  wire stage3_almost_res_94_BRB0_2614;
  wire stage3_almost_res_9_BRB0_2616;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<0>_2713 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<10>_2714 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<11>_2715 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<12>_2716 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<13>_2717 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<14>_2718 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<15>_2719 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<16>_2720 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<17>_2721 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<18>_2722 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<19>_2723 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<1>_2724 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<20>_2725 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<21>_2726 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<22>_2727 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<23>_2728 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<24>_2729 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<25>_2730 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<26>_2731 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<27>_2732 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<28>_2733 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<29>_2734 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<2>_2735 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<30>_2736 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<31>_2737 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<3>_2738 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<4>_2739 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<5>_2740 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<6>_2741 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<7>_2742 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<8>_2743 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<9>_2744 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<0>_2745 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<10>_2746 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<11>_2747 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<12>_2748 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<13>_2749 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<14>_2750 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<15>_2751 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<16>_2752 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<17>_2753 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<18>_2754 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<19>_2755 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<1>_2756 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<20>_2757 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<21>_2758 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<22>_2759 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<23>_2760 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<24>_2761 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<25>_2762 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<26>_2763 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<27>_2764 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<28>_2765 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<29>_2766 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<2>_2767 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<30>_2768 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<31>_2769 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<32>_2770 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<3>_2771 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<4>_2772 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<5>_2773 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<6>_2774 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<7>_2775 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<8>_2776 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<9>_2777 ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<0> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<10> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<11> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<12> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<13> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<14> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<15> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<16> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<17> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<18> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<19> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<1> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<20> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<21> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<22> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<23> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<24> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<25> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<26> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<27> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<28> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<29> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<2> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<30> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<3> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<4> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<5> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<6> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<7> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<8> ;
  wire \stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<9> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<0>_2810 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<10>_2811 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<11>_2812 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<12>_2813 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<13>_2814 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<14>_2815 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<15>_2816 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<16>_2817 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<17>_2818 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<18>_2819 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<19>_2820 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<1>_2821 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<20>_2822 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<21>_2823 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<22>_2824 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<23>_2825 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<24>_2826 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<25>_2827 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<26>_2828 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<27>_2829 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<28>_2830 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<29>_2831 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<2>_2832 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<30>_2833 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<31>_2834 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<3>_2835 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<4>_2836 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<5>_2837 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<6>_2838 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<7>_2839 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<8>_2840 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<9>_2841 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<0>_2842 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<10>_2843 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<11>_2844 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<12>_2845 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<13>_2846 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<14>_2847 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<15>_2848 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<16>_2849 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<17>_2850 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<18>_2851 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<19>_2852 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<1>_2853 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<20>_2854 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<21>_2855 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<22>_2856 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<23>_2857 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<24>_2858 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<25>_2859 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<26>_2860 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<27>_2861 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<28>_2862 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<29>_2863 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<2>_2864 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<30>_2865 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<31>_2866 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<32>_2867 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<3>_2868 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<4>_2869 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<5>_2870 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<6>_2871 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<7>_2872 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<8>_2873 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<9>_2874 ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<0> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<10> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<11> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<12> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<13> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<14> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<15> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<16> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<17> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<18> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<19> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<1> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<20> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<21> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<22> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<23> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<24> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<25> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<26> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<27> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<28> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<29> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<2> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<30> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<3> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<4> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<5> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<6> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<7> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<8> ;
  wire \stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<9> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<0>_2907 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<10>_2908 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<11>_2909 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<12>_2910 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<13>_2911 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<14>_2912 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<15>_2913 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<16>_2914 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<17>_2915 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<18>_2916 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<19>_2917 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<1>_2918 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<20>_2919 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<21>_2920 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<22>_2921 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<23>_2922 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<24>_2923 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<25>_2924 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<26>_2925 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<27>_2926 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<28>_2927 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<29>_2928 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<2>_2929 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<30>_2930 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<31>_2931 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<3>_2932 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<4>_2933 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<5>_2934 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<6>_2935 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<7>_2936 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<8>_2937 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<9>_2938 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<0>_2939 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<10>_2940 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<11>_2941 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<12>_2942 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<13>_2943 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<14>_2944 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<15>_2945 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<16>_2946 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<17>_2947 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<18>_2948 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<19>_2949 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<1>_2950 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<20>_2951 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<21>_2952 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<22>_2953 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<23>_2954 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<24>_2955 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<25>_2956 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<26>_2957 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<27>_2958 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<28>_2959 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<29>_2960 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<2>_2961 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<30>_2962 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<31>_2963 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<32>_2964 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<3>_2965 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<4>_2966 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<5>_2967 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<6>_2968 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<7>_2969 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<8>_2970 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<9>_2971 ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<0> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<10> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<11> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<12> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<13> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<14> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<15> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<16> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<17> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<18> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<19> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<1> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<20> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<21> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<22> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<23> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<24> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<25> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<26> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<27> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<28> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<29> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<2> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<30> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<3> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<4> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<5> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<6> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<7> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<8> ;
  wire \stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<9> ;
  wire v_0_IBUF_3196;
  wire v_10_IBUF_3197;
  wire v_11_IBUF_3198;
  wire v_12_IBUF_3199;
  wire v_13_IBUF_3200;
  wire v_14_IBUF_3201;
  wire v_15_IBUF_3202;
  wire v_16_IBUF_3203;
  wire v_17_IBUF_3204;
  wire v_18_IBUF_3205;
  wire v_19_IBUF_3206;
  wire v_1_IBUF_3207;
  wire v_20_IBUF_3208;
  wire v_21_IBUF_3209;
  wire v_22_IBUF_3210;
  wire v_23_IBUF_3211;
  wire v_24_IBUF_3212;
  wire v_25_IBUF_3213;
  wire v_26_IBUF_3214;
  wire v_27_IBUF_3215;
  wire v_28_IBUF_3216;
  wire v_29_IBUF_3217;
  wire v_2_IBUF_3218;
  wire v_30_IBUF_3219;
  wire v_31_IBUF_3220;
  wire v_32_IBUF_3221;
  wire v_33_IBUF_3222;
  wire v_34_IBUF_3223;
  wire v_35_IBUF_3224;
  wire v_36_IBUF_3225;
  wire v_37_IBUF_3226;
  wire v_38_IBUF_3227;
  wire v_39_IBUF_3228;
  wire v_3_IBUF_3229;
  wire v_40_IBUF_3230;
  wire v_41_IBUF_3231;
  wire v_42_IBUF_3232;
  wire v_43_IBUF_3233;
  wire v_44_IBUF_3234;
  wire v_45_IBUF_3235;
  wire v_46_IBUF_3236;
  wire v_47_IBUF_3237;
  wire v_48_IBUF_3238;
  wire v_49_IBUF_3239;
  wire v_4_IBUF_3240;
  wire v_50_IBUF_3241;
  wire v_51_IBUF_3242;
  wire v_52_IBUF_3243;
  wire v_53_IBUF_3244;
  wire v_54_IBUF_3245;
  wire v_55_IBUF_3246;
  wire v_56_IBUF_3247;
  wire v_57_IBUF_3248;
  wire v_58_IBUF_3249;
  wire v_59_IBUF_3250;
  wire v_5_IBUF_3251;
  wire v_60_IBUF_3252;
  wire v_61_IBUF_3253;
  wire v_62_IBUF_3254;
  wire v_63_IBUF_3255;
  wire v_64_IBUF_3256;
  wire v_65_IBUF_3257;
  wire v_66_IBUF_3258;
  wire v_67_IBUF_3259;
  wire v_68_IBUF_3260;
  wire v_69_IBUF_3261;
  wire v_6_IBUF_3262;
  wire v_70_IBUF_3263;
  wire v_71_IBUF_3264;
  wire v_72_IBUF_3265;
  wire v_73_IBUF_3266;
  wire v_74_IBUF_3267;
  wire v_75_IBUF_3268;
  wire v_76_IBUF_3269;
  wire v_77_IBUF_3270;
  wire v_78_IBUF_3271;
  wire v_79_IBUF_3272;
  wire v_7_IBUF_3273;
  wire v_80_IBUF_3274;
  wire v_81_IBUF_3275;
  wire v_82_IBUF_3276;
  wire v_83_IBUF_3277;
  wire v_84_IBUF_3278;
  wire v_85_IBUF_3279;
  wire v_86_IBUF_3280;
  wire v_87_IBUF_3281;
  wire v_88_IBUF_3282;
  wire v_89_IBUF_3283;
  wire v_8_IBUF_3284;
  wire v_90_IBUF_3285;
  wire v_91_IBUF_3286;
  wire v_92_IBUF_3287;
  wire v_93_IBUF_3288;
  wire v_94_IBUF_3289;
  wire v_95_IBUF_3290;
  wire v_9_IBUF_3291;
  wire \clk_BUFGP/IBUFG_2 ;
  wire VCC;
  wire GND;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[47]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[46]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[45]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[44]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[43]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[42]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[41]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[40]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[39]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[38]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[37]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[36]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[35]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[34]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[33]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[32]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[31]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[30]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[47]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[46]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[45]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[44]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[43]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[42]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[41]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[40]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[39]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[38]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[37]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[36]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[35]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[34]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[33]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[32]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[31]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[30]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED ;
  wire \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED ;
  wire NLW_Mshreg_stage3_v_0_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_1_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_2_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_3_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_6_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_4_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_5_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_9_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_7_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_8_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_12_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_10_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_11_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_15_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_13_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_14_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_18_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_16_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_17_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_21_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_19_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_20_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_24_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_22_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_23_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_27_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_25_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_26_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_30_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_28_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_29_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_33_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_31_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_32_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_36_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_34_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_35_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_39_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_37_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_38_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_42_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_40_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_41_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_45_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_43_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_44_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_48_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_46_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_47_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_51_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_49_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_50_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_54_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_52_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_53_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_57_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_55_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_56_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_60_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_58_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_59_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_63_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_61_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_62_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_66_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_64_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_65_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_69_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_67_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_68_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_72_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_70_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_71_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_75_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_73_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_74_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_78_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_76_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_77_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_81_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_79_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_80_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_84_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_82_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_83_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_87_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_85_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_86_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_90_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_88_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_89_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_93_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_91_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_92_Q15_UNCONNECTED;
  wire NLW_Mshreg_output_valid_OBUF_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_94_Q15_UNCONNECTED;
  wire NLW_Mshreg_stage3_v_95_Q15_UNCONNECTED;
  wire [30 : 1] Madd_stage2_neg_dot2_sub0000_Madd_cy;
  wire [31 : 0] \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy ;
  wire [32 : 0] \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut ;
  wire [31 : 0] \stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 ;
  wire [31 : 0] \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy ;
  wire [32 : 0] \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut ;
  wire [31 : 0] \stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 ;
  wire [31 : 31] \stage1_reflect_dot/dot_add/fixed_add_b/r ;
  wire [31 : 0] \stage1_reflect_dot/dot_add/tmp ;
  wire [30 : 0] \stage1_reflect_dot/mull_r ;
  wire [31 : 1] stage2_neg_dot2;
  wire [31 : 1] stage2_neg_dot2_not0000;
  wire [95 : 0] stage3_almost_res;
  wire [95 : 0] stage3_r;
  wire [95 : 0] stage3_v;
  X_ZERO   XST_GND (
    .O(N0)
  );
  X_ONE   XST_VCC (
    .O(N1)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_almost_res_31 (
    .CLK(clk_BUFGP),
    .I(\stage2_almost_res[31] ),
    .O(stage3_almost_res[31]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_almost_res_63 (
    .CLK(clk_BUFGP),
    .I(\stage2_almost_res[63] ),
    .O(stage3_almost_res[63]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_almost_res_95 (
    .CLK(clk_BUFGP),
    .I(\stage2_almost_res[95] ),
    .O(stage3_almost_res[95]),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_0 (
    .CLK(clk_BUFGP),
    .I(stage3_r[0]),
    .O(r_0_506),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_1 (
    .CLK(clk_BUFGP),
    .I(stage3_r[1]),
    .O(r_1_507),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_2 (
    .CLK(clk_BUFGP),
    .I(stage3_r[2]),
    .O(r_2_518),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_3 (
    .CLK(clk_BUFGP),
    .I(stage3_r[3]),
    .O(r_3_529),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_4 (
    .CLK(clk_BUFGP),
    .I(stage3_r[4]),
    .O(r_4_540),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_5 (
    .CLK(clk_BUFGP),
    .I(stage3_r[5]),
    .O(r_5_551),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_6 (
    .CLK(clk_BUFGP),
    .I(stage3_r[6]),
    .O(r_6_562),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_7 (
    .CLK(clk_BUFGP),
    .I(stage3_r[7]),
    .O(r_7_573),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_8 (
    .CLK(clk_BUFGP),
    .I(stage3_r[8]),
    .O(r_8_584),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_9 (
    .CLK(clk_BUFGP),
    .I(stage3_r[9]),
    .O(r_9_595),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_10 (
    .CLK(clk_BUFGP),
    .I(stage3_r[10]),
    .O(r_10_508),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_11 (
    .CLK(clk_BUFGP),
    .I(stage3_r[11]),
    .O(r_11_509),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_12 (
    .CLK(clk_BUFGP),
    .I(stage3_r[12]),
    .O(r_12_510),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_13 (
    .CLK(clk_BUFGP),
    .I(stage3_r[13]),
    .O(r_13_511),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_14 (
    .CLK(clk_BUFGP),
    .I(stage3_r[14]),
    .O(r_14_512),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_15 (
    .CLK(clk_BUFGP),
    .I(stage3_r[15]),
    .O(r_15_513),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_16 (
    .CLK(clk_BUFGP),
    .I(stage3_r[16]),
    .O(r_16_514),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_17 (
    .CLK(clk_BUFGP),
    .I(stage3_r[17]),
    .O(r_17_515),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_18 (
    .CLK(clk_BUFGP),
    .I(stage3_r[18]),
    .O(r_18_516),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_19 (
    .CLK(clk_BUFGP),
    .I(stage3_r[19]),
    .O(r_19_517),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_20 (
    .CLK(clk_BUFGP),
    .I(stage3_r[20]),
    .O(r_20_519),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_21 (
    .CLK(clk_BUFGP),
    .I(stage3_r[21]),
    .O(r_21_520),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_22 (
    .CLK(clk_BUFGP),
    .I(stage3_r[22]),
    .O(r_22_521),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_23 (
    .CLK(clk_BUFGP),
    .I(stage3_r[23]),
    .O(r_23_522),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_24 (
    .CLK(clk_BUFGP),
    .I(stage3_r[24]),
    .O(r_24_523),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_25 (
    .CLK(clk_BUFGP),
    .I(stage3_r[25]),
    .O(r_25_524),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_26 (
    .CLK(clk_BUFGP),
    .I(stage3_r[26]),
    .O(r_26_525),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_27 (
    .CLK(clk_BUFGP),
    .I(stage3_r[27]),
    .O(r_27_526),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_28 (
    .CLK(clk_BUFGP),
    .I(stage3_r[28]),
    .O(r_28_527),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_29 (
    .CLK(clk_BUFGP),
    .I(stage3_r[29]),
    .O(r_29_528),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_30 (
    .CLK(clk_BUFGP),
    .I(stage3_r[30]),
    .O(r_30_530),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_31 (
    .CLK(clk_BUFGP),
    .I(stage3_r[31]),
    .O(r_31_531),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_32 (
    .CLK(clk_BUFGP),
    .I(stage3_r[32]),
    .O(r_32_532),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_33 (
    .CLK(clk_BUFGP),
    .I(stage3_r[33]),
    .O(r_33_533),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_34 (
    .CLK(clk_BUFGP),
    .I(stage3_r[34]),
    .O(r_34_534),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_35 (
    .CLK(clk_BUFGP),
    .I(stage3_r[35]),
    .O(r_35_535),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_36 (
    .CLK(clk_BUFGP),
    .I(stage3_r[36]),
    .O(r_36_536),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_37 (
    .CLK(clk_BUFGP),
    .I(stage3_r[37]),
    .O(r_37_537),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_38 (
    .CLK(clk_BUFGP),
    .I(stage3_r[38]),
    .O(r_38_538),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_39 (
    .CLK(clk_BUFGP),
    .I(stage3_r[39]),
    .O(r_39_539),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_40 (
    .CLK(clk_BUFGP),
    .I(stage3_r[40]),
    .O(r_40_541),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_41 (
    .CLK(clk_BUFGP),
    .I(stage3_r[41]),
    .O(r_41_542),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_42 (
    .CLK(clk_BUFGP),
    .I(stage3_r[42]),
    .O(r_42_543),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_43 (
    .CLK(clk_BUFGP),
    .I(stage3_r[43]),
    .O(r_43_544),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_44 (
    .CLK(clk_BUFGP),
    .I(stage3_r[44]),
    .O(r_44_545),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_45 (
    .CLK(clk_BUFGP),
    .I(stage3_r[45]),
    .O(r_45_546),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_46 (
    .CLK(clk_BUFGP),
    .I(stage3_r[46]),
    .O(r_46_547),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_47 (
    .CLK(clk_BUFGP),
    .I(stage3_r[47]),
    .O(r_47_548),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_48 (
    .CLK(clk_BUFGP),
    .I(stage3_r[48]),
    .O(r_48_549),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_49 (
    .CLK(clk_BUFGP),
    .I(stage3_r[49]),
    .O(r_49_550),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_50 (
    .CLK(clk_BUFGP),
    .I(stage3_r[50]),
    .O(r_50_552),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_51 (
    .CLK(clk_BUFGP),
    .I(stage3_r[51]),
    .O(r_51_553),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_52 (
    .CLK(clk_BUFGP),
    .I(stage3_r[52]),
    .O(r_52_554),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_53 (
    .CLK(clk_BUFGP),
    .I(stage3_r[53]),
    .O(r_53_555),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_54 (
    .CLK(clk_BUFGP),
    .I(stage3_r[54]),
    .O(r_54_556),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_55 (
    .CLK(clk_BUFGP),
    .I(stage3_r[55]),
    .O(r_55_557),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_56 (
    .CLK(clk_BUFGP),
    .I(stage3_r[56]),
    .O(r_56_558),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_57 (
    .CLK(clk_BUFGP),
    .I(stage3_r[57]),
    .O(r_57_559),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_58 (
    .CLK(clk_BUFGP),
    .I(stage3_r[58]),
    .O(r_58_560),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_59 (
    .CLK(clk_BUFGP),
    .I(stage3_r[59]),
    .O(r_59_561),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_60 (
    .CLK(clk_BUFGP),
    .I(stage3_r[60]),
    .O(r_60_563),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_61 (
    .CLK(clk_BUFGP),
    .I(stage3_r[61]),
    .O(r_61_564),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_62 (
    .CLK(clk_BUFGP),
    .I(stage3_r[62]),
    .O(r_62_565),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_63 (
    .CLK(clk_BUFGP),
    .I(stage3_r[63]),
    .O(r_63_566),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_64 (
    .CLK(clk_BUFGP),
    .I(stage3_r[64]),
    .O(r_64_567),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_65 (
    .CLK(clk_BUFGP),
    .I(stage3_r[65]),
    .O(r_65_568),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_66 (
    .CLK(clk_BUFGP),
    .I(stage3_r[66]),
    .O(r_66_569),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_67 (
    .CLK(clk_BUFGP),
    .I(stage3_r[67]),
    .O(r_67_570),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_68 (
    .CLK(clk_BUFGP),
    .I(stage3_r[68]),
    .O(r_68_571),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_69 (
    .CLK(clk_BUFGP),
    .I(stage3_r[69]),
    .O(r_69_572),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_70 (
    .CLK(clk_BUFGP),
    .I(stage3_r[70]),
    .O(r_70_574),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_71 (
    .CLK(clk_BUFGP),
    .I(stage3_r[71]),
    .O(r_71_575),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_72 (
    .CLK(clk_BUFGP),
    .I(stage3_r[72]),
    .O(r_72_576),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_73 (
    .CLK(clk_BUFGP),
    .I(stage3_r[73]),
    .O(r_73_577),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_74 (
    .CLK(clk_BUFGP),
    .I(stage3_r[74]),
    .O(r_74_578),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_75 (
    .CLK(clk_BUFGP),
    .I(stage3_r[75]),
    .O(r_75_579),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_76 (
    .CLK(clk_BUFGP),
    .I(stage3_r[76]),
    .O(r_76_580),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_77 (
    .CLK(clk_BUFGP),
    .I(stage3_r[77]),
    .O(r_77_581),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_78 (
    .CLK(clk_BUFGP),
    .I(stage3_r[78]),
    .O(r_78_582),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_79 (
    .CLK(clk_BUFGP),
    .I(stage3_r[79]),
    .O(r_79_583),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_80 (
    .CLK(clk_BUFGP),
    .I(stage3_r[80]),
    .O(r_80_585),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_81 (
    .CLK(clk_BUFGP),
    .I(stage3_r[81]),
    .O(r_81_586),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_82 (
    .CLK(clk_BUFGP),
    .I(stage3_r[82]),
    .O(r_82_587),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_83 (
    .CLK(clk_BUFGP),
    .I(stage3_r[83]),
    .O(r_83_588),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_84 (
    .CLK(clk_BUFGP),
    .I(stage3_r[84]),
    .O(r_84_589),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_85 (
    .CLK(clk_BUFGP),
    .I(stage3_r[85]),
    .O(r_85_590),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_86 (
    .CLK(clk_BUFGP),
    .I(stage3_r[86]),
    .O(r_86_591),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_87 (
    .CLK(clk_BUFGP),
    .I(stage3_r[87]),
    .O(r_87_592),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_88 (
    .CLK(clk_BUFGP),
    .I(stage3_r[88]),
    .O(r_88_593),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_89 (
    .CLK(clk_BUFGP),
    .I(stage3_r[89]),
    .O(r_89_594),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_90 (
    .CLK(clk_BUFGP),
    .I(stage3_r[90]),
    .O(r_90_596),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_91 (
    .CLK(clk_BUFGP),
    .I(stage3_r[91]),
    .O(r_91_597),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_92 (
    .CLK(clk_BUFGP),
    .I(stage3_r[92]),
    .O(r_92_598),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_93 (
    .CLK(clk_BUFGP),
    .I(stage3_r[93]),
    .O(r_93_599),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_94 (
    .CLK(clk_BUFGP),
    .I(stage3_r[94]),
    .O(r_94_600),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  r_95 (
    .CLK(clk_BUFGP),
    .I(stage3_r[95]),
    .O(r_95_601),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_DSP48E #(
    .AREG ( 1 ),
    .ACASCREG ( 1 ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .B_INPUT ( "DIRECT" ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N1),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, N0, N0, N0, N0, N0, N0, N0, N0, n_48_IBUF_352, n_47_IBUF_351, n_46_IBUF_350, n_45_IBUF_349, n_44_IBUF_348, 
n_43_IBUF_347, n_42_IBUF_346, n_41_IBUF_345, n_40_IBUF_344, n_39_IBUF_342, n_38_IBUF_341, n_37_IBUF_340, n_36_IBUF_339, n_35_IBUF_338, n_34_IBUF_337, 
n_33_IBUF_336, n_32_IBUF_335}),
    .PCIN({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[45]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[44]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[43]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[42]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[39]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[38]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[37]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[36]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[33]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[32]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[31]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[30]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[27]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[25]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[24]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[21]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[19]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[18]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[15]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[13]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[12]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[9]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[7]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[3]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[1]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCIN[0]_UNCONNECTED }),
    .B({N0, v_48_IBUF_3238, v_47_IBUF_3237, v_46_IBUF_3236, v_45_IBUF_3235, v_44_IBUF_3234, v_43_IBUF_3233, v_42_IBUF_3232, v_41_IBUF_3231, 
v_40_IBUF_3230, v_39_IBUF_3228, v_38_IBUF_3227, v_37_IBUF_3226, v_36_IBUF_3225, v_35_IBUF_3224, v_34_IBUF_3223, v_33_IBUF_3222, v_32_IBUF_3221}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N0, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[15]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[13]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[12]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[9]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[7]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[3]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[1]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_47 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_46 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_45 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_44 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_43 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_42 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_41 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_40 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_39 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_38 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_37 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_36 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_35 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_34 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_33 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_32 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_31 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_30 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_0 }),
    .P({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[30]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[26]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[24]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[20]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[18]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[14]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[12]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[27]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[25]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[24]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[21]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[19]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[18]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[15]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[13]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[12]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[9]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[7]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[3]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[1]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_0 }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_47 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_46 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_45 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_44 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_43 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_42 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_41 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_40 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_39 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_38 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_37 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_36 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_35 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_34 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_33 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_32 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_31 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_30 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCIN_0 }),
    .B({v_63_IBUF_3255, v_63_IBUF_3255, v_63_IBUF_3255, v_63_IBUF_3255, v_62_IBUF_3254, v_61_IBUF_3253, v_60_IBUF_3252, v_59_IBUF_3250, v_58_IBUF_3249
, v_57_IBUF_3248, v_56_IBUF_3247, v_55_IBUF_3246, v_54_IBUF_3245, v_53_IBUF_3244, v_52_IBUF_3243, v_51_IBUF_3242, v_50_IBUF_3241, v_49_IBUF_3239}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_47 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_46 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_45 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_44 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_43 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_42 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_41 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_40 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_39 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_38 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_37 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_36 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_35 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_34 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_33 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_32 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_31 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_30 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_0 }),
    .P({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[30]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[26]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[24]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[20]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[18]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[14]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[12]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACIN_0 }),
    .ACOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .AREG ( 1 ),
    .ACASCREG ( 1 ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .B_INPUT ( "DIRECT" ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N1),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, 
n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_62_IBUF_368, n_61_IBUF_367, n_60_IBUF_366, n_59_IBUF_364, n_58_IBUF_363, n_57_IBUF_362, 
n_56_IBUF_361, n_55_IBUF_360, n_54_IBUF_359, n_53_IBUF_358, n_52_IBUF_357, n_51_IBUF_356, n_50_IBUF_355, n_49_IBUF_353}),
    .PCIN({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_47 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_46 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_45 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_44 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_43 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_42 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_41 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_40 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_39 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_38 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_37 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_36 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_35 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_34 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_33 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_32 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_31 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_30 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCIN_0 }),
    .B({N0, v_48_IBUF_3238, v_47_IBUF_3237, v_46_IBUF_3236, v_45_IBUF_3235, v_44_IBUF_3234, v_43_IBUF_3233, v_42_IBUF_3232, v_41_IBUF_3231, 
v_40_IBUF_3230, v_39_IBUF_3228, v_38_IBUF_3227, v_37_IBUF_3226, v_36_IBUF_3225, v_35_IBUF_3224, v_34_IBUF_3223, v_33_IBUF_3222, v_32_IBUF_3221}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_47 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_46 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_45 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_44 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_43 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_42 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_41 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_40 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_39 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_38 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_37 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_36 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_35 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_34 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_33 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_32 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_31 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_30 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_0 }),
    .P({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[30]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[26]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[24]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[20]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[18]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[17]_UNCONNECTED , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<33> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<32> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<31> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<30> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<29> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<28> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<27> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<26> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<25> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<24> , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[5]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[1]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_0 }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_47 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_46 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_45 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_44 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_43 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_42 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_41 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_40 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_39 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_38 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_37 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_36 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_35 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_34 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_33 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_32 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_31 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_30 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCIN_0 }),
    .B({v_63_IBUF_3255, v_63_IBUF_3255, v_63_IBUF_3255, v_63_IBUF_3255, v_62_IBUF_3254, v_61_IBUF_3253, v_60_IBUF_3252, v_59_IBUF_3250, v_58_IBUF_3249
, v_57_IBUF_3248, v_56_IBUF_3247, v_55_IBUF_3246, v_54_IBUF_3245, v_53_IBUF_3244, v_52_IBUF_3243, v_51_IBUF_3242, v_50_IBUF_3241, v_49_IBUF_3239}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED }),
    .P({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_P[30]_UNCONNECTED , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<63> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<62> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<61> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<60> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<59> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<58> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<57> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<56> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<55> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<54> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<53> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<52> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<51> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<50> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<49> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<48> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<47> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<46> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<45> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<44> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<43> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<42> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<41> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<40> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<39> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<38> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<37> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<36> , 
\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<35> , \stage1_reflect_dot/gen_mul[1].dot_mul/tmp<34> }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_29 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_28 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_27 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_26 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_25 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_24 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_23 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_22 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_21 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_20 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_19 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_18 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_17 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_16 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_15 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_14 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_13 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_12 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_11 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_10 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_9 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_8 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_7 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_6 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_5 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_4 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_3 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_2 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_1 , 
\stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACIN_0 }),
    .ACOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .AREG ( 1 ),
    .ACASCREG ( 1 ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .B_INPUT ( "DIRECT" ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N1),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, N0, N0, N0, N0, N0, N0, N0, N0, n_16_IBUF_317, n_15_IBUF_316, n_14_IBUF_315, n_13_IBUF_314, n_12_IBUF_313, 
n_11_IBUF_312, n_10_IBUF_311, n_9_IBUF_405, n_8_IBUF_398, n_7_IBUF_387, n_6_IBUF_376, n_5_IBUF_365, n_4_IBUF_354, n_3_IBUF_343, n_2_IBUF_332, 
n_1_IBUF_321, n_0_IBUF_310}),
    .PCIN({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[45]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[44]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[43]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[42]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[39]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[38]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[37]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[36]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[33]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[32]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[31]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[30]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[27]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[25]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[24]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[21]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[19]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[18]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[15]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[13]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[12]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[9]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[7]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[3]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[1]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCIN[0]_UNCONNECTED }),
    .B({N0, v_16_IBUF_3203, v_15_IBUF_3202, v_14_IBUF_3201, v_13_IBUF_3200, v_12_IBUF_3199, v_11_IBUF_3198, v_10_IBUF_3197, v_9_IBUF_3291, 
v_8_IBUF_3284, v_7_IBUF_3273, v_6_IBUF_3262, v_5_IBUF_3251, v_4_IBUF_3240, v_3_IBUF_3229, v_2_IBUF_3218, v_1_IBUF_3207, v_0_IBUF_3196}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N0, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[15]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[13]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[12]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[9]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[7]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[3]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[1]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_47 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_46 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_45 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_44 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_43 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_42 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_41 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_40 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_39 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_38 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_37 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_36 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_35 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_34 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_33 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_32 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_31 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_30 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_0 }),
    .P({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[30]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[26]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[24]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[20]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[18]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[14]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[12]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[27]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[25]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[24]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[21]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[19]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[18]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[15]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[13]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[12]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[9]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[7]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[3]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[1]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_0 }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_47 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_46 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_45 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_44 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_43 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_42 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_41 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_40 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_39 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_38 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_37 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_36 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_35 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_34 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_33 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_32 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_31 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_30 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCIN_0 }),
    .B({v_31_IBUF_3220, v_31_IBUF_3220, v_31_IBUF_3220, v_31_IBUF_3220, v_30_IBUF_3219, v_29_IBUF_3217, v_28_IBUF_3216, v_27_IBUF_3215, v_26_IBUF_3214
, v_25_IBUF_3213, v_24_IBUF_3212, v_23_IBUF_3211, v_22_IBUF_3210, v_21_IBUF_3209, v_20_IBUF_3208, v_19_IBUF_3206, v_18_IBUF_3205, v_17_IBUF_3204}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_47 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_46 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_45 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_44 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_43 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_42 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_41 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_40 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_39 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_38 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_37 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_36 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_35 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_34 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_33 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_32 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_31 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_30 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_0 }),
    .P({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[30]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[26]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[24]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[20]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[18]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[14]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[12]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACIN_0 }),
    .ACOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .AREG ( 1 ),
    .ACASCREG ( 1 ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .B_INPUT ( "DIRECT" ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N1),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, 
n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_30_IBUF_333, n_29_IBUF_331, n_28_IBUF_330, n_27_IBUF_329, n_26_IBUF_328, n_25_IBUF_327, 
n_24_IBUF_326, n_23_IBUF_325, n_22_IBUF_324, n_21_IBUF_323, n_20_IBUF_322, n_19_IBUF_320, n_18_IBUF_319, n_17_IBUF_318}),
    .PCIN({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_47 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_46 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_45 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_44 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_43 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_42 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_41 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_40 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_39 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_38 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_37 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_36 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_35 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_34 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_33 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_32 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_31 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_30 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCIN_0 }),
    .B({N0, v_16_IBUF_3203, v_15_IBUF_3202, v_14_IBUF_3201, v_13_IBUF_3200, v_12_IBUF_3199, v_11_IBUF_3198, v_10_IBUF_3197, v_9_IBUF_3291, 
v_8_IBUF_3284, v_7_IBUF_3273, v_6_IBUF_3262, v_5_IBUF_3251, v_4_IBUF_3240, v_3_IBUF_3229, v_2_IBUF_3218, v_1_IBUF_3207, v_0_IBUF_3196}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_47 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_46 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_45 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_44 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_43 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_42 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_41 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_40 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_39 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_38 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_37 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_36 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_35 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_34 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_33 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_32 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_31 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_30 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_0 }),
    .P({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[30]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[26]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[24]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[20]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[18]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[17]_UNCONNECTED , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<33> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<32> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<31> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<30> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<29> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<28> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<27> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<26> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<25> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<24> , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[5]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[1]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_0 }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_47 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_46 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_45 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_44 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_43 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_42 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_41 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_40 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_39 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_38 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_37 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_36 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_35 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_34 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_33 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_32 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_31 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_30 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCIN_0 }),
    .B({v_31_IBUF_3220, v_31_IBUF_3220, v_31_IBUF_3220, v_31_IBUF_3220, v_30_IBUF_3219, v_29_IBUF_3217, v_28_IBUF_3216, v_27_IBUF_3215, v_26_IBUF_3214
, v_25_IBUF_3213, v_24_IBUF_3212, v_23_IBUF_3211, v_22_IBUF_3210, v_21_IBUF_3209, v_20_IBUF_3208, v_19_IBUF_3206, v_18_IBUF_3205, v_17_IBUF_3204}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED }),
    .P({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_P[30]_UNCONNECTED , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<58> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<57> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<56> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<55> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<54> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<53> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<52> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<51> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<50> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<49> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<48> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<47> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<46> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<45> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<44> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<43> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<42> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<41> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<40> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<39> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<38> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<37> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<36> , 
\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<35> , \stage1_reflect_dot/gen_mul[0].dot_mul/tmp<34> }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_29 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_28 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_27 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_26 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_25 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_24 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_23 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_22 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_21 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_20 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_19 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_18 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_17 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_16 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_15 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_14 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_13 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_12 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_11 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_10 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_9 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_8 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_7 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_6 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_5 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_4 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_3 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_2 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_1 , 
\stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACIN_0 }),
    .ACOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .AREG ( 1 ),
    .ACASCREG ( 1 ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .B_INPUT ( "DIRECT" ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N1),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, N0, N0, N0, N0, N0, N0, N0, N0, n_80_IBUF_388, n_79_IBUF_386, n_78_IBUF_385, n_77_IBUF_384, n_76_IBUF_383, 
n_75_IBUF_382, n_74_IBUF_381, n_73_IBUF_380, n_72_IBUF_379, n_71_IBUF_378, n_70_IBUF_377, n_69_IBUF_375, n_68_IBUF_374, n_67_IBUF_373, n_66_IBUF_372, 
n_65_IBUF_371, n_64_IBUF_370}),
    .PCIN({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[45]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[44]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[43]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[42]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[39]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[38]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[37]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[36]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[33]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[32]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[31]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[30]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[27]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[25]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[24]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[21]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[19]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[18]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[15]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[13]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[12]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[9]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[7]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[3]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[1]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCIN[0]_UNCONNECTED }),
    .B({N0, v_80_IBUF_3274, v_79_IBUF_3272, v_78_IBUF_3271, v_77_IBUF_3270, v_76_IBUF_3269, v_75_IBUF_3268, v_74_IBUF_3267, v_73_IBUF_3266, 
v_72_IBUF_3265, v_71_IBUF_3264, v_70_IBUF_3263, v_69_IBUF_3261, v_68_IBUF_3260, v_67_IBUF_3259, v_66_IBUF_3258, v_65_IBUF_3257, v_64_IBUF_3256}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N0, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[15]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[13]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[12]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[9]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[7]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[3]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[1]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_47 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_46 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_45 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_44 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_43 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_42 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_41 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_40 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_39 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_38 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_37 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_36 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_35 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_34 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_33 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_32 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_31 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_30 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_0 }),
    .P({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[30]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[26]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[24]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[20]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[18]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[14]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[12]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[27]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[25]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[24]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[21]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[19]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[18]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[15]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[13]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[12]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[9]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[7]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[3]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[1]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_0 }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_47 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_46 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_45 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_44 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_43 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_42 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_41 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_40 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_39 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_38 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_37 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_36 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_35 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_34 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_33 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_32 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_31 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_30 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCIN_0 }),
    .B({v_95_IBUF_3290, v_95_IBUF_3290, v_95_IBUF_3290, v_95_IBUF_3290, v_94_IBUF_3289, v_93_IBUF_3288, v_92_IBUF_3287, v_91_IBUF_3286, v_90_IBUF_3285
, v_89_IBUF_3283, v_88_IBUF_3282, v_87_IBUF_3281, v_86_IBUF_3280, v_85_IBUF_3279, v_84_IBUF_3278, v_83_IBUF_3277, v_82_IBUF_3276, v_81_IBUF_3275}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_47 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_46 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_45 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_44 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_43 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_42 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_41 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_40 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_39 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_38 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_37 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_36 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_35 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_34 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_33 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_32 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_31 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_30 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_0 }),
    .P({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[30]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[26]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[24]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[20]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[18]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[16]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[14]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[12]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[10]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[8]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[4]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[2]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACIN_0 }),
    .ACOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .AREG ( 1 ),
    .ACASCREG ( 1 ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .B_INPUT ( "DIRECT" ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N1),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, 
n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_94_IBUF_403, n_93_IBUF_402, n_92_IBUF_401, n_91_IBUF_400, n_90_IBUF_399, n_89_IBUF_397, 
n_88_IBUF_396, n_87_IBUF_395, n_86_IBUF_394, n_85_IBUF_393, n_84_IBUF_392, n_83_IBUF_391, n_82_IBUF_390, n_81_IBUF_389}),
    .PCIN({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_47 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_46 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_45 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_44 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_43 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_42 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_41 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_40 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_39 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_38 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_37 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_36 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_35 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_34 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_33 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_32 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_31 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_30 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp1_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCIN_0 }),
    .B({N0, v_80_IBUF_3274, v_79_IBUF_3272, v_78_IBUF_3271, v_77_IBUF_3270, v_76_IBUF_3269, v_75_IBUF_3268, v_74_IBUF_3267, v_73_IBUF_3266, 
v_72_IBUF_3265, v_71_IBUF_3264, v_70_IBUF_3263, v_69_IBUF_3261, v_68_IBUF_3260, v_67_IBUF_3259, v_66_IBUF_3258, v_65_IBUF_3257, v_64_IBUF_3256}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_47 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_46 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_45 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_44 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_43 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_42 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_41 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_40 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_39 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_38 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_37 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_36 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_35 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_34 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_33 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_32 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_31 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_30 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_0 }),
    .P({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[30]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[28]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[26]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[24]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[22]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[20]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[18]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[17]_UNCONNECTED , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<33> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<32> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<31> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<30> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<29> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<28> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<27> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<26> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<25> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<24> , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[5]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[1]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_0 }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 1 ),
    .BCASCREG ( 1 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N0),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_47 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_46 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_45 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_44 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_43 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_42 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_41 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_40 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_39 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_38 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_37 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_36 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_35 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_34 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_33 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_32 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_31 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_30 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_PCOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCIN_0 }),
    .B({v_95_IBUF_3290, v_95_IBUF_3290, v_95_IBUF_3290, v_95_IBUF_3290, v_94_IBUF_3289, v_93_IBUF_3288, v_92_IBUF_3287, v_91_IBUF_3286, v_90_IBUF_3285
, v_89_IBUF_3283, v_88_IBUF_3282, v_87_IBUF_3281, v_86_IBUF_3280, v_85_IBUF_3279, v_84_IBUF_3278, v_83_IBUF_3277, v_82_IBUF_3276, v_81_IBUF_3275}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED 
, \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED }),
    .P({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[47]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[46]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[45]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[44]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[43]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[42]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[41]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[40]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[39]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[38]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[37]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[36]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[35]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[34]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[33]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[32]_UNCONNECTED , \NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[31]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_P[30]_UNCONNECTED , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<63> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<62> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<61> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<60> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<59> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<58> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<57> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<56> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<55> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<54> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<53> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<52> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<51> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<50> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<49> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<48> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<47> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<46> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<45> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<44> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<43> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<42> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<41> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<40> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<39> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<38> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<37> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<36> , 
\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<35> , \stage1_reflect_dot/gen_mul[2].dot_mul/tmp<34> }),
    .BCOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_29 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_28 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_27 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_26 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_25 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_24 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_23 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_22 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_21 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_20 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_19 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_18 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_17 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_16 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_15 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_14 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_13 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_12 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_11 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_10 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_9 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_8 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_7 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_6 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_5 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_4 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_3 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_2 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_1 , 
\stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp2_ACOUT_to_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACIN_0 }),
    .ACOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, N0, N0, N0, N0, N0, N0, N0, N0, stage2_neg_dot2[16], stage2_neg_dot2[15], stage2_neg_dot2[14], stage2_neg_dot2[13], 
stage2_neg_dot2[12], stage2_neg_dot2[11], stage2_neg_dot2[10], stage2_neg_dot2[9], stage2_neg_dot2[8], stage2_neg_dot2[7], stage2_neg_dot2[6], 
stage2_neg_dot2[5], stage2_neg_dot2[4], stage2_neg_dot2[3], stage2_neg_dot2[2], stage2_neg_dot2[1], N0}),
    .PCIN({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCIN[0]_UNCONNECTED }),
    .B({N0, n_48_IBUF_352, n_47_IBUF_351, n_46_IBUF_350, n_45_IBUF_349, n_44_IBUF_348, n_43_IBUF_347, n_42_IBUF_346, n_41_IBUF_345, n_40_IBUF_344, 
n_39_IBUF_342, n_38_IBUF_341, n_37_IBUF_340, n_36_IBUF_339, n_35_IBUF_338, n_34_IBUF_337, n_33_IBUF_336, n_32_IBUF_335}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N0, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_0 }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[9]_UNCONNECTED , \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[8]_UNCONNECTED 
, \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[6]_UNCONNECTED , \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[5]_UNCONNECTED 
, \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[3]_UNCONNECTED , \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[2]_UNCONNECTED 
, \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_0 }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCIN_0 }),
    .B({n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_62_IBUF_368, n_61_IBUF_367, n_60_IBUF_366, n_59_IBUF_364, n_58_IBUF_363, 
n_57_IBUF_362, n_56_IBUF_361, n_55_IBUF_360, n_54_IBUF_359, n_53_IBUF_358, n_52_IBUF_357, n_51_IBUF_356, n_50_IBUF_355, n_49_IBUF_353}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_0 }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACIN_0 }),
    .ACOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], 
stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[30], 
stage2_neg_dot2[29], stage2_neg_dot2[28], stage2_neg_dot2[27], stage2_neg_dot2[26], stage2_neg_dot2[25], stage2_neg_dot2[24], stage2_neg_dot2[23], 
stage2_neg_dot2[22], stage2_neg_dot2[21], stage2_neg_dot2[20], stage2_neg_dot2[19], stage2_neg_dot2[18], stage2_neg_dot2[17]}),
    .PCIN({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCIN_0 }),
    .B({N0, n_48_IBUF_352, n_47_IBUF_351, n_46_IBUF_350, n_45_IBUF_349, n_44_IBUF_348, n_43_IBUF_347, n_42_IBUF_346, n_41_IBUF_345, n_40_IBUF_344, 
n_39_IBUF_342, n_38_IBUF_341, n_37_IBUF_340, n_36_IBUF_339, n_35_IBUF_338, n_34_IBUF_337, n_33_IBUF_336, n_32_IBUF_335}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_0 }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[17]_UNCONNECTED , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<33> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<32> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<31> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<30> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<29> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<28> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<27> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<26> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<25> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<24> , \NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_0 }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCIN_0 }),
    .B({n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_63_IBUF_369, n_62_IBUF_368, n_61_IBUF_367, n_60_IBUF_366, n_59_IBUF_364, n_58_IBUF_363, 
n_57_IBUF_362, n_56_IBUF_361, n_55_IBUF_360, n_54_IBUF_359, n_53_IBUF_358, n_52_IBUF_357, n_51_IBUF_356, n_50_IBUF_355, n_49_IBUF_353}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_P[30]_UNCONNECTED , \stage2_almost_res[63] , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<62> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<61> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<60> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<59> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<58> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<57> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<56> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<55> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<54> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<53> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<52> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<51> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<50> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<49> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<48> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<47> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<46> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<45> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<44> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<43> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<42> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<41> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<40> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<39> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<38> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<37> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<36> , \stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<35> , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<34> }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACIN_0 }),
    .ACOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, N0, N0, N0, N0, N0, N0, N0, N0, stage2_neg_dot2[16], stage2_neg_dot2[15], stage2_neg_dot2[14], stage2_neg_dot2[13], 
stage2_neg_dot2[12], stage2_neg_dot2[11], stage2_neg_dot2[10], stage2_neg_dot2[9], stage2_neg_dot2[8], stage2_neg_dot2[7], stage2_neg_dot2[6], 
stage2_neg_dot2[5], stage2_neg_dot2[4], stage2_neg_dot2[3], stage2_neg_dot2[2], stage2_neg_dot2[1], N0}),
    .PCIN({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCIN[0]_UNCONNECTED }),
    .B({N0, n_16_IBUF_317, n_15_IBUF_316, n_14_IBUF_315, n_13_IBUF_314, n_12_IBUF_313, n_11_IBUF_312, n_10_IBUF_311, n_9_IBUF_405, n_8_IBUF_398, 
n_7_IBUF_387, n_6_IBUF_376, n_5_IBUF_365, n_4_IBUF_354, n_3_IBUF_343, n_2_IBUF_332, n_1_IBUF_321, n_0_IBUF_310}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N0, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_0 }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[9]_UNCONNECTED , \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[8]_UNCONNECTED 
, \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[6]_UNCONNECTED , \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[5]_UNCONNECTED 
, \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[3]_UNCONNECTED , \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[2]_UNCONNECTED 
, \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_0 }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCIN_0 }),
    .B({n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_30_IBUF_333, n_29_IBUF_331, n_28_IBUF_330, n_27_IBUF_329, n_26_IBUF_328, 
n_25_IBUF_327, n_24_IBUF_326, n_23_IBUF_325, n_22_IBUF_324, n_21_IBUF_323, n_20_IBUF_322, n_19_IBUF_320, n_18_IBUF_319, n_17_IBUF_318}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_0 }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACIN_0 }),
    .ACOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], 
stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[30], 
stage2_neg_dot2[29], stage2_neg_dot2[28], stage2_neg_dot2[27], stage2_neg_dot2[26], stage2_neg_dot2[25], stage2_neg_dot2[24], stage2_neg_dot2[23], 
stage2_neg_dot2[22], stage2_neg_dot2[21], stage2_neg_dot2[20], stage2_neg_dot2[19], stage2_neg_dot2[18], stage2_neg_dot2[17]}),
    .PCIN({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCIN_0 }),
    .B({N0, n_16_IBUF_317, n_15_IBUF_316, n_14_IBUF_315, n_13_IBUF_314, n_12_IBUF_313, n_11_IBUF_312, n_10_IBUF_311, n_9_IBUF_405, n_8_IBUF_398, 
n_7_IBUF_387, n_6_IBUF_376, n_5_IBUF_365, n_4_IBUF_354, n_3_IBUF_343, n_2_IBUF_332, n_1_IBUF_321, n_0_IBUF_310}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_0 }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[17]_UNCONNECTED , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<33> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<32> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<31> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<30> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<29> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<28> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<27> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<26> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<25> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<24> , \NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_0 }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCIN_0 }),
    .B({n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_31_IBUF_334, n_30_IBUF_333, n_29_IBUF_331, n_28_IBUF_330, n_27_IBUF_329, n_26_IBUF_328, 
n_25_IBUF_327, n_24_IBUF_326, n_23_IBUF_325, n_22_IBUF_324, n_21_IBUF_323, n_20_IBUF_322, n_19_IBUF_320, n_18_IBUF_319, n_17_IBUF_318}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_P[30]_UNCONNECTED , \stage2_almost_res[31] , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<62> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<61> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<60> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<59> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<58> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<57> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<56> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<55> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<54> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<53> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<52> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<51> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<50> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<49> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<48> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<47> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<46> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<45> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<44> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<43> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<42> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<41> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<40> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<39> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<38> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<37> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<36> , \stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<35> , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<34> }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACIN_0 }),
    .ACOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, N0, N0, N0, N0, N0, N0, N0, N0, stage2_neg_dot2[16], stage2_neg_dot2[15], stage2_neg_dot2[14], stage2_neg_dot2[13], 
stage2_neg_dot2[12], stage2_neg_dot2[11], stage2_neg_dot2[10], stage2_neg_dot2[9], stage2_neg_dot2[8], stage2_neg_dot2[7], stage2_neg_dot2[6], 
stage2_neg_dot2[5], stage2_neg_dot2[4], stage2_neg_dot2[3], stage2_neg_dot2[2], stage2_neg_dot2[1], N0}),
    .PCIN({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCIN[0]_UNCONNECTED }),
    .B({N0, n_80_IBUF_388, n_79_IBUF_386, n_78_IBUF_385, n_77_IBUF_384, n_76_IBUF_383, n_75_IBUF_382, n_74_IBUF_381, n_73_IBUF_380, n_72_IBUF_379, 
n_71_IBUF_378, n_70_IBUF_377, n_69_IBUF_375, n_68_IBUF_374, n_67_IBUF_373, n_66_IBUF_372, n_65_IBUF_371, n_64_IBUF_370}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N0, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_0 }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[9]_UNCONNECTED , \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[8]_UNCONNECTED 
, \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[6]_UNCONNECTED , \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[5]_UNCONNECTED 
, \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[3]_UNCONNECTED , \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[2]_UNCONNECTED 
, \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_0 }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCIN_0 }),
    .B({n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_94_IBUF_403, n_93_IBUF_402, n_92_IBUF_401, n_91_IBUF_400, n_90_IBUF_399, 
n_89_IBUF_397, n_88_IBUF_396, n_87_IBUF_395, n_86_IBUF_394, n_85_IBUF_393, n_84_IBUF_392, n_83_IBUF_391, n_82_IBUF_390, n_81_IBUF_389}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_0 }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACIN_0 }),
    .ACOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], 
stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[31], stage2_neg_dot2[30], 
stage2_neg_dot2[29], stage2_neg_dot2[28], stage2_neg_dot2[27], stage2_neg_dot2[26], stage2_neg_dot2[25], stage2_neg_dot2[24], stage2_neg_dot2[23], 
stage2_neg_dot2[22], stage2_neg_dot2[21], stage2_neg_dot2[20], stage2_neg_dot2[19], stage2_neg_dot2[18], stage2_neg_dot2[17]}),
    .PCIN({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp1_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCIN_0 }),
    .B({N0, n_80_IBUF_388, n_79_IBUF_386, n_78_IBUF_385, n_77_IBUF_384, n_76_IBUF_383, n_75_IBUF_382, n_74_IBUF_381, n_73_IBUF_380, n_72_IBUF_379, 
n_71_IBUF_378, n_70_IBUF_377, n_69_IBUF_375, n_68_IBUF_374, n_67_IBUF_373, n_66_IBUF_372, n_65_IBUF_371, n_64_IBUF_370}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N0, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_0 }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[17]_UNCONNECTED , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<33> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<32> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<31> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<30> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<29> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<28> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<27> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<26> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<25> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<24> , \NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_P[0]_UNCONNECTED }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_BCOUT[0]_UNCONNECTED }),
    .ACIN({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACIN[0]_UNCONNECTED }),
    .ACOUT({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_0 }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_CARRYOUT[0]_UNCONNECTED })
  );
  X_DSP48E #(
    .B_INPUT ( "DIRECT" ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .BREG ( 2 ),
    .BCASCREG ( 2 ),
    .AREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "CASCADE" ),
    .ACASCREG ( 0 ),
    .CREG ( 0 ),
    .USE_SIMD ( "ONE48" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ),
    .PATTERN ( 48'h000000000000 ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3  (
    .CARRYIN(N0),
    .CEA1(N0),
    .CEA2(N0),
    .CEB1(N1),
    .CEB2(N1),
    .CEC(N0),
    .CECTRL(N0),
    .CEP(N0),
    .CEM(N0),
    .CECARRYIN(N0),
    .CEMULTCARRYIN(N0),
    .CLK(clk_BUFGP),
    .RSTA(N0),
    .RSTB(N0),
    .RSTC(N0),
    .RSTCTRL(N0),
    .RSTP(N0),
    .RSTM(N0),
    .RSTALLCARRYIN(N0),
    .CEALUMODE(N0),
    .RSTALUMODE(N0),
    .PATTERNBDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_MULTSIGNOUT_UNCONNECTED ),
    .A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND}),
    .PCIN({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_47 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_46 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_45 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_44 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_43 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_42 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_41 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_40 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_39 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_38 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_37 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_36 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_35 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_34 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_33 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_32 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_31 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_30 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_PCOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCIN_0 }),
    .B({n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_95_IBUF_404, n_94_IBUF_403, n_93_IBUF_402, n_92_IBUF_401, n_91_IBUF_400, n_90_IBUF_399, 
n_89_IBUF_397, n_88_IBUF_396, n_87_IBUF_395, n_86_IBUF_394, n_85_IBUF_393, n_84_IBUF_392, n_83_IBUF_391, n_82_IBUF_390, n_81_IBUF_389}),
    .C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, 
GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .CARRYINSEL({N0, N0, N0}),
    .OPMODE({N1, N0, N1, N0, N1, N0, N1}),
    .BCIN({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCIN[0]_UNCONNECTED }),
    .ALUMODE({N0, N0, N0, N0}),
    .PCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[30]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_PCOUT[0]_UNCONNECTED }),
    .P({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[47]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[46]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[45]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[44]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[43]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[42]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[41]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[40]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[39]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[38]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[37]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[36]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[35]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[34]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[33]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[32]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[31]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_P[30]_UNCONNECTED , \stage2_almost_res[95] , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<62> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<61> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<60> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<59> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<58> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<57> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<56> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<55> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<54> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<53> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<52> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<51> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<50> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<49> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<48> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<47> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<46> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<45> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<44> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<43> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<42> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<41> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<40> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<39> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<38> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<37> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<36> , \stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<35> , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<34> }),
    .BCOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_BCOUT[0]_UNCONNECTED }),
    .ACIN({\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_29 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_28 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_27 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_26 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_25 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_24 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_23 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_22 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_21 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_20 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_19 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_18 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_17 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_16 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_15 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_14 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_13 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_12 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_11 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_10 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_9 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_8 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_7 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_6 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_5 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_4 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_3 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_2 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_1 , 
\stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp2_ACOUT_to_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACIN_0 }),
    .ACOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[29]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[28]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[27]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[26]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[25]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[24]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[23]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[22]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[21]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[20]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[19]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[18]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[17]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[16]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[15]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[14]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[13]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[12]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[11]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[10]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[9]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[8]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[7]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[6]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[5]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[4]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_ACOUT[0]_UNCONNECTED }),
    .CARRYOUT({\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYOUT[3]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYOUT[2]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYOUT[1]_UNCONNECTED , 
\NLW_stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_tmp3_CARRYOUT[0]_UNCONNECTED })
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<1>  (
    .IB(N1),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[1]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[1])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<1>  (
    .I0(N1),
    .I1(stage2_neg_dot2_not0000[1]),
    .O(stage2_neg_dot2[1])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<2>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[1]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[2]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[2])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<2>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[1]),
    .I1(stage2_neg_dot2_not0000[2]),
    .O(stage2_neg_dot2[2])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<3>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[2]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[3]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[3])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<3>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[2]),
    .I1(stage2_neg_dot2_not0000[3]),
    .O(stage2_neg_dot2[3])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<4>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[3]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[4]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[4])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<4>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[3]),
    .I1(stage2_neg_dot2_not0000[4]),
    .O(stage2_neg_dot2[4])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<5>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[4]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[5]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[5])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<5>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[4]),
    .I1(stage2_neg_dot2_not0000[5]),
    .O(stage2_neg_dot2[5])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<6>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[5]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[6]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[6])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<6>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[5]),
    .I1(stage2_neg_dot2_not0000[6]),
    .O(stage2_neg_dot2[6])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<7>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[6]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[7]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[7])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<7>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[6]),
    .I1(stage2_neg_dot2_not0000[7]),
    .O(stage2_neg_dot2[7])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<8>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[7]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[8]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[8])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<8>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[7]),
    .I1(stage2_neg_dot2_not0000[8]),
    .O(stage2_neg_dot2[8])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<9>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[8]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[9]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[9])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<9>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[8]),
    .I1(stage2_neg_dot2_not0000[9]),
    .O(stage2_neg_dot2[9])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<10>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[9]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[10]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[10])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<10>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[9]),
    .I1(stage2_neg_dot2_not0000[10]),
    .O(stage2_neg_dot2[10])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<11>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[10]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[11]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[11])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<11>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[10]),
    .I1(stage2_neg_dot2_not0000[11]),
    .O(stage2_neg_dot2[11])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<12>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[11]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[12]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[12])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<12>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[11]),
    .I1(stage2_neg_dot2_not0000[12]),
    .O(stage2_neg_dot2[12])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<13>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[12]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[13]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[13])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<13>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[12]),
    .I1(stage2_neg_dot2_not0000[13]),
    .O(stage2_neg_dot2[13])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<14>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[13]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[14]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[14])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<14>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[13]),
    .I1(stage2_neg_dot2_not0000[14]),
    .O(stage2_neg_dot2[14])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<15>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[14]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[15]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[15])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<15>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[14]),
    .I1(stage2_neg_dot2_not0000[15]),
    .O(stage2_neg_dot2[15])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<16>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[15]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[16]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[16])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<16>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[15]),
    .I1(stage2_neg_dot2_not0000[16]),
    .O(stage2_neg_dot2[16])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<17>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[16]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[17]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[17])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<17>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[16]),
    .I1(stage2_neg_dot2_not0000[17]),
    .O(stage2_neg_dot2[17])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<18>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[17]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[18]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[18])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<18>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[17]),
    .I1(stage2_neg_dot2_not0000[18]),
    .O(stage2_neg_dot2[18])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<19>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[18]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[19]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[19])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<19>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[18]),
    .I1(stage2_neg_dot2_not0000[19]),
    .O(stage2_neg_dot2[19])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<20>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[19]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[20]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[20])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<20>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[19]),
    .I1(stage2_neg_dot2_not0000[20]),
    .O(stage2_neg_dot2[20])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<21>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[20]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[21]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[21])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<21>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[20]),
    .I1(stage2_neg_dot2_not0000[21]),
    .O(stage2_neg_dot2[21])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<22>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[21]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[22]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[22])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<22>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[21]),
    .I1(stage2_neg_dot2_not0000[22]),
    .O(stage2_neg_dot2[22])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<23>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[22]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[23]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[23])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<23>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[22]),
    .I1(stage2_neg_dot2_not0000[23]),
    .O(stage2_neg_dot2[23])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<24>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[23]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[24]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[24])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<24>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[23]),
    .I1(stage2_neg_dot2_not0000[24]),
    .O(stage2_neg_dot2[24])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<25>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[24]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[25]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[25])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<25>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[24]),
    .I1(stage2_neg_dot2_not0000[25]),
    .O(stage2_neg_dot2[25])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<26>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[25]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[26]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[26])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<26>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[25]),
    .I1(stage2_neg_dot2_not0000[26]),
    .O(stage2_neg_dot2[26])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<27>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[26]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[27]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[27])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<27>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[26]),
    .I1(stage2_neg_dot2_not0000[27]),
    .O(stage2_neg_dot2[27])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<28>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[27]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[28]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[28])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<28>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[27]),
    .I1(stage2_neg_dot2_not0000[28]),
    .O(stage2_neg_dot2[28])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<29>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[28]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[29]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[29])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<29>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[28]),
    .I1(stage2_neg_dot2_not0000[29]),
    .O(stage2_neg_dot2[29])
  );
  X_MUX2   \Madd_stage2_neg_dot2_sub0000_Madd_cy<30>  (
    .IB(Madd_stage2_neg_dot2_sub0000_Madd_cy[29]),
    .IA(N0),
    .SEL(stage2_neg_dot2_not0000[30]),
    .O(Madd_stage2_neg_dot2_sub0000_Madd_cy[30])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<30>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[29]),
    .I1(stage2_neg_dot2_not0000[30]),
    .O(stage2_neg_dot2[30])
  );
  X_XOR2   \Madd_stage2_neg_dot2_sub0000_Madd_xor<31>  (
    .I0(Madd_stage2_neg_dot2_sub0000_Madd_cy[30]),
    .I1(stage2_neg_dot2_not0000[31]),
    .O(stage2_neg_dot2[31])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<32>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [31]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [32]),
    .O(\stage1_reflect_dot/dot_add/tmp [31])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<32>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [32])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<31>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [30]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<31>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [30]),
    .IA(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [31])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<31>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [31])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<30>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [29]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [30]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [30])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<30>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [29]),
    .IA(\stage1_reflect_dot/mull_r [30]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [30]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [30])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<29>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [28]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [29]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [29])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<29>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [28]),
    .IA(\stage1_reflect_dot/mull_r [29]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [29]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [29])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<28>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [27]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [28]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [28])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<28>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [27]),
    .IA(\stage1_reflect_dot/mull_r [28]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [28]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [28])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<27>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [26]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [27]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [27])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<27>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [26]),
    .IA(\stage1_reflect_dot/mull_r [27]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [27]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [27])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<26>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [25]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [26]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [26])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<26>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [25]),
    .IA(\stage1_reflect_dot/mull_r [26]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [26]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [26])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<25>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [24]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [25]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [25])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<25>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [24]),
    .IA(\stage1_reflect_dot/mull_r [25]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [25]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [25])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<24>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [23]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [24]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [24])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<24>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [23]),
    .IA(\stage1_reflect_dot/mull_r [24]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [24]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [24])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<23>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [22]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [23]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [23])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<23>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [22]),
    .IA(\stage1_reflect_dot/mull_r [23]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [23]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [23])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<22>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [21]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [22]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [22])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<22>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [21]),
    .IA(\stage1_reflect_dot/mull_r [22]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [22]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [22])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<21>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [20]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [21]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [21])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<21>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [20]),
    .IA(\stage1_reflect_dot/mull_r [21]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [21]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [21])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<20>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [19]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [20]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [20])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<20>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [19]),
    .IA(\stage1_reflect_dot/mull_r [20]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [20]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [20])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<19>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [18]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [19]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [19])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<19>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [18]),
    .IA(\stage1_reflect_dot/mull_r [19]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [19]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [19])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<18>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [17]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [18]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [18])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<18>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [17]),
    .IA(\stage1_reflect_dot/mull_r [18]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [18]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [18])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<17>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [16]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [17]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [17])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<17>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [16]),
    .IA(\stage1_reflect_dot/mull_r [17]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [17]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [17])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<16>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [15]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [16]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [16])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<16>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [15]),
    .IA(\stage1_reflect_dot/mull_r [16]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [16]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [16])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<15>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [14]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [15]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [15])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<15>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [14]),
    .IA(\stage1_reflect_dot/mull_r [15]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [15]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [15])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<14>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [13]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [14]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [14])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<14>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [13]),
    .IA(\stage1_reflect_dot/mull_r [14]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [14]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [14])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<13>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [12]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [13]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [13])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<13>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [12]),
    .IA(\stage1_reflect_dot/mull_r [13]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [13]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [13])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<12>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [11]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [12]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [12])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<12>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [11]),
    .IA(\stage1_reflect_dot/mull_r [12]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [12]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [12])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<11>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [10]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [11]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [11])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<11>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [10]),
    .IA(\stage1_reflect_dot/mull_r [11]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [11]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [11])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<10>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [9]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [10]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [10])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<10>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [9]),
    .IA(\stage1_reflect_dot/mull_r [10]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [10]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [10])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<9>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [8]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [9]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [9])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<9>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [8]),
    .IA(\stage1_reflect_dot/mull_r [9]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [9]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [9])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<8>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [7]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [8]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [8])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<8>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [7]),
    .IA(\stage1_reflect_dot/mull_r [8]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [8]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [8])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<7>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [6]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [7]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [7])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<7>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [6]),
    .IA(\stage1_reflect_dot/mull_r [7]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [7]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [7])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<6>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [5]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [6]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [6])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<6>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [5]),
    .IA(\stage1_reflect_dot/mull_r [6]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [6]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [6])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<5>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [4]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [5]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [5])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<5>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [4]),
    .IA(\stage1_reflect_dot/mull_r [5]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [5]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [5])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<4>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [3]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [4]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [4])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<4>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [3]),
    .IA(\stage1_reflect_dot/mull_r [4]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [4]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [4])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<3>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [2]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [3]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [3])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<3>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [2]),
    .IA(\stage1_reflect_dot/mull_r [3]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [3]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [3])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<2>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [1]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [2]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [2])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<2>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [1]),
    .IA(\stage1_reflect_dot/mull_r [2]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [2]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [2])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<1>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [0]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [1]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [1])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<1>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [0]),
    .IA(\stage1_reflect_dot/mull_r [1]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [1]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [1])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_xor<0>  (
    .I0(N0),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [0]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [0])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy<0>  (
    .IB(N0),
    .IA(\stage1_reflect_dot/mull_r [0]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [0]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_cy [0])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<32>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [31]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [32]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/r [31])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<32>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [32])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<31>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [30]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [31])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<31>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [30]),
    .IA(\stage1_reflect_dot/dot_add/tmp [31]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [31])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<31>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [31])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<30>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [29]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [30]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [30])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<30>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [29]),
    .IA(\stage1_reflect_dot/dot_add/tmp [30]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [30]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [30])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<29>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [28]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [29]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [29])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<29>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [28]),
    .IA(\stage1_reflect_dot/dot_add/tmp [29]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [29]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [29])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<28>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [27]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [28]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [28])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<28>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [27]),
    .IA(\stage1_reflect_dot/dot_add/tmp [28]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [28]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [28])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<27>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [26]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [27]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [27])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<27>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [26]),
    .IA(\stage1_reflect_dot/dot_add/tmp [27]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [27]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [27])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<26>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [25]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [26]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [26])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<26>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [25]),
    .IA(\stage1_reflect_dot/dot_add/tmp [26]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [26]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [26])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<25>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [24]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [25]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [25])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<25>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [24]),
    .IA(\stage1_reflect_dot/dot_add/tmp [25]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [25]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [25])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<24>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [23]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [24]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [24])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<24>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [23]),
    .IA(\stage1_reflect_dot/dot_add/tmp [24]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [24]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [24])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<23>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [22]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [23]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [23])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<23>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [22]),
    .IA(\stage1_reflect_dot/dot_add/tmp [23]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [23]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [23])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<22>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [21]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [22]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [22])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<22>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [21]),
    .IA(\stage1_reflect_dot/dot_add/tmp [22]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [22]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [22])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<21>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [20]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [21]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [21])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<21>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [20]),
    .IA(\stage1_reflect_dot/dot_add/tmp [21]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [21]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [21])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<20>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [19]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [20]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [20])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<20>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [19]),
    .IA(\stage1_reflect_dot/dot_add/tmp [20]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [20]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [20])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<19>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [18]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [19]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [19])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<19>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [18]),
    .IA(\stage1_reflect_dot/dot_add/tmp [19]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [19]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [19])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<18>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [17]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [18]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [18])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<18>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [17]),
    .IA(\stage1_reflect_dot/dot_add/tmp [18]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [18]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [18])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<17>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [16]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [17]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [17])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<17>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [16]),
    .IA(\stage1_reflect_dot/dot_add/tmp [17]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [17]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [17])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<16>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [15]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [16]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [16])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<16>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [15]),
    .IA(\stage1_reflect_dot/dot_add/tmp [16]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [16]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [16])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<15>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [14]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [15]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [15])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<15>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [14]),
    .IA(\stage1_reflect_dot/dot_add/tmp [15]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [15]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [15])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<14>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [13]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [14]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [14])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<14>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [13]),
    .IA(\stage1_reflect_dot/dot_add/tmp [14]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [14]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [14])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<13>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [12]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [13]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [13])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<13>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [12]),
    .IA(\stage1_reflect_dot/dot_add/tmp [13]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [13]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [13])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<12>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [11]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [12]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [12])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<12>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [11]),
    .IA(\stage1_reflect_dot/dot_add/tmp [12]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [12]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [12])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<11>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [10]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [11]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [11])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<11>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [10]),
    .IA(\stage1_reflect_dot/dot_add/tmp [11]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [11]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [11])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<10>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [9]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [10]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [10])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<10>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [9]),
    .IA(\stage1_reflect_dot/dot_add/tmp [10]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [10]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [10])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<9>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [8]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [9]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [9])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<9>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [8]),
    .IA(\stage1_reflect_dot/dot_add/tmp [9]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [9]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [9])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<8>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [7]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [8]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [8])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<8>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [7]),
    .IA(\stage1_reflect_dot/dot_add/tmp [8]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [8]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [8])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<7>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [6]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [7]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [7])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<7>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [6]),
    .IA(\stage1_reflect_dot/dot_add/tmp [7]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [7]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [7])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<6>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [5]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [6]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [6])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<6>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [5]),
    .IA(\stage1_reflect_dot/dot_add/tmp [6]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [6]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [6])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<5>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [4]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [5]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [5])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<5>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [4]),
    .IA(\stage1_reflect_dot/dot_add/tmp [5]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [5]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [5])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<4>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [3]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [4]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [4])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<4>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [3]),
    .IA(\stage1_reflect_dot/dot_add/tmp [4]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [4]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [4])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<3>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [2]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [3]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [3])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<3>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [2]),
    .IA(\stage1_reflect_dot/dot_add/tmp [3]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [3]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [3])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<2>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [1]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [2]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [2])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<2>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [1]),
    .IA(\stage1_reflect_dot/dot_add/tmp [2]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [2]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [2])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<1>  (
    .I0(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [0]),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [1]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [1])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<1>  (
    .IB(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [0]),
    .IA(\stage1_reflect_dot/dot_add/tmp [1]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [1]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [1])
  );
  X_XOR2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_xor<0>  (
    .I0(N0),
    .I1(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [0]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [0])
  );
  X_MUX2   \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy<0>  (
    .IB(N0),
    .IA(\stage1_reflect_dot/dot_add/tmp [0]),
    .SEL(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [0]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_cy [0])
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<32>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<31>_2737 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<32>_2770 ),
    .O(stage3_r[31])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<32>  (
    .ADR0(stage3_almost_res[31]),
    .ADR1(stage3_v[31]),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<32>_2770 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<31>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<30>_2736 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<31>_2769 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<31>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<30>_2736 ),
    .IA(stage3_almost_res[31]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<31>_2769 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<31>_2737 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<31>  (
    .ADR0(stage3_almost_res[31]),
    .ADR1(stage3_v[31]),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<31>_2769 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<30>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<29>_2734 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<30>_2768 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<30> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<30>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<29>_2734 ),
    .IA(stage3_almost_res[30]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<30>_2768 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<30>_2736 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<29>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<28>_2733 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<29>_2766 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<29> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<29>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<28>_2733 ),
    .IA(stage3_almost_res[29]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<29>_2766 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<29>_2734 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<28>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<27>_2732 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<28>_2765 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<28> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<28>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<27>_2732 ),
    .IA(stage3_almost_res[28]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<28>_2765 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<28>_2733 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<27>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<26>_2731 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<27>_2764 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<27> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<27>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<26>_2731 ),
    .IA(stage3_almost_res[27]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<27>_2764 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<27>_2732 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<26>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<25>_2730 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<26>_2763 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<26> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<26>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<25>_2730 ),
    .IA(stage3_almost_res[26]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<26>_2763 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<26>_2731 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<25>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<24>_2729 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<25>_2762 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<25> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<25>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<24>_2729 ),
    .IA(stage3_almost_res[25]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<25>_2762 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<25>_2730 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<24>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<23>_2728 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<24>_2761 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<24> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<24>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<23>_2728 ),
    .IA(stage3_almost_res[24]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<24>_2761 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<24>_2729 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<23>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<22>_2727 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<23>_2760 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<23> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<23>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<22>_2727 ),
    .IA(stage3_almost_res[23]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<23>_2760 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<23>_2728 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<22>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<21>_2726 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<22>_2759 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<22> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<22>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<21>_2726 ),
    .IA(stage3_almost_res[22]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<22>_2759 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<22>_2727 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<21>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<20>_2725 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<21>_2758 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<21> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<21>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<20>_2725 ),
    .IA(stage3_almost_res[21]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<21>_2758 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<21>_2726 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<20>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<19>_2723 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<20>_2757 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<20> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<20>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<19>_2723 ),
    .IA(stage3_almost_res[20]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<20>_2757 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<20>_2725 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<19>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<18>_2722 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<19>_2755 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<19> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<19>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<18>_2722 ),
    .IA(stage3_almost_res[19]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<19>_2755 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<19>_2723 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<18>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<17>_2721 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<18>_2754 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<18> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<18>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<17>_2721 ),
    .IA(stage3_almost_res[18]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<18>_2754 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<18>_2722 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<17>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<16>_2720 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<17>_2753 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<17> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<17>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<16>_2720 ),
    .IA(stage3_almost_res[17]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<17>_2753 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<17>_2721 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<16>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<15>_2719 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<16>_2752 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<16> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<16>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<15>_2719 ),
    .IA(stage3_almost_res[16]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<16>_2752 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<16>_2720 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<15>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<14>_2718 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<15>_2751 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<15> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<15>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<14>_2718 ),
    .IA(stage3_almost_res[15]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<15>_2751 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<15>_2719 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<14>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<13>_2717 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<14>_2750 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<14> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<14>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<13>_2717 ),
    .IA(stage3_almost_res[14]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<14>_2750 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<14>_2718 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<13>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<12>_2716 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<13>_2749 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<13> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<13>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<12>_2716 ),
    .IA(stage3_almost_res[13]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<13>_2749 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<13>_2717 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<12>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<11>_2715 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<12>_2748 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<12> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<12>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<11>_2715 ),
    .IA(stage3_almost_res[12]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<12>_2748 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<12>_2716 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<11>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<10>_2714 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<11>_2747 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<11> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<11>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<10>_2714 ),
    .IA(stage3_almost_res[11]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<11>_2747 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<11>_2715 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<10>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<9>_2744 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<10>_2746 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<10> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<10>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<9>_2744 ),
    .IA(stage3_almost_res[10]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<10>_2746 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<10>_2714 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<9>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<8>_2743 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<9>_2777 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<9> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<9>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<8>_2743 ),
    .IA(stage3_almost_res[9]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<9>_2777 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<9>_2744 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<8>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<7>_2742 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<8>_2776 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<8> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<8>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<7>_2742 ),
    .IA(stage3_almost_res[8]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<8>_2776 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<8>_2743 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<7>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<6>_2741 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<7>_2775 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<7> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<7>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<6>_2741 ),
    .IA(stage3_almost_res[7]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<7>_2775 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<7>_2742 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<6>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<5>_2740 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<6>_2774 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<6> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<6>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<5>_2740 ),
    .IA(stage3_almost_res[6]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<6>_2774 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<6>_2741 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<5>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<4>_2739 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<5>_2773 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<5> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<5>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<4>_2739 ),
    .IA(stage3_almost_res[5]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<5>_2773 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<5>_2740 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<4>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<3>_2738 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<4>_2772 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<4> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<4>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<3>_2738 ),
    .IA(stage3_almost_res[4]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<4>_2772 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<4>_2739 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<3>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<2>_2735 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<3>_2771 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<3> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<3>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<2>_2735 ),
    .IA(stage3_almost_res[3]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<3>_2771 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<3>_2738 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<2>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<1>_2724 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<2>_2767 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<2> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<2>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<1>_2724 ),
    .IA(stage3_almost_res[2]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<2>_2767 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<2>_2735 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<1>  (
    .I0(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<0>_2713 ),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<1>_2756 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<1> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<1>  (
    .IB(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<0>_2713 ),
    .IA(stage3_almost_res[1]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<1>_2756 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<1>_2724 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_xor<0>  (
    .I0(N0),
    .I1(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<0>_2745 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<0> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<0>  (
    .IB(N0),
    .IA(stage3_almost_res[0]),
    .SEL(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<0>_2745 ),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_cy<0>_2713 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<32>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<31>_2834 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<32>_2867 ),
    .O(stage3_r[63])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<32>  (
    .ADR0(stage3_almost_res[63]),
    .ADR1(stage3_v[63]),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<32>_2867 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<31>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<30>_2833 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<31>_2866 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<31>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<30>_2833 ),
    .IA(stage3_almost_res[63]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<31>_2866 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<31>_2834 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<31>  (
    .ADR0(stage3_almost_res[63]),
    .ADR1(stage3_v[63]),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<31>_2866 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<30>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<29>_2831 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<30>_2865 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<30> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<30>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<29>_2831 ),
    .IA(stage3_almost_res[62]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<30>_2865 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<30>_2833 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<29>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<28>_2830 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<29>_2863 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<29> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<29>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<28>_2830 ),
    .IA(stage3_almost_res[61]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<29>_2863 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<29>_2831 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<28>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<27>_2829 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<28>_2862 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<28> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<28>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<27>_2829 ),
    .IA(stage3_almost_res[60]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<28>_2862 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<28>_2830 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<27>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<26>_2828 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<27>_2861 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<27> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<27>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<26>_2828 ),
    .IA(stage3_almost_res[59]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<27>_2861 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<27>_2829 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<26>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<25>_2827 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<26>_2860 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<26> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<26>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<25>_2827 ),
    .IA(stage3_almost_res[58]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<26>_2860 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<26>_2828 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<25>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<24>_2826 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<25>_2859 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<25> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<25>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<24>_2826 ),
    .IA(stage3_almost_res[57]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<25>_2859 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<25>_2827 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<24>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<23>_2825 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<24>_2858 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<24> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<24>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<23>_2825 ),
    .IA(stage3_almost_res[56]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<24>_2858 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<24>_2826 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<23>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<22>_2824 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<23>_2857 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<23> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<23>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<22>_2824 ),
    .IA(stage3_almost_res[55]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<23>_2857 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<23>_2825 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<22>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<21>_2823 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<22>_2856 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<22> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<22>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<21>_2823 ),
    .IA(stage3_almost_res[54]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<22>_2856 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<22>_2824 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<21>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<20>_2822 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<21>_2855 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<21> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<21>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<20>_2822 ),
    .IA(stage3_almost_res[53]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<21>_2855 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<21>_2823 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<20>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<19>_2820 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<20>_2854 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<20> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<20>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<19>_2820 ),
    .IA(stage3_almost_res[52]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<20>_2854 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<20>_2822 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<19>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<18>_2819 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<19>_2852 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<19> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<19>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<18>_2819 ),
    .IA(stage3_almost_res[51]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<19>_2852 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<19>_2820 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<18>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<17>_2818 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<18>_2851 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<18> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<18>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<17>_2818 ),
    .IA(stage3_almost_res[50]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<18>_2851 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<18>_2819 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<17>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<16>_2817 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<17>_2850 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<17> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<17>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<16>_2817 ),
    .IA(stage3_almost_res[49]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<17>_2850 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<17>_2818 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<16>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<15>_2816 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<16>_2849 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<16> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<16>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<15>_2816 ),
    .IA(stage3_almost_res[48]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<16>_2849 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<16>_2817 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<15>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<14>_2815 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<15>_2848 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<15> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<15>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<14>_2815 ),
    .IA(stage3_almost_res[47]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<15>_2848 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<15>_2816 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<14>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<13>_2814 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<14>_2847 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<14> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<14>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<13>_2814 ),
    .IA(stage3_almost_res[46]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<14>_2847 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<14>_2815 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<13>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<12>_2813 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<13>_2846 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<13> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<13>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<12>_2813 ),
    .IA(stage3_almost_res[45]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<13>_2846 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<13>_2814 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<12>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<11>_2812 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<12>_2845 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<12> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<12>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<11>_2812 ),
    .IA(stage3_almost_res[44]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<12>_2845 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<12>_2813 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<11>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<10>_2811 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<11>_2844 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<11> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<11>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<10>_2811 ),
    .IA(stage3_almost_res[43]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<11>_2844 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<11>_2812 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<10>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<9>_2841 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<10>_2843 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<10> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<10>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<9>_2841 ),
    .IA(stage3_almost_res[42]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<10>_2843 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<10>_2811 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<9>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<8>_2840 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<9>_2874 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<9> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<9>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<8>_2840 ),
    .IA(stage3_almost_res[41]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<9>_2874 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<9>_2841 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<8>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<7>_2839 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<8>_2873 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<8> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<8>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<7>_2839 ),
    .IA(stage3_almost_res[40]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<8>_2873 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<8>_2840 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<7>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<6>_2838 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<7>_2872 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<7> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<7>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<6>_2838 ),
    .IA(stage3_almost_res[39]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<7>_2872 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<7>_2839 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<6>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<5>_2837 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<6>_2871 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<6> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<6>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<5>_2837 ),
    .IA(stage3_almost_res[38]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<6>_2871 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<6>_2838 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<5>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<4>_2836 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<5>_2870 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<5> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<5>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<4>_2836 ),
    .IA(stage3_almost_res[37]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<5>_2870 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<5>_2837 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<4>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<3>_2835 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<4>_2869 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<4> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<4>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<3>_2835 ),
    .IA(stage3_almost_res[36]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<4>_2869 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<4>_2836 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<3>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<2>_2832 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<3>_2868 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<3> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<3>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<2>_2832 ),
    .IA(stage3_almost_res[35]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<3>_2868 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<3>_2835 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<2>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<1>_2821 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<2>_2864 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<2> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<2>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<1>_2821 ),
    .IA(stage3_almost_res[34]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<2>_2864 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<2>_2832 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<1>  (
    .I0(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<0>_2810 ),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<1>_2853 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<1> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<1>  (
    .IB(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<0>_2810 ),
    .IA(stage3_almost_res[33]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<1>_2853 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<1>_2821 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_xor<0>  (
    .I0(N0),
    .I1(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<0>_2842 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<0> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<0>  (
    .IB(N0),
    .IA(stage3_almost_res[32]),
    .SEL(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<0>_2842 ),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_cy<0>_2810 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<32>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<31>_2931 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<32>_2964 ),
    .O(stage3_r[95])
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<32>  (
    .ADR0(stage3_almost_res[95]),
    .ADR1(stage3_v[95]),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<32>_2964 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<31>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<30>_2930 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<31>_2963 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<31>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<30>_2930 ),
    .IA(stage3_almost_res[95]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<31>_2963 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<31>_2931 )
  );
  X_LUT2 #(
    .INIT ( 4'h6 ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<31>  (
    .ADR0(stage3_almost_res[95]),
    .ADR1(stage3_v[95]),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<31>_2963 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<30>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<29>_2928 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<30>_2962 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<30> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<30>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<29>_2928 ),
    .IA(stage3_almost_res[94]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<30>_2962 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<30>_2930 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<29>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<28>_2927 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<29>_2960 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<29> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<29>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<28>_2927 ),
    .IA(stage3_almost_res[93]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<29>_2960 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<29>_2928 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<28>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<27>_2926 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<28>_2959 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<28> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<28>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<27>_2926 ),
    .IA(stage3_almost_res[92]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<28>_2959 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<28>_2927 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<27>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<26>_2925 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<27>_2958 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<27> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<27>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<26>_2925 ),
    .IA(stage3_almost_res[91]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<27>_2958 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<27>_2926 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<26>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<25>_2924 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<26>_2957 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<26> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<26>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<25>_2924 ),
    .IA(stage3_almost_res[90]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<26>_2957 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<26>_2925 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<25>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<24>_2923 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<25>_2956 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<25> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<25>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<24>_2923 ),
    .IA(stage3_almost_res[89]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<25>_2956 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<25>_2924 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<24>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<23>_2922 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<24>_2955 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<24> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<24>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<23>_2922 ),
    .IA(stage3_almost_res[88]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<24>_2955 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<24>_2923 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<23>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<22>_2921 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<23>_2954 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<23> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<23>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<22>_2921 ),
    .IA(stage3_almost_res[87]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<23>_2954 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<23>_2922 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<22>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<21>_2920 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<22>_2953 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<22> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<22>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<21>_2920 ),
    .IA(stage3_almost_res[86]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<22>_2953 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<22>_2921 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<21>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<20>_2919 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<21>_2952 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<21> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<21>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<20>_2919 ),
    .IA(stage3_almost_res[85]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<21>_2952 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<21>_2920 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<20>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<19>_2917 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<20>_2951 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<20> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<20>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<19>_2917 ),
    .IA(stage3_almost_res[84]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<20>_2951 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<20>_2919 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<19>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<18>_2916 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<19>_2949 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<19> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<19>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<18>_2916 ),
    .IA(stage3_almost_res[83]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<19>_2949 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<19>_2917 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<18>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<17>_2915 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<18>_2948 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<18> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<18>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<17>_2915 ),
    .IA(stage3_almost_res[82]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<18>_2948 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<18>_2916 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<17>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<16>_2914 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<17>_2947 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<17> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<17>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<16>_2914 ),
    .IA(stage3_almost_res[81]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<17>_2947 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<17>_2915 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<16>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<15>_2913 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<16>_2946 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<16> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<16>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<15>_2913 ),
    .IA(stage3_almost_res[80]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<16>_2946 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<16>_2914 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<15>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<14>_2912 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<15>_2945 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<15> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<15>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<14>_2912 ),
    .IA(stage3_almost_res[79]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<15>_2945 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<15>_2913 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<14>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<13>_2911 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<14>_2944 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<14> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<14>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<13>_2911 ),
    .IA(stage3_almost_res[78]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<14>_2944 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<14>_2912 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<13>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<12>_2910 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<13>_2943 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<13> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<13>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<12>_2910 ),
    .IA(stage3_almost_res[77]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<13>_2943 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<13>_2911 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<12>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<11>_2909 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<12>_2942 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<12> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<12>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<11>_2909 ),
    .IA(stage3_almost_res[76]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<12>_2942 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<12>_2910 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<11>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<10>_2908 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<11>_2941 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<11> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<11>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<10>_2908 ),
    .IA(stage3_almost_res[75]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<11>_2941 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<11>_2909 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<10>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<9>_2938 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<10>_2940 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<10> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<10>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<9>_2938 ),
    .IA(stage3_almost_res[74]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<10>_2940 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<10>_2908 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<9>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<8>_2937 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<9>_2971 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<9> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<9>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<8>_2937 ),
    .IA(stage3_almost_res[73]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<9>_2971 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<9>_2938 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<8>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<7>_2936 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<8>_2970 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<8> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<8>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<7>_2936 ),
    .IA(stage3_almost_res[72]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<8>_2970 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<8>_2937 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<7>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<6>_2935 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<7>_2969 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<7> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<7>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<6>_2935 ),
    .IA(stage3_almost_res[71]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<7>_2969 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<7>_2936 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<6>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<5>_2934 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<6>_2968 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<6> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<6>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<5>_2934 ),
    .IA(stage3_almost_res[70]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<6>_2968 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<6>_2935 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<5>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<4>_2933 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<5>_2967 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<5> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<5>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<4>_2933 ),
    .IA(stage3_almost_res[69]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<5>_2967 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<5>_2934 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<4>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<3>_2932 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<4>_2966 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<4> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<4>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<3>_2932 ),
    .IA(stage3_almost_res[68]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<4>_2966 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<4>_2933 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<3>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<2>_2929 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<3>_2965 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<3> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<3>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<2>_2929 ),
    .IA(stage3_almost_res[67]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<3>_2965 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<3>_2932 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<2>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<1>_2918 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<2>_2961 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<2> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<2>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<1>_2918 ),
    .IA(stage3_almost_res[66]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<2>_2961 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<2>_2929 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<1>  (
    .I0(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<0>_2907 ),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<1>_2950 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<1> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<1>  (
    .IB(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<0>_2907 ),
    .IA(stage3_almost_res[65]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<1>_2950 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<1>_2918 )
  );
  X_XOR2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_xor<0>  (
    .I0(N0),
    .I1(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<0>_2939 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<0> )
  );
  X_MUX2   \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<0>  (
    .IB(N0),
    .IA(stage3_almost_res[64]),
    .SEL(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<0>_2939 ),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_cy<0>_2907 )
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<9>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<9> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[73])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<8>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<8> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[72])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<7>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<7> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[71])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<6>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<6> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[70])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<5>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<5> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[69])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<4>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<4> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[68])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<3>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<3> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[67])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<30>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<30> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[94])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<2>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<2> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[66])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<29>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<29> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[93])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<28>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<28> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[92])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<27>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<27> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[91])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<26>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<26> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[90])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<25>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<25> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[89])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<24>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<24> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[88])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<23>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<23> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[87])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<22>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<22> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[86])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<21>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<21> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[85])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<20>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<20> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[84])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<1>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<1> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[65])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<19>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<19> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[83])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<18>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<18> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[82])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<17>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<17> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[81])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<16>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<16> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[80])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<15>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<15> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[79])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<14>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<14> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[78])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<13>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<13> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[77])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<12>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<12> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[76])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<11>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<11> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[75])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<10>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<10> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[74])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/r<0>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<0> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[2].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[95]),
    .O(stage3_r[64])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<9>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<9> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[41])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<8>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<8> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[40])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<7>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<7> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[39])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<6>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<6> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[38])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<5>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<5> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[37])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<4>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<4> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[36])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<3>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<3> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[35])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<30>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<30> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[62])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<2>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<2> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[34])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<29>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<29> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[61])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<28>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<28> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[60])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<27>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<27> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[59])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<26>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<26> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[58])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<25>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<25> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[57])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<24>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<24> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[56])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<23>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<23> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[55])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<22>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<22> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[54])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<21>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<21> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[53])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<20>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<20> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[52])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<1>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<1> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[33])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<19>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<19> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[51])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<18>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<18> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[50])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<17>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<17> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[49])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<16>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<16> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[48])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<15>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<15> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[47])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<14>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<14> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[46])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<13>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<13> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[45])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<12>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<12> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[44])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<11>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<11> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[43])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<10>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<10> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[42])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/r<0>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<0> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[1].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[63]),
    .O(stage3_r[32])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<9>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<9> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[9])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<8>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<8> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[8])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<7>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<7> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[7])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<6>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<6> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[6])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<5>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<5> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[5])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<4>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<4> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[4])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<3>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<3> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[3])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<30>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<30> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[30])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<2>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<2> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[2])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<29>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<29> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[29])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<28>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<28> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[28])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<27>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<27> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[27])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<26>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<26> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[26])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<25>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<25> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[25])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<24>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<24> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[24])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<23>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<23> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[23])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<22>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<22> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[22])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<21>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<21> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[21])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<20>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<20> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[20])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<1>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<1> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[1])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<19>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<19> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[19])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<18>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<18> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[18])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<17>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<17> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[17])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<16>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<16> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[16])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<15>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<15> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[15])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<14>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<14> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[14])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<13>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<13> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[13])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<12>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<12> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[12])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<11>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<11> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[11])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<10>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<10> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[10])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/r<0>1  (
    .ADR0(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<0> ),
    .ADR1(\stage3_reflect_add/gen_vec_add[0].vec_add/_old_tmp_2<31> ),
    .ADR2(stage3_r[31]),
    .O(stage3_r[0])
  );
  X_LUT4 #(
    .INIT ( 16'h0001 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt00001_SW0  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<58> ),
    .ADR1(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<57> ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<56> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<55> ),
    .O(N02)
  );
  X_LUT6 #(
    .INIT ( 64'h3333333233333333 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt00001  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<62> ),
    .ADR1(\stage2_almost_res[95] ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<61> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<60> ),
    .ADR4(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<59> ),
    .ADR5(N02),
    .O(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<0>1_SW0  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<58> ),
    .ADR1(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<57> ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<56> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<55> ),
    .O(N21)
  );
  X_LUT6 #(
    .INIT ( 64'h8000FFFF0000FFFF ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<0>1  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<62> ),
    .ADR1(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<59> ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<60> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<61> ),
    .ADR4(\stage2_almost_res[95] ),
    .ADR5(N21),
    .O(N2)
  );
  X_LUT4 #(
    .INIT ( 16'h0001 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt00001_SW0  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<58> ),
    .ADR1(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<57> ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<56> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<55> ),
    .O(N41)
  );
  X_LUT6 #(
    .INIT ( 64'h3333333233333333 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt00001  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<62> ),
    .ADR1(\stage2_almost_res[63] ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<61> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<60> ),
    .ADR4(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<59> ),
    .ADR5(N41),
    .O(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<0>1_SW0  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<58> ),
    .ADR1(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<57> ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<56> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<55> ),
    .O(N6)
  );
  X_LUT6 #(
    .INIT ( 64'h8000FFFF0000FFFF ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<0>1  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<62> ),
    .ADR1(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<59> ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<60> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<61> ),
    .ADR4(\stage2_almost_res[63] ),
    .ADR5(N6),
    .O(N11)
  );
  X_LUT4 #(
    .INIT ( 16'h0001 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt00001_SW0  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<58> ),
    .ADR1(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<57> ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<56> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<55> ),
    .O(N8)
  );
  X_LUT6 #(
    .INIT ( 64'h3333333233333333 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt00001  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<62> ),
    .ADR1(\stage2_almost_res[31] ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<61> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<60> ),
    .ADR4(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<59> ),
    .ADR5(N8),
    .O(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<0>1_SW0  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<58> ),
    .ADR1(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<57> ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<56> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<55> ),
    .O(N10)
  );
  X_LUT6 #(
    .INIT ( 64'h8000FFFF0000FFFF ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<0>1  (
    .ADR0(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<62> ),
    .ADR1(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<59> ),
    .ADR2(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<60> ),
    .ADR3(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<61> ),
    .ADR4(\stage2_almost_res[31] ),
    .ADR5(N10),
    .O(N01)
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt00001_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<58> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<57> ),
    .ADR2(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<56> ),
    .ADR3(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<55> ),
    .O(N12)
  );
  X_LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt00001  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<62> ),
    .ADR2(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<61> ),
    .ADR3(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<60> ),
    .ADR4(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<59> ),
    .ADR5(N12),
    .O(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[2].dot_mul/r<0>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<58> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<57> ),
    .ADR2(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<56> ),
    .ADR3(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<55> ),
    .O(N14)
  );
  X_LUT6 #(
    .INIT ( 64'h8000FFFF0000FFFF ))
  \stage1_reflect_dot/gen_mul[2].dot_mul/r<0>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<59> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<60> ),
    .ADR2(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<61> ),
    .ADR3(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<62> ),
    .ADR4(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<63> ),
    .ADR5(N14),
    .O(N5)
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<30>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [30]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [30])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<29>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [29]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [29])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<28>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [28]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [28])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<27>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [27]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [27])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<26>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [26]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [26])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<25>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [25]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [25])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<24>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [24]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [24])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<23>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [23]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [23])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<22>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [22]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [22])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<21>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [21]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [21])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<20>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [20]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [20])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<19>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [19]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [19])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<18>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [18]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [18])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<17>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [17]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [17])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<16>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [16]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [16])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<15>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [15]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [15])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<14>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [14]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [14])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<13>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [13]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [13])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<12>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [12]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [12])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<11>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [11]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [11])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<10>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [10]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [10])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<9>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [9]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [9])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<8>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [8]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [8])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<7>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [7]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [7])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<6>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [6]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [6])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<5>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [5]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [5])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<4>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [4]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [4])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt00001_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<58> ),
    .ADR1(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<57> ),
    .ADR2(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<56> ),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<55> ),
    .O(N16)
  );
  X_LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt00001  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<62> ),
    .ADR2(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<61> ),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<60> ),
    .ADR4(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<59> ),
    .ADR5(N16),
    .O(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[1].dot_mul/r<0>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<58> ),
    .ADR1(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<57> ),
    .ADR2(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<56> ),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<55> ),
    .O(N18)
  );
  X_LUT6 #(
    .INIT ( 64'h8000FFFF0000FFFF ))
  \stage1_reflect_dot/gen_mul[1].dot_mul/r<0>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<59> ),
    .ADR1(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<60> ),
    .ADR2(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<61> ),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<62> ),
    .ADR4(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<63> ),
    .ADR5(N18),
    .O(N4)
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<3>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [3]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [3])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<2>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [2]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [2])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<1>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [1]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [1])
  );
  X_LUT3 #(
    .INIT ( 8'h8E ))
  \stage1_reflect_dot/dot_add/fixed_add_a/r<0>1  (
    .ADR0(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [0]),
    .ADR1(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR2(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/tmp [0])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt00001_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<58> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<57> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<56> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<55> ),
    .O(N20)
  );
  X_LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt00001  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR4(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR5(N20),
    .O(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 )
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<0>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<58> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<57> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<56> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<55> ),
    .O(N22)
  );
  X_LUT6 #(
    .INIT ( 64'hD555555555555555 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<0>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR4(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .ADR5(N22),
    .O(N3)
  );
  X_BUF   new_data_IBUF (
    .I(new_data),
    .O(new_data_IBUF_407)
  );
  X_BUF   n_95_IBUF (
    .I(n[95]),
    .O(n_95_IBUF_404)
  );
  X_BUF   n_94_IBUF (
    .I(n[94]),
    .O(n_94_IBUF_403)
  );
  X_BUF   n_93_IBUF (
    .I(n[93]),
    .O(n_93_IBUF_402)
  );
  X_BUF   n_92_IBUF (
    .I(n[92]),
    .O(n_92_IBUF_401)
  );
  X_BUF   n_91_IBUF (
    .I(n[91]),
    .O(n_91_IBUF_400)
  );
  X_BUF   n_90_IBUF (
    .I(n[90]),
    .O(n_90_IBUF_399)
  );
  X_BUF   n_89_IBUF (
    .I(n[89]),
    .O(n_89_IBUF_397)
  );
  X_BUF   n_88_IBUF (
    .I(n[88]),
    .O(n_88_IBUF_396)
  );
  X_BUF   n_87_IBUF (
    .I(n[87]),
    .O(n_87_IBUF_395)
  );
  X_BUF   n_86_IBUF (
    .I(n[86]),
    .O(n_86_IBUF_394)
  );
  X_BUF   n_85_IBUF (
    .I(n[85]),
    .O(n_85_IBUF_393)
  );
  X_BUF   n_84_IBUF (
    .I(n[84]),
    .O(n_84_IBUF_392)
  );
  X_BUF   n_83_IBUF (
    .I(n[83]),
    .O(n_83_IBUF_391)
  );
  X_BUF   n_82_IBUF (
    .I(n[82]),
    .O(n_82_IBUF_390)
  );
  X_BUF   n_81_IBUF (
    .I(n[81]),
    .O(n_81_IBUF_389)
  );
  X_BUF   n_80_IBUF (
    .I(n[80]),
    .O(n_80_IBUF_388)
  );
  X_BUF   n_79_IBUF (
    .I(n[79]),
    .O(n_79_IBUF_386)
  );
  X_BUF   n_78_IBUF (
    .I(n[78]),
    .O(n_78_IBUF_385)
  );
  X_BUF   n_77_IBUF (
    .I(n[77]),
    .O(n_77_IBUF_384)
  );
  X_BUF   n_76_IBUF (
    .I(n[76]),
    .O(n_76_IBUF_383)
  );
  X_BUF   n_75_IBUF (
    .I(n[75]),
    .O(n_75_IBUF_382)
  );
  X_BUF   n_74_IBUF (
    .I(n[74]),
    .O(n_74_IBUF_381)
  );
  X_BUF   n_73_IBUF (
    .I(n[73]),
    .O(n_73_IBUF_380)
  );
  X_BUF   n_72_IBUF (
    .I(n[72]),
    .O(n_72_IBUF_379)
  );
  X_BUF   n_71_IBUF (
    .I(n[71]),
    .O(n_71_IBUF_378)
  );
  X_BUF   n_70_IBUF (
    .I(n[70]),
    .O(n_70_IBUF_377)
  );
  X_BUF   n_69_IBUF (
    .I(n[69]),
    .O(n_69_IBUF_375)
  );
  X_BUF   n_68_IBUF (
    .I(n[68]),
    .O(n_68_IBUF_374)
  );
  X_BUF   n_67_IBUF (
    .I(n[67]),
    .O(n_67_IBUF_373)
  );
  X_BUF   n_66_IBUF (
    .I(n[66]),
    .O(n_66_IBUF_372)
  );
  X_BUF   n_65_IBUF (
    .I(n[65]),
    .O(n_65_IBUF_371)
  );
  X_BUF   n_64_IBUF (
    .I(n[64]),
    .O(n_64_IBUF_370)
  );
  X_BUF   n_63_IBUF (
    .I(n[63]),
    .O(n_63_IBUF_369)
  );
  X_BUF   n_62_IBUF (
    .I(n[62]),
    .O(n_62_IBUF_368)
  );
  X_BUF   n_61_IBUF (
    .I(n[61]),
    .O(n_61_IBUF_367)
  );
  X_BUF   n_60_IBUF (
    .I(n[60]),
    .O(n_60_IBUF_366)
  );
  X_BUF   n_59_IBUF (
    .I(n[59]),
    .O(n_59_IBUF_364)
  );
  X_BUF   n_58_IBUF (
    .I(n[58]),
    .O(n_58_IBUF_363)
  );
  X_BUF   n_57_IBUF (
    .I(n[57]),
    .O(n_57_IBUF_362)
  );
  X_BUF   n_56_IBUF (
    .I(n[56]),
    .O(n_56_IBUF_361)
  );
  X_BUF   n_55_IBUF (
    .I(n[55]),
    .O(n_55_IBUF_360)
  );
  X_BUF   n_54_IBUF (
    .I(n[54]),
    .O(n_54_IBUF_359)
  );
  X_BUF   n_53_IBUF (
    .I(n[53]),
    .O(n_53_IBUF_358)
  );
  X_BUF   n_52_IBUF (
    .I(n[52]),
    .O(n_52_IBUF_357)
  );
  X_BUF   n_51_IBUF (
    .I(n[51]),
    .O(n_51_IBUF_356)
  );
  X_BUF   n_50_IBUF (
    .I(n[50]),
    .O(n_50_IBUF_355)
  );
  X_BUF   n_49_IBUF (
    .I(n[49]),
    .O(n_49_IBUF_353)
  );
  X_BUF   n_48_IBUF (
    .I(n[48]),
    .O(n_48_IBUF_352)
  );
  X_BUF   n_47_IBUF (
    .I(n[47]),
    .O(n_47_IBUF_351)
  );
  X_BUF   n_46_IBUF (
    .I(n[46]),
    .O(n_46_IBUF_350)
  );
  X_BUF   n_45_IBUF (
    .I(n[45]),
    .O(n_45_IBUF_349)
  );
  X_BUF   n_44_IBUF (
    .I(n[44]),
    .O(n_44_IBUF_348)
  );
  X_BUF   n_43_IBUF (
    .I(n[43]),
    .O(n_43_IBUF_347)
  );
  X_BUF   n_42_IBUF (
    .I(n[42]),
    .O(n_42_IBUF_346)
  );
  X_BUF   n_41_IBUF (
    .I(n[41]),
    .O(n_41_IBUF_345)
  );
  X_BUF   n_40_IBUF (
    .I(n[40]),
    .O(n_40_IBUF_344)
  );
  X_BUF   n_39_IBUF (
    .I(n[39]),
    .O(n_39_IBUF_342)
  );
  X_BUF   n_38_IBUF (
    .I(n[38]),
    .O(n_38_IBUF_341)
  );
  X_BUF   n_37_IBUF (
    .I(n[37]),
    .O(n_37_IBUF_340)
  );
  X_BUF   n_36_IBUF (
    .I(n[36]),
    .O(n_36_IBUF_339)
  );
  X_BUF   n_35_IBUF (
    .I(n[35]),
    .O(n_35_IBUF_338)
  );
  X_BUF   n_34_IBUF (
    .I(n[34]),
    .O(n_34_IBUF_337)
  );
  X_BUF   n_33_IBUF (
    .I(n[33]),
    .O(n_33_IBUF_336)
  );
  X_BUF   n_32_IBUF (
    .I(n[32]),
    .O(n_32_IBUF_335)
  );
  X_BUF   n_31_IBUF (
    .I(n[31]),
    .O(n_31_IBUF_334)
  );
  X_BUF   n_30_IBUF (
    .I(n[30]),
    .O(n_30_IBUF_333)
  );
  X_BUF   n_29_IBUF (
    .I(n[29]),
    .O(n_29_IBUF_331)
  );
  X_BUF   n_28_IBUF (
    .I(n[28]),
    .O(n_28_IBUF_330)
  );
  X_BUF   n_27_IBUF (
    .I(n[27]),
    .O(n_27_IBUF_329)
  );
  X_BUF   n_26_IBUF (
    .I(n[26]),
    .O(n_26_IBUF_328)
  );
  X_BUF   n_25_IBUF (
    .I(n[25]),
    .O(n_25_IBUF_327)
  );
  X_BUF   n_24_IBUF (
    .I(n[24]),
    .O(n_24_IBUF_326)
  );
  X_BUF   n_23_IBUF (
    .I(n[23]),
    .O(n_23_IBUF_325)
  );
  X_BUF   n_22_IBUF (
    .I(n[22]),
    .O(n_22_IBUF_324)
  );
  X_BUF   n_21_IBUF (
    .I(n[21]),
    .O(n_21_IBUF_323)
  );
  X_BUF   n_20_IBUF (
    .I(n[20]),
    .O(n_20_IBUF_322)
  );
  X_BUF   n_19_IBUF (
    .I(n[19]),
    .O(n_19_IBUF_320)
  );
  X_BUF   n_18_IBUF (
    .I(n[18]),
    .O(n_18_IBUF_319)
  );
  X_BUF   n_17_IBUF (
    .I(n[17]),
    .O(n_17_IBUF_318)
  );
  X_BUF   n_16_IBUF (
    .I(n[16]),
    .O(n_16_IBUF_317)
  );
  X_BUF   n_15_IBUF (
    .I(n[15]),
    .O(n_15_IBUF_316)
  );
  X_BUF   n_14_IBUF (
    .I(n[14]),
    .O(n_14_IBUF_315)
  );
  X_BUF   n_13_IBUF (
    .I(n[13]),
    .O(n_13_IBUF_314)
  );
  X_BUF   n_12_IBUF (
    .I(n[12]),
    .O(n_12_IBUF_313)
  );
  X_BUF   n_11_IBUF (
    .I(n[11]),
    .O(n_11_IBUF_312)
  );
  X_BUF   n_10_IBUF (
    .I(n[10]),
    .O(n_10_IBUF_311)
  );
  X_BUF   n_9_IBUF (
    .I(n[9]),
    .O(n_9_IBUF_405)
  );
  X_BUF   n_8_IBUF (
    .I(n[8]),
    .O(n_8_IBUF_398)
  );
  X_BUF   n_7_IBUF (
    .I(n[7]),
    .O(n_7_IBUF_387)
  );
  X_BUF   n_6_IBUF (
    .I(n[6]),
    .O(n_6_IBUF_376)
  );
  X_BUF   n_5_IBUF (
    .I(n[5]),
    .O(n_5_IBUF_365)
  );
  X_BUF   n_4_IBUF (
    .I(n[4]),
    .O(n_4_IBUF_354)
  );
  X_BUF   n_3_IBUF (
    .I(n[3]),
    .O(n_3_IBUF_343)
  );
  X_BUF   n_2_IBUF (
    .I(n[2]),
    .O(n_2_IBUF_332)
  );
  X_BUF   n_1_IBUF (
    .I(n[1]),
    .O(n_1_IBUF_321)
  );
  X_BUF   n_0_IBUF (
    .I(n[0]),
    .O(n_0_IBUF_310)
  );
  X_BUF   v_95_IBUF (
    .I(v[95]),
    .O(v_95_IBUF_3290)
  );
  X_BUF   v_94_IBUF (
    .I(v[94]),
    .O(v_94_IBUF_3289)
  );
  X_BUF   v_93_IBUF (
    .I(v[93]),
    .O(v_93_IBUF_3288)
  );
  X_BUF   v_92_IBUF (
    .I(v[92]),
    .O(v_92_IBUF_3287)
  );
  X_BUF   v_91_IBUF (
    .I(v[91]),
    .O(v_91_IBUF_3286)
  );
  X_BUF   v_90_IBUF (
    .I(v[90]),
    .O(v_90_IBUF_3285)
  );
  X_BUF   v_89_IBUF (
    .I(v[89]),
    .O(v_89_IBUF_3283)
  );
  X_BUF   v_88_IBUF (
    .I(v[88]),
    .O(v_88_IBUF_3282)
  );
  X_BUF   v_87_IBUF (
    .I(v[87]),
    .O(v_87_IBUF_3281)
  );
  X_BUF   v_86_IBUF (
    .I(v[86]),
    .O(v_86_IBUF_3280)
  );
  X_BUF   v_85_IBUF (
    .I(v[85]),
    .O(v_85_IBUF_3279)
  );
  X_BUF   v_84_IBUF (
    .I(v[84]),
    .O(v_84_IBUF_3278)
  );
  X_BUF   v_83_IBUF (
    .I(v[83]),
    .O(v_83_IBUF_3277)
  );
  X_BUF   v_82_IBUF (
    .I(v[82]),
    .O(v_82_IBUF_3276)
  );
  X_BUF   v_81_IBUF (
    .I(v[81]),
    .O(v_81_IBUF_3275)
  );
  X_BUF   v_80_IBUF (
    .I(v[80]),
    .O(v_80_IBUF_3274)
  );
  X_BUF   v_79_IBUF (
    .I(v[79]),
    .O(v_79_IBUF_3272)
  );
  X_BUF   v_78_IBUF (
    .I(v[78]),
    .O(v_78_IBUF_3271)
  );
  X_BUF   v_77_IBUF (
    .I(v[77]),
    .O(v_77_IBUF_3270)
  );
  X_BUF   v_76_IBUF (
    .I(v[76]),
    .O(v_76_IBUF_3269)
  );
  X_BUF   v_75_IBUF (
    .I(v[75]),
    .O(v_75_IBUF_3268)
  );
  X_BUF   v_74_IBUF (
    .I(v[74]),
    .O(v_74_IBUF_3267)
  );
  X_BUF   v_73_IBUF (
    .I(v[73]),
    .O(v_73_IBUF_3266)
  );
  X_BUF   v_72_IBUF (
    .I(v[72]),
    .O(v_72_IBUF_3265)
  );
  X_BUF   v_71_IBUF (
    .I(v[71]),
    .O(v_71_IBUF_3264)
  );
  X_BUF   v_70_IBUF (
    .I(v[70]),
    .O(v_70_IBUF_3263)
  );
  X_BUF   v_69_IBUF (
    .I(v[69]),
    .O(v_69_IBUF_3261)
  );
  X_BUF   v_68_IBUF (
    .I(v[68]),
    .O(v_68_IBUF_3260)
  );
  X_BUF   v_67_IBUF (
    .I(v[67]),
    .O(v_67_IBUF_3259)
  );
  X_BUF   v_66_IBUF (
    .I(v[66]),
    .O(v_66_IBUF_3258)
  );
  X_BUF   v_65_IBUF (
    .I(v[65]),
    .O(v_65_IBUF_3257)
  );
  X_BUF   v_64_IBUF (
    .I(v[64]),
    .O(v_64_IBUF_3256)
  );
  X_BUF   v_63_IBUF (
    .I(v[63]),
    .O(v_63_IBUF_3255)
  );
  X_BUF   v_62_IBUF (
    .I(v[62]),
    .O(v_62_IBUF_3254)
  );
  X_BUF   v_61_IBUF (
    .I(v[61]),
    .O(v_61_IBUF_3253)
  );
  X_BUF   v_60_IBUF (
    .I(v[60]),
    .O(v_60_IBUF_3252)
  );
  X_BUF   v_59_IBUF (
    .I(v[59]),
    .O(v_59_IBUF_3250)
  );
  X_BUF   v_58_IBUF (
    .I(v[58]),
    .O(v_58_IBUF_3249)
  );
  X_BUF   v_57_IBUF (
    .I(v[57]),
    .O(v_57_IBUF_3248)
  );
  X_BUF   v_56_IBUF (
    .I(v[56]),
    .O(v_56_IBUF_3247)
  );
  X_BUF   v_55_IBUF (
    .I(v[55]),
    .O(v_55_IBUF_3246)
  );
  X_BUF   v_54_IBUF (
    .I(v[54]),
    .O(v_54_IBUF_3245)
  );
  X_BUF   v_53_IBUF (
    .I(v[53]),
    .O(v_53_IBUF_3244)
  );
  X_BUF   v_52_IBUF (
    .I(v[52]),
    .O(v_52_IBUF_3243)
  );
  X_BUF   v_51_IBUF (
    .I(v[51]),
    .O(v_51_IBUF_3242)
  );
  X_BUF   v_50_IBUF (
    .I(v[50]),
    .O(v_50_IBUF_3241)
  );
  X_BUF   v_49_IBUF (
    .I(v[49]),
    .O(v_49_IBUF_3239)
  );
  X_BUF   v_48_IBUF (
    .I(v[48]),
    .O(v_48_IBUF_3238)
  );
  X_BUF   v_47_IBUF (
    .I(v[47]),
    .O(v_47_IBUF_3237)
  );
  X_BUF   v_46_IBUF (
    .I(v[46]),
    .O(v_46_IBUF_3236)
  );
  X_BUF   v_45_IBUF (
    .I(v[45]),
    .O(v_45_IBUF_3235)
  );
  X_BUF   v_44_IBUF (
    .I(v[44]),
    .O(v_44_IBUF_3234)
  );
  X_BUF   v_43_IBUF (
    .I(v[43]),
    .O(v_43_IBUF_3233)
  );
  X_BUF   v_42_IBUF (
    .I(v[42]),
    .O(v_42_IBUF_3232)
  );
  X_BUF   v_41_IBUF (
    .I(v[41]),
    .O(v_41_IBUF_3231)
  );
  X_BUF   v_40_IBUF (
    .I(v[40]),
    .O(v_40_IBUF_3230)
  );
  X_BUF   v_39_IBUF (
    .I(v[39]),
    .O(v_39_IBUF_3228)
  );
  X_BUF   v_38_IBUF (
    .I(v[38]),
    .O(v_38_IBUF_3227)
  );
  X_BUF   v_37_IBUF (
    .I(v[37]),
    .O(v_37_IBUF_3226)
  );
  X_BUF   v_36_IBUF (
    .I(v[36]),
    .O(v_36_IBUF_3225)
  );
  X_BUF   v_35_IBUF (
    .I(v[35]),
    .O(v_35_IBUF_3224)
  );
  X_BUF   v_34_IBUF (
    .I(v[34]),
    .O(v_34_IBUF_3223)
  );
  X_BUF   v_33_IBUF (
    .I(v[33]),
    .O(v_33_IBUF_3222)
  );
  X_BUF   v_32_IBUF (
    .I(v[32]),
    .O(v_32_IBUF_3221)
  );
  X_BUF   v_31_IBUF (
    .I(v[31]),
    .O(v_31_IBUF_3220)
  );
  X_BUF   v_30_IBUF (
    .I(v[30]),
    .O(v_30_IBUF_3219)
  );
  X_BUF   v_29_IBUF (
    .I(v[29]),
    .O(v_29_IBUF_3217)
  );
  X_BUF   v_28_IBUF (
    .I(v[28]),
    .O(v_28_IBUF_3216)
  );
  X_BUF   v_27_IBUF (
    .I(v[27]),
    .O(v_27_IBUF_3215)
  );
  X_BUF   v_26_IBUF (
    .I(v[26]),
    .O(v_26_IBUF_3214)
  );
  X_BUF   v_25_IBUF (
    .I(v[25]),
    .O(v_25_IBUF_3213)
  );
  X_BUF   v_24_IBUF (
    .I(v[24]),
    .O(v_24_IBUF_3212)
  );
  X_BUF   v_23_IBUF (
    .I(v[23]),
    .O(v_23_IBUF_3211)
  );
  X_BUF   v_22_IBUF (
    .I(v[22]),
    .O(v_22_IBUF_3210)
  );
  X_BUF   v_21_IBUF (
    .I(v[21]),
    .O(v_21_IBUF_3209)
  );
  X_BUF   v_20_IBUF (
    .I(v[20]),
    .O(v_20_IBUF_3208)
  );
  X_BUF   v_19_IBUF (
    .I(v[19]),
    .O(v_19_IBUF_3206)
  );
  X_BUF   v_18_IBUF (
    .I(v[18]),
    .O(v_18_IBUF_3205)
  );
  X_BUF   v_17_IBUF (
    .I(v[17]),
    .O(v_17_IBUF_3204)
  );
  X_BUF   v_16_IBUF (
    .I(v[16]),
    .O(v_16_IBUF_3203)
  );
  X_BUF   v_15_IBUF (
    .I(v[15]),
    .O(v_15_IBUF_3202)
  );
  X_BUF   v_14_IBUF (
    .I(v[14]),
    .O(v_14_IBUF_3201)
  );
  X_BUF   v_13_IBUF (
    .I(v[13]),
    .O(v_13_IBUF_3200)
  );
  X_BUF   v_12_IBUF (
    .I(v[12]),
    .O(v_12_IBUF_3199)
  );
  X_BUF   v_11_IBUF (
    .I(v[11]),
    .O(v_11_IBUF_3198)
  );
  X_BUF   v_10_IBUF (
    .I(v[10]),
    .O(v_10_IBUF_3197)
  );
  X_BUF   v_9_IBUF (
    .I(v[9]),
    .O(v_9_IBUF_3291)
  );
  X_BUF   v_8_IBUF (
    .I(v[8]),
    .O(v_8_IBUF_3284)
  );
  X_BUF   v_7_IBUF (
    .I(v[7]),
    .O(v_7_IBUF_3273)
  );
  X_BUF   v_6_IBUF (
    .I(v[6]),
    .O(v_6_IBUF_3262)
  );
  X_BUF   v_5_IBUF (
    .I(v[5]),
    .O(v_5_IBUF_3251)
  );
  X_BUF   v_4_IBUF (
    .I(v[4]),
    .O(v_4_IBUF_3240)
  );
  X_BUF   v_3_IBUF (
    .I(v[3]),
    .O(v_3_IBUF_3229)
  );
  X_BUF   v_2_IBUF (
    .I(v[2]),
    .O(v_2_IBUF_3218)
  );
  X_BUF   v_1_IBUF (
    .I(v[1]),
    .O(v_1_IBUF_3207)
  );
  X_BUF   v_0_IBUF (
    .I(v[0]),
    .O(v_0_IBUF_3196)
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<0>21  (
    .ADR0(stage3_almost_res_0_BRB0_2426),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[0])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<1>11  (
    .ADR0(stage3_almost_res_1_BRB0_2449),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[1])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<2>11  (
    .ADR0(stage3_almost_res_2_BRB0_2471),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[2])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<3>11  (
    .ADR0(stage3_almost_res_3_BRB0_2493),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[3])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<4>11  (
    .ADR0(stage3_almost_res_4_BRB0_2515),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[4])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<5>11  (
    .ADR0(stage3_almost_res_5_BRB0_2537),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[5])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<6>11  (
    .ADR0(stage3_almost_res_6_BRB0_2559),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[6])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<7>11  (
    .ADR0(stage3_almost_res_7_BRB0_2581),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[7])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<8>11  (
    .ADR0(stage3_almost_res_8_BRB0_2603),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[8])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<9>11  (
    .ADR0(stage3_almost_res_9_BRB0_2616),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[9])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<10>11  (
    .ADR0(stage3_almost_res_10_BRB0_2430),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[10])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<11>11  (
    .ADR0(stage3_almost_res_11_BRB0_2432),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[11])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<12>11  (
    .ADR0(stage3_almost_res_12_BRB0_2434),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[12])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<13>11  (
    .ADR0(stage3_almost_res_13_BRB0_2436),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[13])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<14>11  (
    .ADR0(stage3_almost_res_14_BRB0_2438),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[14])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<15>11  (
    .ADR0(stage3_almost_res_15_BRB0_2440),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[15])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<16>11  (
    .ADR0(stage3_almost_res_16_BRB0_2442),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[16])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<17>11  (
    .ADR0(stage3_almost_res_17_BRB0_2444),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[17])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<18>11  (
    .ADR0(stage3_almost_res_18_BRB0_2446),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[18])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<19>11  (
    .ADR0(stage3_almost_res_19_BRB0_2448),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[19])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<20>11  (
    .ADR0(stage3_almost_res_20_BRB0_2452),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[20])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<21>11  (
    .ADR0(stage3_almost_res_21_BRB0_2454),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[21])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<22>11  (
    .ADR0(stage3_almost_res_22_BRB0_2456),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[22])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<23>11  (
    .ADR0(stage3_almost_res_23_BRB0_2458),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[23])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<24>11  (
    .ADR0(stage3_almost_res_24_BRB0_2460),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[24])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<25>11  (
    .ADR0(stage3_almost_res_25_BRB0_2462),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[25])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<26>11  (
    .ADR0(stage3_almost_res_26_BRB0_2464),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[26])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<27>11  (
    .ADR0(stage3_almost_res_27_BRB0_2466),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[27])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<28>11  (
    .ADR0(stage3_almost_res_28_BRB0_2468),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[28])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<29>11  (
    .ADR0(stage3_almost_res_29_BRB0_2470),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[29])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[0].vec_mul/r<30>11  (
    .ADR0(stage3_almost_res_30_BRB0_2474),
    .ADR1(stage3_almost_res_0_BRB1_2427),
    .O(stage3_almost_res[30])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<0>21  (
    .ADR0(stage3_almost_res_32_BRB0_2477),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[32])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<1>11  (
    .ADR0(stage3_almost_res_33_BRB0_2480),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[33])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<2>11  (
    .ADR0(stage3_almost_res_34_BRB0_2482),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[34])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<3>11  (
    .ADR0(stage3_almost_res_35_BRB0_2484),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[35])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<4>11  (
    .ADR0(stage3_almost_res_36_BRB0_2486),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[36])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<5>11  (
    .ADR0(stage3_almost_res_37_BRB0_2488),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[37])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<6>11  (
    .ADR0(stage3_almost_res_38_BRB0_2490),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[38])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<7>11  (
    .ADR0(stage3_almost_res_39_BRB0_2492),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[39])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<8>11  (
    .ADR0(stage3_almost_res_40_BRB0_2496),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[40])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<9>11  (
    .ADR0(stage3_almost_res_41_BRB0_2498),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[41])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<10>11  (
    .ADR0(stage3_almost_res_42_BRB0_2500),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[42])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<11>11  (
    .ADR0(stage3_almost_res_43_BRB0_2502),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[43])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<12>11  (
    .ADR0(stage3_almost_res_44_BRB0_2504),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[44])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<13>11  (
    .ADR0(stage3_almost_res_45_BRB0_2506),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[45])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<14>11  (
    .ADR0(stage3_almost_res_46_BRB0_2508),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[46])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<15>11  (
    .ADR0(stage3_almost_res_47_BRB0_2510),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[47])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<16>11  (
    .ADR0(stage3_almost_res_48_BRB0_2512),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[48])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<17>11  (
    .ADR0(stage3_almost_res_49_BRB0_2514),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[49])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<18>11  (
    .ADR0(stage3_almost_res_50_BRB0_2518),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[50])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<19>11  (
    .ADR0(stage3_almost_res_51_BRB0_2520),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[51])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<20>11  (
    .ADR0(stage3_almost_res_52_BRB0_2522),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[52])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<21>11  (
    .ADR0(stage3_almost_res_53_BRB0_2524),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[53])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<22>11  (
    .ADR0(stage3_almost_res_54_BRB0_2526),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[54])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<23>11  (
    .ADR0(stage3_almost_res_55_BRB0_2528),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[55])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<24>11  (
    .ADR0(stage3_almost_res_56_BRB0_2530),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[56])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<25>11  (
    .ADR0(stage3_almost_res_57_BRB0_2532),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[57])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<26>11  (
    .ADR0(stage3_almost_res_58_BRB0_2534),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[58])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<27>11  (
    .ADR0(stage3_almost_res_59_BRB0_2536),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[59])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<28>11  (
    .ADR0(stage3_almost_res_60_BRB0_2540),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[60])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<29>11  (
    .ADR0(stage3_almost_res_61_BRB0_2542),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[61])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[1].vec_mul/r<30>11  (
    .ADR0(stage3_almost_res_62_BRB0_2544),
    .ADR1(stage3_almost_res_32_BRB1_2478),
    .O(stage3_almost_res[62])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<0>21  (
    .ADR0(stage3_almost_res_64_BRB0_2547),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[64])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<1>11  (
    .ADR0(stage3_almost_res_65_BRB0_2550),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[65])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<2>11  (
    .ADR0(stage3_almost_res_66_BRB0_2552),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[66])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<3>11  (
    .ADR0(stage3_almost_res_67_BRB0_2554),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[67])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<4>11  (
    .ADR0(stage3_almost_res_68_BRB0_2556),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[68])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<5>11  (
    .ADR0(stage3_almost_res_69_BRB0_2558),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[69])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<6>11  (
    .ADR0(stage3_almost_res_70_BRB0_2562),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[70])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<7>11  (
    .ADR0(stage3_almost_res_71_BRB0_2564),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[71])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<8>11  (
    .ADR0(stage3_almost_res_72_BRB0_2566),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[72])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<9>11  (
    .ADR0(stage3_almost_res_73_BRB0_2568),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[73])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<10>11  (
    .ADR0(stage3_almost_res_74_BRB0_2570),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[74])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<11>11  (
    .ADR0(stage3_almost_res_75_BRB0_2572),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[75])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<12>11  (
    .ADR0(stage3_almost_res_76_BRB0_2574),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[76])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<13>11  (
    .ADR0(stage3_almost_res_77_BRB0_2576),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[77])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<14>11  (
    .ADR0(stage3_almost_res_78_BRB0_2578),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[78])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<15>11  (
    .ADR0(stage3_almost_res_79_BRB0_2580),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[79])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<16>11  (
    .ADR0(stage3_almost_res_80_BRB0_2584),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[80])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<17>11  (
    .ADR0(stage3_almost_res_81_BRB0_2586),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[81])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<18>11  (
    .ADR0(stage3_almost_res_82_BRB0_2588),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[82])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<19>11  (
    .ADR0(stage3_almost_res_83_BRB0_2590),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[83])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<20>11  (
    .ADR0(stage3_almost_res_84_BRB0_2592),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[84])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<21>11  (
    .ADR0(stage3_almost_res_85_BRB0_2594),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[85])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<22>11  (
    .ADR0(stage3_almost_res_86_BRB0_2596),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[86])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<23>11  (
    .ADR0(stage3_almost_res_87_BRB0_2598),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[87])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<24>11  (
    .ADR0(stage3_almost_res_88_BRB0_2600),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[88])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<25>11  (
    .ADR0(stage3_almost_res_89_BRB0_2602),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[89])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<26>11  (
    .ADR0(stage3_almost_res_90_BRB0_2606),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[90])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<27>11  (
    .ADR0(stage3_almost_res_91_BRB0_2608),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[91])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<28>11  (
    .ADR0(stage3_almost_res_92_BRB0_2610),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[92])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<29>11  (
    .ADR0(stage3_almost_res_93_BRB0_2612),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[93])
  );
  X_LUT2 #(
    .INIT ( 4'h8 ))
  \stage2_reflect_mul/gen_vec_mul[2].vec_mul/r<30>11  (
    .ADR0(stage3_almost_res_94_BRB0_2614),
    .ADR1(stage3_almost_res_64_BRB1_2548),
    .O(stage3_almost_res[94])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<0>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<24> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<24> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<1>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<25> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<25> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [1])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<2>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<26> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<26> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [2])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<3>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<27> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<27> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [3])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<4>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<28> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<28> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [4])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<5>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<29> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<29> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [5])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<6>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<30> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<30> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [6])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<7>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<31> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<31> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [7])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<8>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<32> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<32> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [8])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<9>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<33> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<33> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [9])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<10>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<34> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<34> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [10])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<11>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<35> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<35> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [11])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<12>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<36> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<36> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [12])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<13>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<37> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<37> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [13])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<14>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<38> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<38> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [14])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<15>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<39> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<39> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [15])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<16>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<40> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<40> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [16])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<17>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<41> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<41> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [17])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<18>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<42> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<42> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [18])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<19>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<43> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<43> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [19])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<20>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<44> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<44> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [20])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<21>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<45> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<45> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [21])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<22>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<46> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<46> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [22])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<23>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<47> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<47> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [23])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<24>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<48> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<48> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [24])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<25>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<49> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<49> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [25])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<26>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<50> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<50> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [26])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<27>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<51> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<51> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [27])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<28>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<52> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<52> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [28])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<29>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<53> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<53> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [29])
  );
  X_LUT6 #(
    .INIT ( 64'h005F005F336CFFA0 ))
  \stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut<30>  (
    .ADR0(\stage1_reflect_dot/gen_mul[1].dot_mul/tmp<54> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<54> ),
    .ADR2(N4),
    .ADR3(\stage1_reflect_dot/gen_mul[1].dot_mul/r_cmp_gt0000 ),
    .ADR4(N3),
    .ADR5(\stage1_reflect_dot/gen_mul[0].dot_mul/r_cmp_gt0000 ),
    .O(\stage1_reflect_dot/dot_add/fixed_add_a/Madd__old_tmp_2_lut [30])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<0>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<24> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [0]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [0])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<1>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<25> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [1]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [1])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<2>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<26> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [2]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [2])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<10>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<34> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [10]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [10])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<11>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<35> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [11]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [11])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<12>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<36> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [12]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [12])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<13>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<37> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [13]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [13])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<14>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<38> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [14]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [14])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<15>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<39> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [15]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [15])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<16>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<40> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [16]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [16])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<17>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<41> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [17]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [17])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<18>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<42> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [18]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [18])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<19>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<43> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [19]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [19])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<20>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<44> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [20]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [20])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<21>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<45> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [21]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [21])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<22>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<46> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [22]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [22])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<23>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<47> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [23]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [23])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<24>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<48> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [24]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [24])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<25>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<49> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [25]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [25])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<26>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<50> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [26]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [26])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<27>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<51> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [27]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [27])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<28>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<52> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [28]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [28])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<29>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<53> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [29]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [29])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<30>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<54> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [30]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [30])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<3>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<27> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [3]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [3])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<4>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<28> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [4]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [4])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<5>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<29> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [5]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [5])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<6>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<30> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [6]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [6])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<7>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<31> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [7]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [7])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<8>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<32> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [8]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [8])
  );
  X_LUT6 #(
    .INIT ( 64'h13ECECEC131313EC ))
  \stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut<9>  (
    .ADR0(\stage1_reflect_dot/gen_mul[2].dot_mul/tmp<33> ),
    .ADR1(\stage1_reflect_dot/gen_mul[2].dot_mul/r_cmp_gt0000 ),
    .ADR2(N5),
    .ADR3(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [9]),
    .ADR4(\stage1_reflect_dot/dot_add/fixed_add_a/_old_tmp_2 [31]),
    .ADR5(\stage1_reflect_dot/dot_add/tmp [31]),
    .O(\stage1_reflect_dot/dot_add/fixed_add_b/Madd__old_tmp_2_lut [9])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<0>2_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<24> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N24)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<0>2_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<24> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N25)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<0>2  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N24),
    .ADR3(N25),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [0])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<1>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<25> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N27)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<1>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<25> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N28)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<1>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N27),
    .ADR3(N28),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [1])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<2>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<26> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N30)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<2>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<26> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N31)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<2>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N30),
    .ADR3(N31),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [2])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<3>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<27> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N33)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<3>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<27> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N34)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<3>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N33),
    .ADR3(N34),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [3])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<4>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<28> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N36)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<4>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<28> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N37)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<4>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N36),
    .ADR3(N37),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [4])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<5>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<29> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N39)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<5>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<29> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N40)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<5>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N39),
    .ADR3(N40),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [5])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<6>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<30> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N42)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<6>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<30> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N43)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<6>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N42),
    .ADR3(N43),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [6])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<7>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<31> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N45)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<7>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<31> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N46)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<7>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N45),
    .ADR3(N46),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [7])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<8>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<32> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N48)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<8>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<32> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N49)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<8>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N48),
    .ADR3(N49),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [8])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<9>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<33> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N51)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<9>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<33> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N52)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<9>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N51),
    .ADR3(N52),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [9])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<10>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<34> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N54)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<10>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<34> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N55)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<10>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N54),
    .ADR3(N55),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [10])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<11>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<35> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N57)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<11>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<35> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N58)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<11>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N57),
    .ADR3(N58),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [11])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<12>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<36> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N60)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<12>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<36> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N61)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<12>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N60),
    .ADR3(N61),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [12])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<13>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<37> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N63)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<13>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<37> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N64)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<13>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N63),
    .ADR3(N64),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [13])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<14>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<38> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N66)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<14>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<38> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N67)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<14>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N66),
    .ADR3(N67),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [14])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<15>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<39> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N69)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<15>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<39> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N70)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<15>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N69),
    .ADR3(N70),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [15])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<16>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<40> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N72)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<16>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<40> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N73)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<16>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N72),
    .ADR3(N73),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [16])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<17>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<41> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N75)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<17>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<41> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N76)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<17>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N75),
    .ADR3(N76),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [17])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<18>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<42> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N78)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<18>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<42> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N79)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<18>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N78),
    .ADR3(N79),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [18])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<19>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<43> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N81)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<19>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<43> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N82)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<19>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N81),
    .ADR3(N82),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [19])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<20>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<44> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N84)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<20>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<44> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N85)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<20>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N84),
    .ADR3(N85),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [20])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<21>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<45> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N87)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<21>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<45> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N88)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<21>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N87),
    .ADR3(N88),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [21])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<22>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<46> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N90)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<22>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<46> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N91)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<22>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N90),
    .ADR3(N91),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [22])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<23>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<47> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N93)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<23>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<47> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N94)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<23>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N93),
    .ADR3(N94),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [23])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<24>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<48> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N96)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<24>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<48> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N97)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<24>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N96),
    .ADR3(N97),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [24])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<25>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<49> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N99)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<25>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<49> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N100)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<25>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N99),
    .ADR3(N100),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [25])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<26>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<50> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N102)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<26>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<50> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N103)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<26>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N102),
    .ADR3(N103),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [26])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<27>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<51> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N105)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<27>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<51> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N106)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<27>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N105),
    .ADR3(N106),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [27])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<28>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<52> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N108)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<28>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<52> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N109)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<28>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N108),
    .ADR3(N109),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [28])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<29>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<53> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N111)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<29>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<53> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N112)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<29>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N111),
    .ADR3(N112),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [29])
  );
  X_LUT4 #(
    .INIT ( 16'hFFFE ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<30>1_SW0  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<54> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N114)
  );
  X_LUT4 #(
    .INIT ( 16'h8000 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<30>1_SW1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<54> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<59> ),
    .ADR2(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<60> ),
    .ADR3(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<61> ),
    .O(N115)
  );
  X_LUT6 #(
    .INIT ( 64'hDD55DC5455555454 ))
  \stage1_reflect_dot/gen_mul[0].dot_mul/r<30>1  (
    .ADR0(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<63> ),
    .ADR1(\stage1_reflect_dot/gen_mul[0].dot_mul/tmp<62> ),
    .ADR2(N114),
    .ADR3(N115),
    .ADR4(N20),
    .ADR5(N22),
    .O(\stage1_reflect_dot/mull_r [30])
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_1_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [0]),
    .O(stage2_dot2_1_BRB0_1608),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_1_BRB1 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [31]),
    .O(stage2_dot2_1_BRB1_1609),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_1_BRB2 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/r [31]),
    .O(stage2_dot2_1_BRB2_1610),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_2_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [1]),
    .O(stage2_dot2_2_BRB0_1621),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_3_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [2]),
    .O(stage2_dot2_3_BRB0_1624),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_4_BRB1 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [3]),
    .O(stage2_dot2_4_BRB1_1625),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_5_BRB1 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [4]),
    .O(stage2_dot2_5_BRB1_1626),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_6_BRB1 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [5]),
    .O(stage2_dot2_6_BRB1_1627),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_7_BRB1 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [6]),
    .O(stage2_dot2_7_BRB1_1628),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_8_BRB1 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [7]),
    .O(stage2_dot2_8_BRB1_1629),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_9_BRB1 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [8]),
    .O(stage2_dot2_9_BRB1_1630),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_10_BRB1 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [9]),
    .O(stage2_dot2_10_BRB1_1598),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_11_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [10]),
    .O(stage2_dot2_11_BRB0_1599),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_12_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [11]),
    .O(stage2_dot2_12_BRB0_1600),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_13_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [12]),
    .O(stage2_dot2_13_BRB0_1601),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_14_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [13]),
    .O(stage2_dot2_14_BRB0_1602),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_15_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [14]),
    .O(stage2_dot2_15_BRB0_1603),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_16_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [15]),
    .O(stage2_dot2_16_BRB0_1604),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_17_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [16]),
    .O(stage2_dot2_17_BRB0_1605),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_18_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [17]),
    .O(stage2_dot2_18_BRB0_1606),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_19_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [18]),
    .O(stage2_dot2_19_BRB0_1607),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_20_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [19]),
    .O(stage2_dot2_20_BRB0_1611),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_21_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [20]),
    .O(stage2_dot2_21_BRB0_1612),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_22_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [21]),
    .O(stage2_dot2_22_BRB0_1613),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_23_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [22]),
    .O(stage2_dot2_23_BRB0_1614),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_24_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [23]),
    .O(stage2_dot2_24_BRB0_1615),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_25_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [24]),
    .O(stage2_dot2_25_BRB0_1616),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_26_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [25]),
    .O(stage2_dot2_26_BRB0_1617),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_27_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [26]),
    .O(stage2_dot2_27_BRB0_1618),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_28_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [27]),
    .O(stage2_dot2_28_BRB0_1619),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_29_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [28]),
    .O(stage2_dot2_29_BRB0_1620),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_30_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [29]),
    .O(stage2_dot2_30_BRB0_1622),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage2_dot2_31_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage1_reflect_dot/dot_add/fixed_add_b/_old_tmp_2 [30]),
    .O(stage2_dot2_31_BRB0_1623),
    .CE(VCC),
    .SET(GND),
    .RST(GND)
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<1>1  (
    .ADR0(stage2_dot2_1_BRB0_1608),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[1])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<2>1  (
    .ADR0(stage2_dot2_2_BRB0_1621),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[2])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<3>1  (
    .ADR0(stage2_dot2_3_BRB0_1624),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[3])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<4>1  (
    .ADR0(stage2_dot2_4_BRB1_1625),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[4])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<5>1  (
    .ADR0(stage2_dot2_5_BRB1_1626),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[5])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<6>1  (
    .ADR0(stage2_dot2_6_BRB1_1627),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[6])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<7>1  (
    .ADR0(stage2_dot2_7_BRB1_1628),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[7])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<8>1  (
    .ADR0(stage2_dot2_8_BRB1_1629),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[8])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<9>1  (
    .ADR0(stage2_dot2_9_BRB1_1630),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[9])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<10>1  (
    .ADR0(stage2_dot2_10_BRB1_1598),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[10])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<11>1  (
    .ADR0(stage2_dot2_11_BRB0_1599),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[11])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<12>1  (
    .ADR0(stage2_dot2_12_BRB0_1600),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[12])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<13>1  (
    .ADR0(stage2_dot2_13_BRB0_1601),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[13])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<14>1  (
    .ADR0(stage2_dot2_14_BRB0_1602),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[14])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<15>1  (
    .ADR0(stage2_dot2_15_BRB0_1603),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[15])
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_0_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<24> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_0_BRB0_2426),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_0_BRB1 (
    .CLK(clk_BUFGP),
    .I(N01),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_0_BRB1_2427),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_1_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<25> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_1_BRB0_2449),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_2_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<26> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_2_BRB0_2471),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_3_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<27> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_3_BRB0_2493),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_4_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<28> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_4_BRB0_2515),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_5_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<29> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_5_BRB0_2537),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_6_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<30> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_6_BRB0_2559),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_7_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<31> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_7_BRB0_2581),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_8_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<32> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_8_BRB0_2603),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_9_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<33> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_9_BRB0_2616),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_10_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<34> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_10_BRB0_2430),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_11_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<35> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_11_BRB0_2432),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_12_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<36> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_12_BRB0_2434),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_13_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<37> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_13_BRB0_2436),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_14_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<38> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_14_BRB0_2438),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_15_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<39> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_15_BRB0_2440),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_16_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<40> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_16_BRB0_2442),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_17_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<41> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_17_BRB0_2444),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_18_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<42> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_18_BRB0_2446),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_19_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<43> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_19_BRB0_2448),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_20_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<44> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_20_BRB0_2452),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_21_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<45> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_21_BRB0_2454),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_22_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<46> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_22_BRB0_2456),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_23_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<47> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_23_BRB0_2458),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_24_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<48> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_24_BRB0_2460),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_25_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<49> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_25_BRB0_2462),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_26_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<50> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_26_BRB0_2464),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_27_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<51> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_27_BRB0_2466),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_28_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<52> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_28_BRB0_2468),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_29_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<53> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_29_BRB0_2470),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_30_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/tmp<54> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[0].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_30_BRB0_2474),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_32_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<24> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_32_BRB0_2477),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_32_BRB1 (
    .CLK(clk_BUFGP),
    .I(N11),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_32_BRB1_2478),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_33_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<25> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_33_BRB0_2480),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_34_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<26> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_34_BRB0_2482),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_35_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<27> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_35_BRB0_2484),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_36_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<28> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_36_BRB0_2486),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_37_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<29> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_37_BRB0_2488),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_38_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<30> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_38_BRB0_2490),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_39_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<31> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_39_BRB0_2492),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_40_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<32> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_40_BRB0_2496),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_41_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<33> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_41_BRB0_2498),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_42_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<34> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_42_BRB0_2500),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_43_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<35> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_43_BRB0_2502),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_44_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<36> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_44_BRB0_2504),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_45_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<37> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_45_BRB0_2506),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_46_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<38> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_46_BRB0_2508),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_47_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<39> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_47_BRB0_2510),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_48_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<40> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_48_BRB0_2512),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_49_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<41> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_49_BRB0_2514),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_50_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<42> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_50_BRB0_2518),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_51_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<43> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_51_BRB0_2520),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_52_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<44> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_52_BRB0_2522),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_53_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<45> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_53_BRB0_2524),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_54_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<46> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_54_BRB0_2526),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_55_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<47> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_55_BRB0_2528),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_56_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<48> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_56_BRB0_2530),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_57_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<49> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_57_BRB0_2532),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_58_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<50> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_58_BRB0_2534),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_59_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<51> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_59_BRB0_2536),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_60_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<52> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_60_BRB0_2540),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_61_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<53> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_61_BRB0_2542),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_62_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/tmp<54> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[1].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_62_BRB0_2544),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_64_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<24> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_64_BRB0_2547),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_64_BRB1 (
    .CLK(clk_BUFGP),
    .I(N2),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_64_BRB1_2548),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_65_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<25> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_65_BRB0_2550),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_66_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<26> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_66_BRB0_2552),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_67_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<27> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_67_BRB0_2554),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_68_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<28> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_68_BRB0_2556),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_69_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<29> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_69_BRB0_2558),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_70_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<30> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_70_BRB0_2562),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_71_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<31> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_71_BRB0_2564),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_72_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<32> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_72_BRB0_2566),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_73_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<33> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_73_BRB0_2568),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_74_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<34> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_74_BRB0_2570),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_75_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<35> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_75_BRB0_2572),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_76_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<36> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_76_BRB0_2574),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_77_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<37> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_77_BRB0_2576),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_78_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<38> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_78_BRB0_2578),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_79_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<39> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_79_BRB0_2580),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_80_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<40> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_80_BRB0_2584),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_81_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<41> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_81_BRB0_2586),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_82_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<42> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_82_BRB0_2588),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_83_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<43> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_83_BRB0_2590),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_84_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<44> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_84_BRB0_2592),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_85_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<45> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_85_BRB0_2594),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_86_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<46> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_86_BRB0_2596),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_87_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<47> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_87_BRB0_2598),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_88_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<48> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_88_BRB0_2600),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_89_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<49> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_89_BRB0_2602),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_90_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<50> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_90_BRB0_2606),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_91_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<51> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_91_BRB0_2608),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_92_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<52> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_92_BRB0_2610),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_93_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<53> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_93_BRB0_2612),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .INIT ( 1'b1 ))
  stage3_almost_res_94_BRB0 (
    .CLK(clk_BUFGP),
    .I(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/tmp<54> ),
    .SSET(\stage2_reflect_mul/gen_vec_mul[2].vec_mul/r_cmp_gt0000 ),
    .O(stage3_almost_res_94_BRB0_2614),
    .CE(VCC),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<16>1  (
    .ADR0(stage2_dot2_16_BRB0_1604),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[16])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<17>1  (
    .ADR0(stage2_dot2_17_BRB0_1605),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[17])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<18>1  (
    .ADR0(stage2_dot2_18_BRB0_1606),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[18])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<19>1  (
    .ADR0(stage2_dot2_19_BRB0_1607),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[19])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<20>1  (
    .ADR0(stage2_dot2_20_BRB0_1611),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[20])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<21>1  (
    .ADR0(stage2_dot2_21_BRB0_1612),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[21])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<22>1  (
    .ADR0(stage2_dot2_22_BRB0_1613),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[22])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<23>1  (
    .ADR0(stage2_dot2_23_BRB0_1614),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[23])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<24>1  (
    .ADR0(stage2_dot2_24_BRB0_1615),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[24])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<25>1  (
    .ADR0(stage2_dot2_25_BRB0_1616),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[25])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<26>1  (
    .ADR0(stage2_dot2_26_BRB0_1617),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[26])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<27>1  (
    .ADR0(stage2_dot2_27_BRB0_1618),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[27])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<28>1  (
    .ADR0(stage2_dot2_28_BRB0_1619),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[28])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<29>1  (
    .ADR0(stage2_dot2_29_BRB0_1620),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[29])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<30>1  (
    .ADR0(stage2_dot2_30_BRB0_1622),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[30])
  );
  X_LUT3 #(
    .INIT ( 8'h4D ))
  \stage2_neg_dot2_not0000<31>1  (
    .ADR0(stage2_dot2_31_BRB0_1623),
    .ADR1(stage2_dot2_1_BRB2_1610),
    .ADR2(stage2_dot2_1_BRB1_1609),
    .O(stage2_neg_dot2_not0000[31])
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<0>  (
    .ADR0(stage3_almost_res_0_BRB0_2426),
    .ADR1(stage3_v[0]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<0>_2745 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<0>  (
    .ADR0(stage3_almost_res_32_BRB0_2477),
    .ADR1(stage3_v[32]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<0>_2842 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<0>  (
    .ADR0(stage3_almost_res_64_BRB0_2547),
    .ADR1(stage3_v[64]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<0>_2939 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<1>  (
    .ADR0(stage3_almost_res_1_BRB0_2449),
    .ADR1(stage3_v[1]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<1>_2756 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<1>  (
    .ADR0(stage3_almost_res_33_BRB0_2480),
    .ADR1(stage3_v[33]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<1>_2853 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<1>  (
    .ADR0(stage3_almost_res_65_BRB0_2550),
    .ADR1(stage3_v[65]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<1>_2950 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<2>  (
    .ADR0(stage3_almost_res_2_BRB0_2471),
    .ADR1(stage3_v[2]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<2>_2767 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<2>  (
    .ADR0(stage3_almost_res_34_BRB0_2482),
    .ADR1(stage3_v[34]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<2>_2864 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<2>  (
    .ADR0(stage3_almost_res_66_BRB0_2552),
    .ADR1(stage3_v[66]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<2>_2961 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<3>  (
    .ADR0(stage3_almost_res_3_BRB0_2493),
    .ADR1(stage3_v[3]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<3>_2771 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<3>  (
    .ADR0(stage3_almost_res_35_BRB0_2484),
    .ADR1(stage3_v[35]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<3>_2868 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<3>  (
    .ADR0(stage3_almost_res_67_BRB0_2554),
    .ADR1(stage3_v[67]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<3>_2965 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<4>  (
    .ADR0(stage3_almost_res_4_BRB0_2515),
    .ADR1(stage3_v[4]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<4>_2772 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<4>  (
    .ADR0(stage3_almost_res_36_BRB0_2486),
    .ADR1(stage3_v[36]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<4>_2869 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<4>  (
    .ADR0(stage3_almost_res_68_BRB0_2556),
    .ADR1(stage3_v[68]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<4>_2966 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<5>  (
    .ADR0(stage3_almost_res_5_BRB0_2537),
    .ADR1(stage3_v[5]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<5>_2773 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<5>  (
    .ADR0(stage3_almost_res_37_BRB0_2488),
    .ADR1(stage3_v[37]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<5>_2870 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<5>  (
    .ADR0(stage3_almost_res_69_BRB0_2558),
    .ADR1(stage3_v[69]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<5>_2967 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<6>  (
    .ADR0(stage3_almost_res_6_BRB0_2559),
    .ADR1(stage3_v[6]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<6>_2774 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<6>  (
    .ADR0(stage3_almost_res_38_BRB0_2490),
    .ADR1(stage3_v[38]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<6>_2871 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<6>  (
    .ADR0(stage3_almost_res_70_BRB0_2562),
    .ADR1(stage3_v[70]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<6>_2968 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<7>  (
    .ADR0(stage3_almost_res_7_BRB0_2581),
    .ADR1(stage3_v[7]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<7>_2775 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<7>  (
    .ADR0(stage3_almost_res_39_BRB0_2492),
    .ADR1(stage3_v[39]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<7>_2872 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<7>  (
    .ADR0(stage3_almost_res_71_BRB0_2564),
    .ADR1(stage3_v[71]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<7>_2969 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<8>  (
    .ADR0(stage3_almost_res_8_BRB0_2603),
    .ADR1(stage3_v[8]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<8>_2776 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<8>  (
    .ADR0(stage3_almost_res_40_BRB0_2496),
    .ADR1(stage3_v[40]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<8>_2873 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<8>  (
    .ADR0(stage3_almost_res_72_BRB0_2566),
    .ADR1(stage3_v[72]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<8>_2970 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<9>  (
    .ADR0(stage3_almost_res_9_BRB0_2616),
    .ADR1(stage3_v[9]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<9>_2777 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<9>  (
    .ADR0(stage3_almost_res_41_BRB0_2498),
    .ADR1(stage3_v[41]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<9>_2874 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<9>  (
    .ADR0(stage3_almost_res_73_BRB0_2568),
    .ADR1(stage3_v[73]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<9>_2971 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<10>  (
    .ADR0(stage3_almost_res_10_BRB0_2430),
    .ADR1(stage3_v[10]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<10>_2746 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<10>  (
    .ADR0(stage3_almost_res_42_BRB0_2500),
    .ADR1(stage3_v[42]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<10>_2843 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<10>  (
    .ADR0(stage3_almost_res_74_BRB0_2570),
    .ADR1(stage3_v[74]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<10>_2940 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<11>  (
    .ADR0(stage3_almost_res_11_BRB0_2432),
    .ADR1(stage3_v[11]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<11>_2747 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<11>  (
    .ADR0(stage3_almost_res_43_BRB0_2502),
    .ADR1(stage3_v[43]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<11>_2844 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<11>  (
    .ADR0(stage3_almost_res_75_BRB0_2572),
    .ADR1(stage3_v[75]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<11>_2941 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<12>  (
    .ADR0(stage3_almost_res_12_BRB0_2434),
    .ADR1(stage3_v[12]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<12>_2748 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<12>  (
    .ADR0(stage3_almost_res_44_BRB0_2504),
    .ADR1(stage3_v[44]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<12>_2845 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<12>  (
    .ADR0(stage3_almost_res_76_BRB0_2574),
    .ADR1(stage3_v[76]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<12>_2942 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<13>  (
    .ADR0(stage3_almost_res_13_BRB0_2436),
    .ADR1(stage3_v[13]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<13>_2749 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<13>  (
    .ADR0(stage3_almost_res_45_BRB0_2506),
    .ADR1(stage3_v[45]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<13>_2846 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<13>  (
    .ADR0(stage3_almost_res_77_BRB0_2576),
    .ADR1(stage3_v[77]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<13>_2943 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<14>  (
    .ADR0(stage3_almost_res_14_BRB0_2438),
    .ADR1(stage3_v[14]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<14>_2750 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<14>  (
    .ADR0(stage3_almost_res_46_BRB0_2508),
    .ADR1(stage3_v[46]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<14>_2847 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<14>  (
    .ADR0(stage3_almost_res_78_BRB0_2578),
    .ADR1(stage3_v[78]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<14>_2944 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<15>  (
    .ADR0(stage3_almost_res_15_BRB0_2440),
    .ADR1(stage3_v[15]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<15>_2751 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<15>  (
    .ADR0(stage3_almost_res_47_BRB0_2510),
    .ADR1(stage3_v[47]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<15>_2848 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<15>  (
    .ADR0(stage3_almost_res_79_BRB0_2580),
    .ADR1(stage3_v[79]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<15>_2945 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<16>  (
    .ADR0(stage3_almost_res_16_BRB0_2442),
    .ADR1(stage3_v[16]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<16>_2752 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<16>  (
    .ADR0(stage3_almost_res_48_BRB0_2512),
    .ADR1(stage3_v[48]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<16>_2849 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<16>  (
    .ADR0(stage3_almost_res_80_BRB0_2584),
    .ADR1(stage3_v[80]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<16>_2946 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<17>  (
    .ADR0(stage3_almost_res_17_BRB0_2444),
    .ADR1(stage3_v[17]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<17>_2753 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<17>  (
    .ADR0(stage3_almost_res_49_BRB0_2514),
    .ADR1(stage3_v[49]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<17>_2850 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<17>  (
    .ADR0(stage3_almost_res_81_BRB0_2586),
    .ADR1(stage3_v[81]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<17>_2947 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<18>  (
    .ADR0(stage3_almost_res_18_BRB0_2446),
    .ADR1(stage3_v[18]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<18>_2754 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<18>  (
    .ADR0(stage3_almost_res_50_BRB0_2518),
    .ADR1(stage3_v[50]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<18>_2851 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<18>  (
    .ADR0(stage3_almost_res_82_BRB0_2588),
    .ADR1(stage3_v[82]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<18>_2948 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<19>  (
    .ADR0(stage3_almost_res_19_BRB0_2448),
    .ADR1(stage3_v[19]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<19>_2755 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<19>  (
    .ADR0(stage3_almost_res_51_BRB0_2520),
    .ADR1(stage3_v[51]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<19>_2852 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<19>  (
    .ADR0(stage3_almost_res_83_BRB0_2590),
    .ADR1(stage3_v[83]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<19>_2949 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<20>  (
    .ADR0(stage3_almost_res_20_BRB0_2452),
    .ADR1(stage3_v[20]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<20>_2757 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<20>  (
    .ADR0(stage3_almost_res_52_BRB0_2522),
    .ADR1(stage3_v[52]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<20>_2854 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<20>  (
    .ADR0(stage3_almost_res_84_BRB0_2592),
    .ADR1(stage3_v[84]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<20>_2951 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<21>  (
    .ADR0(stage3_almost_res_21_BRB0_2454),
    .ADR1(stage3_v[21]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<21>_2758 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<21>  (
    .ADR0(stage3_almost_res_53_BRB0_2524),
    .ADR1(stage3_v[53]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<21>_2855 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<21>  (
    .ADR0(stage3_almost_res_85_BRB0_2594),
    .ADR1(stage3_v[85]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<21>_2952 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<22>  (
    .ADR0(stage3_almost_res_22_BRB0_2456),
    .ADR1(stage3_v[22]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<22>_2759 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<22>  (
    .ADR0(stage3_almost_res_54_BRB0_2526),
    .ADR1(stage3_v[54]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<22>_2856 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<22>  (
    .ADR0(stage3_almost_res_86_BRB0_2596),
    .ADR1(stage3_v[86]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<22>_2953 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<23>  (
    .ADR0(stage3_almost_res_23_BRB0_2458),
    .ADR1(stage3_v[23]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<23>_2760 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<23>  (
    .ADR0(stage3_almost_res_55_BRB0_2528),
    .ADR1(stage3_v[55]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<23>_2857 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<23>  (
    .ADR0(stage3_almost_res_87_BRB0_2598),
    .ADR1(stage3_v[87]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<23>_2954 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<24>  (
    .ADR0(stage3_almost_res_24_BRB0_2460),
    .ADR1(stage3_v[24]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<24>_2761 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<24>  (
    .ADR0(stage3_almost_res_56_BRB0_2530),
    .ADR1(stage3_v[56]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<24>_2858 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<24>  (
    .ADR0(stage3_almost_res_88_BRB0_2600),
    .ADR1(stage3_v[88]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<24>_2955 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<25>  (
    .ADR0(stage3_almost_res_25_BRB0_2462),
    .ADR1(stage3_v[25]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<25>_2762 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<25>  (
    .ADR0(stage3_almost_res_57_BRB0_2532),
    .ADR1(stage3_v[57]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<25>_2859 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<25>  (
    .ADR0(stage3_almost_res_89_BRB0_2602),
    .ADR1(stage3_v[89]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<25>_2956 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<26>  (
    .ADR0(stage3_almost_res_26_BRB0_2464),
    .ADR1(stage3_v[26]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<26>_2763 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<26>  (
    .ADR0(stage3_almost_res_58_BRB0_2534),
    .ADR1(stage3_v[58]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<26>_2860 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<26>  (
    .ADR0(stage3_almost_res_90_BRB0_2606),
    .ADR1(stage3_v[90]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<26>_2957 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<27>  (
    .ADR0(stage3_almost_res_27_BRB0_2466),
    .ADR1(stage3_v[27]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<27>_2764 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<27>  (
    .ADR0(stage3_almost_res_59_BRB0_2536),
    .ADR1(stage3_v[59]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<27>_2861 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<27>  (
    .ADR0(stage3_almost_res_91_BRB0_2608),
    .ADR1(stage3_v[91]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<27>_2958 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<28>  (
    .ADR0(stage3_almost_res_28_BRB0_2468),
    .ADR1(stage3_v[28]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<28>_2765 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<28>  (
    .ADR0(stage3_almost_res_60_BRB0_2540),
    .ADR1(stage3_v[60]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<28>_2862 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<28>  (
    .ADR0(stage3_almost_res_92_BRB0_2610),
    .ADR1(stage3_v[92]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<28>_2959 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<29>  (
    .ADR0(stage3_almost_res_29_BRB0_2470),
    .ADR1(stage3_v[29]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<29>_2766 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<29>  (
    .ADR0(stage3_almost_res_61_BRB0_2542),
    .ADR1(stage3_v[61]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<29>_2863 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<29>  (
    .ADR0(stage3_almost_res_93_BRB0_2612),
    .ADR1(stage3_v[93]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<29>_2960 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<30>  (
    .ADR0(stage3_almost_res_30_BRB0_2474),
    .ADR1(stage3_v[30]),
    .ADR2(stage3_almost_res_0_BRB1_2427),
    .O(\stage3_reflect_add/gen_vec_add[0].vec_add/Madd__old_tmp_2_lut<30>_2768 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<30>  (
    .ADR0(stage3_almost_res_62_BRB0_2544),
    .ADR1(stage3_v[62]),
    .ADR2(stage3_almost_res_32_BRB1_2478),
    .O(\stage3_reflect_add/gen_vec_add[1].vec_add/Madd__old_tmp_2_lut<30>_2865 )
  );
  X_LUT3 #(
    .INIT ( 8'h6C ))
  \stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<30>  (
    .ADR0(stage3_almost_res_94_BRB0_2614),
    .ADR1(stage3_v[94]),
    .ADR2(stage3_almost_res_64_BRB1_2548),
    .O(\stage3_reflect_add/gen_vec_add[2].vec_add/Madd__old_tmp_2_lut<30>_2962 )
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_0 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_0_IBUF_3196),
    .Q(Mshreg_stage3_v_0_34),
    .Q15(NLW_Mshreg_stage3_v_0_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_0 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_0_34),
    .O(stage3_v[0]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_1 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_1_IBUF_3207),
    .Q(Mshreg_stage3_v_1_35),
    .Q15(NLW_Mshreg_stage3_v_1_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_1 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_1_35),
    .O(stage3_v[1]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_2 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_2_IBUF_3218),
    .Q(Mshreg_stage3_v_2_46),
    .Q15(NLW_Mshreg_stage3_v_2_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_2 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_2_46),
    .O(stage3_v[2]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_3 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_3_IBUF_3229),
    .Q(Mshreg_stage3_v_3_57),
    .Q15(NLW_Mshreg_stage3_v_3_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_3 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_3_57),
    .O(stage3_v[3]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_6 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_6_IBUF_3262),
    .Q(Mshreg_stage3_v_6_90),
    .Q15(NLW_Mshreg_stage3_v_6_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_6 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_6_90),
    .O(stage3_v[6]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_4 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_4_IBUF_3240),
    .Q(Mshreg_stage3_v_4_68),
    .Q15(NLW_Mshreg_stage3_v_4_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_4 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_4_68),
    .O(stage3_v[4]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_5 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_5_IBUF_3251),
    .Q(Mshreg_stage3_v_5_79),
    .Q15(NLW_Mshreg_stage3_v_5_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_5 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_5_79),
    .O(stage3_v[5]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_9 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_9_IBUF_3291),
    .Q(Mshreg_stage3_v_9_123),
    .Q15(NLW_Mshreg_stage3_v_9_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_9 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_9_123),
    .O(stage3_v[9]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_7 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_7_IBUF_3273),
    .Q(Mshreg_stage3_v_7_101),
    .Q15(NLW_Mshreg_stage3_v_7_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_7 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_7_101),
    .O(stage3_v[7]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_8 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_8_IBUF_3284),
    .Q(Mshreg_stage3_v_8_112),
    .Q15(NLW_Mshreg_stage3_v_8_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_8 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_8_112),
    .O(stage3_v[8]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_12 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_12_IBUF_3199),
    .Q(Mshreg_stage3_v_12_38),
    .Q15(NLW_Mshreg_stage3_v_12_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_12 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_12_38),
    .O(stage3_v[12]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_10 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_10_IBUF_3197),
    .Q(Mshreg_stage3_v_10_36),
    .Q15(NLW_Mshreg_stage3_v_10_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_10 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_10_36),
    .O(stage3_v[10]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_11 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_11_IBUF_3198),
    .Q(Mshreg_stage3_v_11_37),
    .Q15(NLW_Mshreg_stage3_v_11_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_11 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_11_37),
    .O(stage3_v[11]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_15 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_15_IBUF_3202),
    .Q(Mshreg_stage3_v_15_41),
    .Q15(NLW_Mshreg_stage3_v_15_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_15 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_15_41),
    .O(stage3_v[15]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_13 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_13_IBUF_3200),
    .Q(Mshreg_stage3_v_13_39),
    .Q15(NLW_Mshreg_stage3_v_13_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_13 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_13_39),
    .O(stage3_v[13]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_14 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_14_IBUF_3201),
    .Q(Mshreg_stage3_v_14_40),
    .Q15(NLW_Mshreg_stage3_v_14_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_14 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_14_40),
    .O(stage3_v[14]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_18 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_18_IBUF_3205),
    .Q(Mshreg_stage3_v_18_44),
    .Q15(NLW_Mshreg_stage3_v_18_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_18 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_18_44),
    .O(stage3_v[18]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_16 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_16_IBUF_3203),
    .Q(Mshreg_stage3_v_16_42),
    .Q15(NLW_Mshreg_stage3_v_16_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_16 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_16_42),
    .O(stage3_v[16]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_17 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_17_IBUF_3204),
    .Q(Mshreg_stage3_v_17_43),
    .Q15(NLW_Mshreg_stage3_v_17_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_17 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_17_43),
    .O(stage3_v[17]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_21 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_21_IBUF_3209),
    .Q(Mshreg_stage3_v_21_48),
    .Q15(NLW_Mshreg_stage3_v_21_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_21 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_21_48),
    .O(stage3_v[21]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_19 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_19_IBUF_3206),
    .Q(Mshreg_stage3_v_19_45),
    .Q15(NLW_Mshreg_stage3_v_19_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_19 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_19_45),
    .O(stage3_v[19]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_20 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_20_IBUF_3208),
    .Q(Mshreg_stage3_v_20_47),
    .Q15(NLW_Mshreg_stage3_v_20_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_20 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_20_47),
    .O(stage3_v[20]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_24 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_24_IBUF_3212),
    .Q(Mshreg_stage3_v_24_51),
    .Q15(NLW_Mshreg_stage3_v_24_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_24 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_24_51),
    .O(stage3_v[24]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_22 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_22_IBUF_3210),
    .Q(Mshreg_stage3_v_22_49),
    .Q15(NLW_Mshreg_stage3_v_22_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_22 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_22_49),
    .O(stage3_v[22]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_23 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_23_IBUF_3211),
    .Q(Mshreg_stage3_v_23_50),
    .Q15(NLW_Mshreg_stage3_v_23_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_23 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_23_50),
    .O(stage3_v[23]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_27 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_27_IBUF_3215),
    .Q(Mshreg_stage3_v_27_54),
    .Q15(NLW_Mshreg_stage3_v_27_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_27 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_27_54),
    .O(stage3_v[27]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_25 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_25_IBUF_3213),
    .Q(Mshreg_stage3_v_25_52),
    .Q15(NLW_Mshreg_stage3_v_25_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_25 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_25_52),
    .O(stage3_v[25]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_26 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_26_IBUF_3214),
    .Q(Mshreg_stage3_v_26_53),
    .Q15(NLW_Mshreg_stage3_v_26_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_26 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_26_53),
    .O(stage3_v[26]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_30 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_30_IBUF_3219),
    .Q(Mshreg_stage3_v_30_58),
    .Q15(NLW_Mshreg_stage3_v_30_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_30 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_30_58),
    .O(stage3_v[30]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_28 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_28_IBUF_3216),
    .Q(Mshreg_stage3_v_28_55),
    .Q15(NLW_Mshreg_stage3_v_28_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_28 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_28_55),
    .O(stage3_v[28]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_29 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_29_IBUF_3217),
    .Q(Mshreg_stage3_v_29_56),
    .Q15(NLW_Mshreg_stage3_v_29_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_29 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_29_56),
    .O(stage3_v[29]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_33 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_33_IBUF_3222),
    .Q(Mshreg_stage3_v_33_61),
    .Q15(NLW_Mshreg_stage3_v_33_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_33 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_33_61),
    .O(stage3_v[33]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_31 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_31_IBUF_3220),
    .Q(Mshreg_stage3_v_31_59),
    .Q15(NLW_Mshreg_stage3_v_31_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_31 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_31_59),
    .O(stage3_v[31]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_32 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_32_IBUF_3221),
    .Q(Mshreg_stage3_v_32_60),
    .Q15(NLW_Mshreg_stage3_v_32_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_32 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_32_60),
    .O(stage3_v[32]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_36 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_36_IBUF_3225),
    .Q(Mshreg_stage3_v_36_64),
    .Q15(NLW_Mshreg_stage3_v_36_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_36 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_36_64),
    .O(stage3_v[36]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_34 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_34_IBUF_3223),
    .Q(Mshreg_stage3_v_34_62),
    .Q15(NLW_Mshreg_stage3_v_34_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_34 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_34_62),
    .O(stage3_v[34]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_35 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_35_IBUF_3224),
    .Q(Mshreg_stage3_v_35_63),
    .Q15(NLW_Mshreg_stage3_v_35_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_35 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_35_63),
    .O(stage3_v[35]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_39 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_39_IBUF_3228),
    .Q(Mshreg_stage3_v_39_67),
    .Q15(NLW_Mshreg_stage3_v_39_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_39 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_39_67),
    .O(stage3_v[39]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_37 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_37_IBUF_3226),
    .Q(Mshreg_stage3_v_37_65),
    .Q15(NLW_Mshreg_stage3_v_37_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_37 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_37_65),
    .O(stage3_v[37]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_38 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_38_IBUF_3227),
    .Q(Mshreg_stage3_v_38_66),
    .Q15(NLW_Mshreg_stage3_v_38_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_38 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_38_66),
    .O(stage3_v[38]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_42 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_42_IBUF_3232),
    .Q(Mshreg_stage3_v_42_71),
    .Q15(NLW_Mshreg_stage3_v_42_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_42 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_42_71),
    .O(stage3_v[42]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_40 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_40_IBUF_3230),
    .Q(Mshreg_stage3_v_40_69),
    .Q15(NLW_Mshreg_stage3_v_40_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_40 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_40_69),
    .O(stage3_v[40]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_41 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_41_IBUF_3231),
    .Q(Mshreg_stage3_v_41_70),
    .Q15(NLW_Mshreg_stage3_v_41_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_41 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_41_70),
    .O(stage3_v[41]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_45 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_45_IBUF_3235),
    .Q(Mshreg_stage3_v_45_74),
    .Q15(NLW_Mshreg_stage3_v_45_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_45 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_45_74),
    .O(stage3_v[45]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_43 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_43_IBUF_3233),
    .Q(Mshreg_stage3_v_43_72),
    .Q15(NLW_Mshreg_stage3_v_43_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_43 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_43_72),
    .O(stage3_v[43]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_44 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_44_IBUF_3234),
    .Q(Mshreg_stage3_v_44_73),
    .Q15(NLW_Mshreg_stage3_v_44_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_44 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_44_73),
    .O(stage3_v[44]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_48 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_48_IBUF_3238),
    .Q(Mshreg_stage3_v_48_77),
    .Q15(NLW_Mshreg_stage3_v_48_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_48 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_48_77),
    .O(stage3_v[48]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_46 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_46_IBUF_3236),
    .Q(Mshreg_stage3_v_46_75),
    .Q15(NLW_Mshreg_stage3_v_46_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_46 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_46_75),
    .O(stage3_v[46]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_47 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_47_IBUF_3237),
    .Q(Mshreg_stage3_v_47_76),
    .Q15(NLW_Mshreg_stage3_v_47_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_47 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_47_76),
    .O(stage3_v[47]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_51 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_51_IBUF_3242),
    .Q(Mshreg_stage3_v_51_81),
    .Q15(NLW_Mshreg_stage3_v_51_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_51 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_51_81),
    .O(stage3_v[51]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_49 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_49_IBUF_3239),
    .Q(Mshreg_stage3_v_49_78),
    .Q15(NLW_Mshreg_stage3_v_49_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_49 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_49_78),
    .O(stage3_v[49]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_50 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_50_IBUF_3241),
    .Q(Mshreg_stage3_v_50_80),
    .Q15(NLW_Mshreg_stage3_v_50_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_50 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_50_80),
    .O(stage3_v[50]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_54 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_54_IBUF_3245),
    .Q(Mshreg_stage3_v_54_84),
    .Q15(NLW_Mshreg_stage3_v_54_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_54 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_54_84),
    .O(stage3_v[54]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_52 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_52_IBUF_3243),
    .Q(Mshreg_stage3_v_52_82),
    .Q15(NLW_Mshreg_stage3_v_52_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_52 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_52_82),
    .O(stage3_v[52]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_53 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_53_IBUF_3244),
    .Q(Mshreg_stage3_v_53_83),
    .Q15(NLW_Mshreg_stage3_v_53_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_53 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_53_83),
    .O(stage3_v[53]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_57 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_57_IBUF_3248),
    .Q(Mshreg_stage3_v_57_87),
    .Q15(NLW_Mshreg_stage3_v_57_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_57 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_57_87),
    .O(stage3_v[57]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_55 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_55_IBUF_3246),
    .Q(Mshreg_stage3_v_55_85),
    .Q15(NLW_Mshreg_stage3_v_55_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_55 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_55_85),
    .O(stage3_v[55]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_56 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_56_IBUF_3247),
    .Q(Mshreg_stage3_v_56_86),
    .Q15(NLW_Mshreg_stage3_v_56_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_56 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_56_86),
    .O(stage3_v[56]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_60 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_60_IBUF_3252),
    .Q(Mshreg_stage3_v_60_91),
    .Q15(NLW_Mshreg_stage3_v_60_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_60 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_60_91),
    .O(stage3_v[60]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_58 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_58_IBUF_3249),
    .Q(Mshreg_stage3_v_58_88),
    .Q15(NLW_Mshreg_stage3_v_58_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_58 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_58_88),
    .O(stage3_v[58]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_59 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_59_IBUF_3250),
    .Q(Mshreg_stage3_v_59_89),
    .Q15(NLW_Mshreg_stage3_v_59_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_59 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_59_89),
    .O(stage3_v[59]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_63 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_63_IBUF_3255),
    .Q(Mshreg_stage3_v_63_94),
    .Q15(NLW_Mshreg_stage3_v_63_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_63 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_63_94),
    .O(stage3_v[63]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_61 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_61_IBUF_3253),
    .Q(Mshreg_stage3_v_61_92),
    .Q15(NLW_Mshreg_stage3_v_61_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_61 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_61_92),
    .O(stage3_v[61]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_62 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_62_IBUF_3254),
    .Q(Mshreg_stage3_v_62_93),
    .Q15(NLW_Mshreg_stage3_v_62_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_62 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_62_93),
    .O(stage3_v[62]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_66 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_66_IBUF_3258),
    .Q(Mshreg_stage3_v_66_97),
    .Q15(NLW_Mshreg_stage3_v_66_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_66 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_66_97),
    .O(stage3_v[66]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_64 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_64_IBUF_3256),
    .Q(Mshreg_stage3_v_64_95),
    .Q15(NLW_Mshreg_stage3_v_64_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_64 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_64_95),
    .O(stage3_v[64]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_65 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_65_IBUF_3257),
    .Q(Mshreg_stage3_v_65_96),
    .Q15(NLW_Mshreg_stage3_v_65_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_65 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_65_96),
    .O(stage3_v[65]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_69 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_69_IBUF_3261),
    .Q(Mshreg_stage3_v_69_100),
    .Q15(NLW_Mshreg_stage3_v_69_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_69 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_69_100),
    .O(stage3_v[69]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_67 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_67_IBUF_3259),
    .Q(Mshreg_stage3_v_67_98),
    .Q15(NLW_Mshreg_stage3_v_67_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_67 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_67_98),
    .O(stage3_v[67]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_68 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_68_IBUF_3260),
    .Q(Mshreg_stage3_v_68_99),
    .Q15(NLW_Mshreg_stage3_v_68_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_68 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_68_99),
    .O(stage3_v[68]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_72 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_72_IBUF_3265),
    .Q(Mshreg_stage3_v_72_104),
    .Q15(NLW_Mshreg_stage3_v_72_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_72 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_72_104),
    .O(stage3_v[72]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_70 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_70_IBUF_3263),
    .Q(Mshreg_stage3_v_70_102),
    .Q15(NLW_Mshreg_stage3_v_70_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_70 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_70_102),
    .O(stage3_v[70]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_71 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_71_IBUF_3264),
    .Q(Mshreg_stage3_v_71_103),
    .Q15(NLW_Mshreg_stage3_v_71_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_71 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_71_103),
    .O(stage3_v[71]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_75 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_75_IBUF_3268),
    .Q(Mshreg_stage3_v_75_107),
    .Q15(NLW_Mshreg_stage3_v_75_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_75 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_75_107),
    .O(stage3_v[75]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_73 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_73_IBUF_3266),
    .Q(Mshreg_stage3_v_73_105),
    .Q15(NLW_Mshreg_stage3_v_73_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_73 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_73_105),
    .O(stage3_v[73]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_74 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_74_IBUF_3267),
    .Q(Mshreg_stage3_v_74_106),
    .Q15(NLW_Mshreg_stage3_v_74_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_74 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_74_106),
    .O(stage3_v[74]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_78 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_78_IBUF_3271),
    .Q(Mshreg_stage3_v_78_110),
    .Q15(NLW_Mshreg_stage3_v_78_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_78 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_78_110),
    .O(stage3_v[78]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_76 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_76_IBUF_3269),
    .Q(Mshreg_stage3_v_76_108),
    .Q15(NLW_Mshreg_stage3_v_76_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_76 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_76_108),
    .O(stage3_v[76]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_77 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_77_IBUF_3270),
    .Q(Mshreg_stage3_v_77_109),
    .Q15(NLW_Mshreg_stage3_v_77_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_77 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_77_109),
    .O(stage3_v[77]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_81 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_81_IBUF_3275),
    .Q(Mshreg_stage3_v_81_114),
    .Q15(NLW_Mshreg_stage3_v_81_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_81 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_81_114),
    .O(stage3_v[81]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_79 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_79_IBUF_3272),
    .Q(Mshreg_stage3_v_79_111),
    .Q15(NLW_Mshreg_stage3_v_79_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_79 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_79_111),
    .O(stage3_v[79]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_80 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_80_IBUF_3274),
    .Q(Mshreg_stage3_v_80_113),
    .Q15(NLW_Mshreg_stage3_v_80_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_80 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_80_113),
    .O(stage3_v[80]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_84 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_84_IBUF_3278),
    .Q(Mshreg_stage3_v_84_117),
    .Q15(NLW_Mshreg_stage3_v_84_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_84 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_84_117),
    .O(stage3_v[84]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_82 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_82_IBUF_3276),
    .Q(Mshreg_stage3_v_82_115),
    .Q15(NLW_Mshreg_stage3_v_82_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_82 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_82_115),
    .O(stage3_v[82]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_83 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_83_IBUF_3277),
    .Q(Mshreg_stage3_v_83_116),
    .Q15(NLW_Mshreg_stage3_v_83_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_83 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_83_116),
    .O(stage3_v[83]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_87 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_87_IBUF_3281),
    .Q(Mshreg_stage3_v_87_120),
    .Q15(NLW_Mshreg_stage3_v_87_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_87 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_87_120),
    .O(stage3_v[87]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_85 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_85_IBUF_3279),
    .Q(Mshreg_stage3_v_85_118),
    .Q15(NLW_Mshreg_stage3_v_85_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_85 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_85_118),
    .O(stage3_v[85]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_86 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_86_IBUF_3280),
    .Q(Mshreg_stage3_v_86_119),
    .Q15(NLW_Mshreg_stage3_v_86_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_86 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_86_119),
    .O(stage3_v[86]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_90 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_90_IBUF_3285),
    .Q(Mshreg_stage3_v_90_124),
    .Q15(NLW_Mshreg_stage3_v_90_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_90 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_90_124),
    .O(stage3_v[90]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_88 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_88_IBUF_3282),
    .Q(Mshreg_stage3_v_88_121),
    .Q15(NLW_Mshreg_stage3_v_88_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_88 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_88_121),
    .O(stage3_v[88]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_89 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_89_IBUF_3283),
    .Q(Mshreg_stage3_v_89_122),
    .Q15(NLW_Mshreg_stage3_v_89_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_89 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_89_122),
    .O(stage3_v[89]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_93 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_93_IBUF_3288),
    .Q(Mshreg_stage3_v_93_127),
    .Q15(NLW_Mshreg_stage3_v_93_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_93 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_93_127),
    .O(stage3_v[93]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_91 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_91_IBUF_3286),
    .Q(Mshreg_stage3_v_91_125),
    .Q15(NLW_Mshreg_stage3_v_91_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_91 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_91_125),
    .O(stage3_v[91]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_92 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_92_IBUF_3287),
    .Q(Mshreg_stage3_v_92_126),
    .Q15(NLW_Mshreg_stage3_v_92_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_92 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_92_126),
    .O(stage3_v[92]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_output_valid_OBUF (
    .A0(N0),
    .A1(N1),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(new_data_IBUF_407),
    .Q(Mshreg_output_valid_OBUF_33),
    .Q15(NLW_Mshreg_output_valid_OBUF_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  output_valid_OBUF1 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_output_valid_OBUF_33),
    .O(output_valid_OBUF1_409),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_94 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_94_IBUF_3289),
    .Q(Mshreg_stage3_v_94_128),
    .Q15(NLW_Mshreg_stage3_v_94_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_94 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_94_128),
    .O(stage3_v[94]),
    .SET(GND),
    .RST(GND)
  );
  X_SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_stage3_v_95 (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N0),
    .CE(N1),
    .CLK(clk_BUFGP),
    .D(v_95_IBUF_3290),
    .Q(Mshreg_stage3_v_95_129),
    .Q15(NLW_Mshreg_stage3_v_95_Q15_UNCONNECTED)
  );
  X_FF #(
    .INIT ( 1'b0 ))
  stage3_v_95 (
    .CLK(clk_BUFGP),
    .CE(N1),
    .I(Mshreg_stage3_v_95_129),
    .O(stage3_v[95]),
    .SET(GND),
    .RST(GND)
  );
  X_IPAD   clk_1658 (
    .PAD(clk)
  );
  X_IPAD   \n<0>  (
    .PAD(n[0])
  );
  X_IPAD   \n<10>  (
    .PAD(n[10])
  );
  X_IPAD   \n<11>  (
    .PAD(n[11])
  );
  X_IPAD   \n<12>  (
    .PAD(n[12])
  );
  X_IPAD   \n<13>  (
    .PAD(n[13])
  );
  X_IPAD   \n<14>  (
    .PAD(n[14])
  );
  X_IPAD   \n<15>  (
    .PAD(n[15])
  );
  X_IPAD   \n<16>  (
    .PAD(n[16])
  );
  X_IPAD   \n<17>  (
    .PAD(n[17])
  );
  X_IPAD   \n<18>  (
    .PAD(n[18])
  );
  X_IPAD   \n<19>  (
    .PAD(n[19])
  );
  X_IPAD   \n<1>  (
    .PAD(n[1])
  );
  X_IPAD   \n<20>  (
    .PAD(n[20])
  );
  X_IPAD   \n<21>  (
    .PAD(n[21])
  );
  X_IPAD   \n<22>  (
    .PAD(n[22])
  );
  X_IPAD   \n<23>  (
    .PAD(n[23])
  );
  X_IPAD   \n<24>  (
    .PAD(n[24])
  );
  X_IPAD   \n<25>  (
    .PAD(n[25])
  );
  X_IPAD   \n<26>  (
    .PAD(n[26])
  );
  X_IPAD   \n<27>  (
    .PAD(n[27])
  );
  X_IPAD   \n<28>  (
    .PAD(n[28])
  );
  X_IPAD   \n<29>  (
    .PAD(n[29])
  );
  X_IPAD   \n<2>  (
    .PAD(n[2])
  );
  X_IPAD   \n<30>  (
    .PAD(n[30])
  );
  X_IPAD   \n<31>  (
    .PAD(n[31])
  );
  X_IPAD   \n<32>  (
    .PAD(n[32])
  );
  X_IPAD   \n<33>  (
    .PAD(n[33])
  );
  X_IPAD   \n<34>  (
    .PAD(n[34])
  );
  X_IPAD   \n<35>  (
    .PAD(n[35])
  );
  X_IPAD   \n<36>  (
    .PAD(n[36])
  );
  X_IPAD   \n<37>  (
    .PAD(n[37])
  );
  X_IPAD   \n<38>  (
    .PAD(n[38])
  );
  X_IPAD   \n<39>  (
    .PAD(n[39])
  );
  X_IPAD   \n<3>  (
    .PAD(n[3])
  );
  X_IPAD   \n<40>  (
    .PAD(n[40])
  );
  X_IPAD   \n<41>  (
    .PAD(n[41])
  );
  X_IPAD   \n<42>  (
    .PAD(n[42])
  );
  X_IPAD   \n<43>  (
    .PAD(n[43])
  );
  X_IPAD   \n<44>  (
    .PAD(n[44])
  );
  X_IPAD   \n<45>  (
    .PAD(n[45])
  );
  X_IPAD   \n<46>  (
    .PAD(n[46])
  );
  X_IPAD   \n<47>  (
    .PAD(n[47])
  );
  X_IPAD   \n<48>  (
    .PAD(n[48])
  );
  X_IPAD   \n<49>  (
    .PAD(n[49])
  );
  X_IPAD   \n<4>  (
    .PAD(n[4])
  );
  X_IPAD   \n<50>  (
    .PAD(n[50])
  );
  X_IPAD   \n<51>  (
    .PAD(n[51])
  );
  X_IPAD   \n<52>  (
    .PAD(n[52])
  );
  X_IPAD   \n<53>  (
    .PAD(n[53])
  );
  X_IPAD   \n<54>  (
    .PAD(n[54])
  );
  X_IPAD   \n<55>  (
    .PAD(n[55])
  );
  X_IPAD   \n<56>  (
    .PAD(n[56])
  );
  X_IPAD   \n<57>  (
    .PAD(n[57])
  );
  X_IPAD   \n<58>  (
    .PAD(n[58])
  );
  X_IPAD   \n<59>  (
    .PAD(n[59])
  );
  X_IPAD   \n<5>  (
    .PAD(n[5])
  );
  X_IPAD   \n<60>  (
    .PAD(n[60])
  );
  X_IPAD   \n<61>  (
    .PAD(n[61])
  );
  X_IPAD   \n<62>  (
    .PAD(n[62])
  );
  X_IPAD   \n<63>  (
    .PAD(n[63])
  );
  X_IPAD   \n<64>  (
    .PAD(n[64])
  );
  X_IPAD   \n<65>  (
    .PAD(n[65])
  );
  X_IPAD   \n<66>  (
    .PAD(n[66])
  );
  X_IPAD   \n<67>  (
    .PAD(n[67])
  );
  X_IPAD   \n<68>  (
    .PAD(n[68])
  );
  X_IPAD   \n<69>  (
    .PAD(n[69])
  );
  X_IPAD   \n<6>  (
    .PAD(n[6])
  );
  X_IPAD   \n<70>  (
    .PAD(n[70])
  );
  X_IPAD   \n<71>  (
    .PAD(n[71])
  );
  X_IPAD   \n<72>  (
    .PAD(n[72])
  );
  X_IPAD   \n<73>  (
    .PAD(n[73])
  );
  X_IPAD   \n<74>  (
    .PAD(n[74])
  );
  X_IPAD   \n<75>  (
    .PAD(n[75])
  );
  X_IPAD   \n<76>  (
    .PAD(n[76])
  );
  X_IPAD   \n<77>  (
    .PAD(n[77])
  );
  X_IPAD   \n<78>  (
    .PAD(n[78])
  );
  X_IPAD   \n<79>  (
    .PAD(n[79])
  );
  X_IPAD   \n<7>  (
    .PAD(n[7])
  );
  X_IPAD   \n<80>  (
    .PAD(n[80])
  );
  X_IPAD   \n<81>  (
    .PAD(n[81])
  );
  X_IPAD   \n<82>  (
    .PAD(n[82])
  );
  X_IPAD   \n<83>  (
    .PAD(n[83])
  );
  X_IPAD   \n<84>  (
    .PAD(n[84])
  );
  X_IPAD   \n<85>  (
    .PAD(n[85])
  );
  X_IPAD   \n<86>  (
    .PAD(n[86])
  );
  X_IPAD   \n<87>  (
    .PAD(n[87])
  );
  X_IPAD   \n<88>  (
    .PAD(n[88])
  );
  X_IPAD   \n<89>  (
    .PAD(n[89])
  );
  X_IPAD   \n<8>  (
    .PAD(n[8])
  );
  X_IPAD   \n<90>  (
    .PAD(n[90])
  );
  X_IPAD   \n<91>  (
    .PAD(n[91])
  );
  X_IPAD   \n<92>  (
    .PAD(n[92])
  );
  X_IPAD   \n<93>  (
    .PAD(n[93])
  );
  X_IPAD   \n<94>  (
    .PAD(n[94])
  );
  X_IPAD   \n<95>  (
    .PAD(n[95])
  );
  X_IPAD   \n<9>  (
    .PAD(n[9])
  );
  X_IPAD   new_data_1755 (
    .PAD(new_data)
  );
  X_OPAD   output_valid_1756 (
    .PAD(output_valid)
  );
  X_OPAD   \r<0>  (
    .PAD(r[0])
  );
  X_OPAD   \r<10>  (
    .PAD(r[10])
  );
  X_OPAD   \r<11>  (
    .PAD(r[11])
  );
  X_OPAD   \r<12>  (
    .PAD(r[12])
  );
  X_OPAD   \r<13>  (
    .PAD(r[13])
  );
  X_OPAD   \r<14>  (
    .PAD(r[14])
  );
  X_OPAD   \r<15>  (
    .PAD(r[15])
  );
  X_OPAD   \r<16>  (
    .PAD(r[16])
  );
  X_OPAD   \r<17>  (
    .PAD(r[17])
  );
  X_OPAD   \r<18>  (
    .PAD(r[18])
  );
  X_OPAD   \r<19>  (
    .PAD(r[19])
  );
  X_OPAD   \r<1>  (
    .PAD(r[1])
  );
  X_OPAD   \r<20>  (
    .PAD(r[20])
  );
  X_OPAD   \r<21>  (
    .PAD(r[21])
  );
  X_OPAD   \r<22>  (
    .PAD(r[22])
  );
  X_OPAD   \r<23>  (
    .PAD(r[23])
  );
  X_OPAD   \r<24>  (
    .PAD(r[24])
  );
  X_OPAD   \r<25>  (
    .PAD(r[25])
  );
  X_OPAD   \r<26>  (
    .PAD(r[26])
  );
  X_OPAD   \r<27>  (
    .PAD(r[27])
  );
  X_OPAD   \r<28>  (
    .PAD(r[28])
  );
  X_OPAD   \r<29>  (
    .PAD(r[29])
  );
  X_OPAD   \r<2>  (
    .PAD(r[2])
  );
  X_OPAD   \r<30>  (
    .PAD(r[30])
  );
  X_OPAD   \r<31>  (
    .PAD(r[31])
  );
  X_OPAD   \r<32>  (
    .PAD(r[32])
  );
  X_OPAD   \r<33>  (
    .PAD(r[33])
  );
  X_OPAD   \r<34>  (
    .PAD(r[34])
  );
  X_OPAD   \r<35>  (
    .PAD(r[35])
  );
  X_OPAD   \r<36>  (
    .PAD(r[36])
  );
  X_OPAD   \r<37>  (
    .PAD(r[37])
  );
  X_OPAD   \r<38>  (
    .PAD(r[38])
  );
  X_OPAD   \r<39>  (
    .PAD(r[39])
  );
  X_OPAD   \r<3>  (
    .PAD(r[3])
  );
  X_OPAD   \r<40>  (
    .PAD(r[40])
  );
  X_OPAD   \r<41>  (
    .PAD(r[41])
  );
  X_OPAD   \r<42>  (
    .PAD(r[42])
  );
  X_OPAD   \r<43>  (
    .PAD(r[43])
  );
  X_OPAD   \r<44>  (
    .PAD(r[44])
  );
  X_OPAD   \r<45>  (
    .PAD(r[45])
  );
  X_OPAD   \r<46>  (
    .PAD(r[46])
  );
  X_OPAD   \r<47>  (
    .PAD(r[47])
  );
  X_OPAD   \r<48>  (
    .PAD(r[48])
  );
  X_OPAD   \r<49>  (
    .PAD(r[49])
  );
  X_OPAD   \r<4>  (
    .PAD(r[4])
  );
  X_OPAD   \r<50>  (
    .PAD(r[50])
  );
  X_OPAD   \r<51>  (
    .PAD(r[51])
  );
  X_OPAD   \r<52>  (
    .PAD(r[52])
  );
  X_OPAD   \r<53>  (
    .PAD(r[53])
  );
  X_OPAD   \r<54>  (
    .PAD(r[54])
  );
  X_OPAD   \r<55>  (
    .PAD(r[55])
  );
  X_OPAD   \r<56>  (
    .PAD(r[56])
  );
  X_OPAD   \r<57>  (
    .PAD(r[57])
  );
  X_OPAD   \r<58>  (
    .PAD(r[58])
  );
  X_OPAD   \r<59>  (
    .PAD(r[59])
  );
  X_OPAD   \r<5>  (
    .PAD(r[5])
  );
  X_OPAD   \r<60>  (
    .PAD(r[60])
  );
  X_OPAD   \r<61>  (
    .PAD(r[61])
  );
  X_OPAD   \r<62>  (
    .PAD(r[62])
  );
  X_OPAD   \r<63>  (
    .PAD(r[63])
  );
  X_OPAD   \r<64>  (
    .PAD(r[64])
  );
  X_OPAD   \r<65>  (
    .PAD(r[65])
  );
  X_OPAD   \r<66>  (
    .PAD(r[66])
  );
  X_OPAD   \r<67>  (
    .PAD(r[67])
  );
  X_OPAD   \r<68>  (
    .PAD(r[68])
  );
  X_OPAD   \r<69>  (
    .PAD(r[69])
  );
  X_OPAD   \r<6>  (
    .PAD(r[6])
  );
  X_OPAD   \r<70>  (
    .PAD(r[70])
  );
  X_OPAD   \r<71>  (
    .PAD(r[71])
  );
  X_OPAD   \r<72>  (
    .PAD(r[72])
  );
  X_OPAD   \r<73>  (
    .PAD(r[73])
  );
  X_OPAD   \r<74>  (
    .PAD(r[74])
  );
  X_OPAD   \r<75>  (
    .PAD(r[75])
  );
  X_OPAD   \r<76>  (
    .PAD(r[76])
  );
  X_OPAD   \r<77>  (
    .PAD(r[77])
  );
  X_OPAD   \r<78>  (
    .PAD(r[78])
  );
  X_OPAD   \r<79>  (
    .PAD(r[79])
  );
  X_OPAD   \r<7>  (
    .PAD(r[7])
  );
  X_OPAD   \r<80>  (
    .PAD(r[80])
  );
  X_OPAD   \r<81>  (
    .PAD(r[81])
  );
  X_OPAD   \r<82>  (
    .PAD(r[82])
  );
  X_OPAD   \r<83>  (
    .PAD(r[83])
  );
  X_OPAD   \r<84>  (
    .PAD(r[84])
  );
  X_OPAD   \r<85>  (
    .PAD(r[85])
  );
  X_OPAD   \r<86>  (
    .PAD(r[86])
  );
  X_OPAD   \r<87>  (
    .PAD(r[87])
  );
  X_OPAD   \r<88>  (
    .PAD(r[88])
  );
  X_OPAD   \r<89>  (
    .PAD(r[89])
  );
  X_OPAD   \r<8>  (
    .PAD(r[8])
  );
  X_OPAD   \r<90>  (
    .PAD(r[90])
  );
  X_OPAD   \r<91>  (
    .PAD(r[91])
  );
  X_OPAD   \r<92>  (
    .PAD(r[92])
  );
  X_OPAD   \r<93>  (
    .PAD(r[93])
  );
  X_OPAD   \r<94>  (
    .PAD(r[94])
  );
  X_OPAD   \r<95>  (
    .PAD(r[95])
  );
  X_OPAD   \r<9>  (
    .PAD(r[9])
  );
  X_IPAD   \v<0>  (
    .PAD(v[0])
  );
  X_IPAD   \v<10>  (
    .PAD(v[10])
  );
  X_IPAD   \v<11>  (
    .PAD(v[11])
  );
  X_IPAD   \v<12>  (
    .PAD(v[12])
  );
  X_IPAD   \v<13>  (
    .PAD(v[13])
  );
  X_IPAD   \v<14>  (
    .PAD(v[14])
  );
  X_IPAD   \v<15>  (
    .PAD(v[15])
  );
  X_IPAD   \v<16>  (
    .PAD(v[16])
  );
  X_IPAD   \v<17>  (
    .PAD(v[17])
  );
  X_IPAD   \v<18>  (
    .PAD(v[18])
  );
  X_IPAD   \v<19>  (
    .PAD(v[19])
  );
  X_IPAD   \v<1>  (
    .PAD(v[1])
  );
  X_IPAD   \v<20>  (
    .PAD(v[20])
  );
  X_IPAD   \v<21>  (
    .PAD(v[21])
  );
  X_IPAD   \v<22>  (
    .PAD(v[22])
  );
  X_IPAD   \v<23>  (
    .PAD(v[23])
  );
  X_IPAD   \v<24>  (
    .PAD(v[24])
  );
  X_IPAD   \v<25>  (
    .PAD(v[25])
  );
  X_IPAD   \v<26>  (
    .PAD(v[26])
  );
  X_IPAD   \v<27>  (
    .PAD(v[27])
  );
  X_IPAD   \v<28>  (
    .PAD(v[28])
  );
  X_IPAD   \v<29>  (
    .PAD(v[29])
  );
  X_IPAD   \v<2>  (
    .PAD(v[2])
  );
  X_IPAD   \v<30>  (
    .PAD(v[30])
  );
  X_IPAD   \v<31>  (
    .PAD(v[31])
  );
  X_IPAD   \v<32>  (
    .PAD(v[32])
  );
  X_IPAD   \v<33>  (
    .PAD(v[33])
  );
  X_IPAD   \v<34>  (
    .PAD(v[34])
  );
  X_IPAD   \v<35>  (
    .PAD(v[35])
  );
  X_IPAD   \v<36>  (
    .PAD(v[36])
  );
  X_IPAD   \v<37>  (
    .PAD(v[37])
  );
  X_IPAD   \v<38>  (
    .PAD(v[38])
  );
  X_IPAD   \v<39>  (
    .PAD(v[39])
  );
  X_IPAD   \v<3>  (
    .PAD(v[3])
  );
  X_IPAD   \v<40>  (
    .PAD(v[40])
  );
  X_IPAD   \v<41>  (
    .PAD(v[41])
  );
  X_IPAD   \v<42>  (
    .PAD(v[42])
  );
  X_IPAD   \v<43>  (
    .PAD(v[43])
  );
  X_IPAD   \v<44>  (
    .PAD(v[44])
  );
  X_IPAD   \v<45>  (
    .PAD(v[45])
  );
  X_IPAD   \v<46>  (
    .PAD(v[46])
  );
  X_IPAD   \v<47>  (
    .PAD(v[47])
  );
  X_IPAD   \v<48>  (
    .PAD(v[48])
  );
  X_IPAD   \v<49>  (
    .PAD(v[49])
  );
  X_IPAD   \v<4>  (
    .PAD(v[4])
  );
  X_IPAD   \v<50>  (
    .PAD(v[50])
  );
  X_IPAD   \v<51>  (
    .PAD(v[51])
  );
  X_IPAD   \v<52>  (
    .PAD(v[52])
  );
  X_IPAD   \v<53>  (
    .PAD(v[53])
  );
  X_IPAD   \v<54>  (
    .PAD(v[54])
  );
  X_IPAD   \v<55>  (
    .PAD(v[55])
  );
  X_IPAD   \v<56>  (
    .PAD(v[56])
  );
  X_IPAD   \v<57>  (
    .PAD(v[57])
  );
  X_IPAD   \v<58>  (
    .PAD(v[58])
  );
  X_IPAD   \v<59>  (
    .PAD(v[59])
  );
  X_IPAD   \v<5>  (
    .PAD(v[5])
  );
  X_IPAD   \v<60>  (
    .PAD(v[60])
  );
  X_IPAD   \v<61>  (
    .PAD(v[61])
  );
  X_IPAD   \v<62>  (
    .PAD(v[62])
  );
  X_IPAD   \v<63>  (
    .PAD(v[63])
  );
  X_IPAD   \v<64>  (
    .PAD(v[64])
  );
  X_IPAD   \v<65>  (
    .PAD(v[65])
  );
  X_IPAD   \v<66>  (
    .PAD(v[66])
  );
  X_IPAD   \v<67>  (
    .PAD(v[67])
  );
  X_IPAD   \v<68>  (
    .PAD(v[68])
  );
  X_IPAD   \v<69>  (
    .PAD(v[69])
  );
  X_IPAD   \v<6>  (
    .PAD(v[6])
  );
  X_IPAD   \v<70>  (
    .PAD(v[70])
  );
  X_IPAD   \v<71>  (
    .PAD(v[71])
  );
  X_IPAD   \v<72>  (
    .PAD(v[72])
  );
  X_IPAD   \v<73>  (
    .PAD(v[73])
  );
  X_IPAD   \v<74>  (
    .PAD(v[74])
  );
  X_IPAD   \v<75>  (
    .PAD(v[75])
  );
  X_IPAD   \v<76>  (
    .PAD(v[76])
  );
  X_IPAD   \v<77>  (
    .PAD(v[77])
  );
  X_IPAD   \v<78>  (
    .PAD(v[78])
  );
  X_IPAD   \v<79>  (
    .PAD(v[79])
  );
  X_IPAD   \v<7>  (
    .PAD(v[7])
  );
  X_IPAD   \v<80>  (
    .PAD(v[80])
  );
  X_IPAD   \v<81>  (
    .PAD(v[81])
  );
  X_IPAD   \v<82>  (
    .PAD(v[82])
  );
  X_IPAD   \v<83>  (
    .PAD(v[83])
  );
  X_IPAD   \v<84>  (
    .PAD(v[84])
  );
  X_IPAD   \v<85>  (
    .PAD(v[85])
  );
  X_IPAD   \v<86>  (
    .PAD(v[86])
  );
  X_IPAD   \v<87>  (
    .PAD(v[87])
  );
  X_IPAD   \v<88>  (
    .PAD(v[88])
  );
  X_IPAD   \v<89>  (
    .PAD(v[89])
  );
  X_IPAD   \v<8>  (
    .PAD(v[8])
  );
  X_IPAD   \v<90>  (
    .PAD(v[90])
  );
  X_IPAD   \v<91>  (
    .PAD(v[91])
  );
  X_IPAD   \v<92>  (
    .PAD(v[92])
  );
  X_IPAD   \v<93>  (
    .PAD(v[93])
  );
  X_IPAD   \v<94>  (
    .PAD(v[94])
  );
  X_IPAD   \v<95>  (
    .PAD(v[95])
  );
  X_IPAD   \v<9>  (
    .PAD(v[9])
  );
  X_CKBUF   \clk_BUFGP/BUFG  (
    .I(\clk_BUFGP/IBUFG_2 ),
    .O(clk_BUFGP)
  );
  X_CKBUF   \clk_BUFGP/IBUFG  (
    .I(clk),
    .O(\clk_BUFGP/IBUFG_2 )
  );
  X_OBUF   output_valid_OBUF (
    .I(output_valid_OBUF1_409),
    .O(output_valid)
  );
  X_OBUF   r_0_OBUF (
    .I(r_0_506),
    .O(r[0])
  );
  X_OBUF   r_10_OBUF (
    .I(r_10_508),
    .O(r[10])
  );
  X_OBUF   r_11_OBUF (
    .I(r_11_509),
    .O(r[11])
  );
  X_OBUF   r_12_OBUF (
    .I(r_12_510),
    .O(r[12])
  );
  X_OBUF   r_13_OBUF (
    .I(r_13_511),
    .O(r[13])
  );
  X_OBUF   r_14_OBUF (
    .I(r_14_512),
    .O(r[14])
  );
  X_OBUF   r_15_OBUF (
    .I(r_15_513),
    .O(r[15])
  );
  X_OBUF   r_16_OBUF (
    .I(r_16_514),
    .O(r[16])
  );
  X_OBUF   r_17_OBUF (
    .I(r_17_515),
    .O(r[17])
  );
  X_OBUF   r_18_OBUF (
    .I(r_18_516),
    .O(r[18])
  );
  X_OBUF   r_19_OBUF (
    .I(r_19_517),
    .O(r[19])
  );
  X_OBUF   r_1_OBUF (
    .I(r_1_507),
    .O(r[1])
  );
  X_OBUF   r_20_OBUF (
    .I(r_20_519),
    .O(r[20])
  );
  X_OBUF   r_21_OBUF (
    .I(r_21_520),
    .O(r[21])
  );
  X_OBUF   r_22_OBUF (
    .I(r_22_521),
    .O(r[22])
  );
  X_OBUF   r_23_OBUF (
    .I(r_23_522),
    .O(r[23])
  );
  X_OBUF   r_24_OBUF (
    .I(r_24_523),
    .O(r[24])
  );
  X_OBUF   r_25_OBUF (
    .I(r_25_524),
    .O(r[25])
  );
  X_OBUF   r_26_OBUF (
    .I(r_26_525),
    .O(r[26])
  );
  X_OBUF   r_27_OBUF (
    .I(r_27_526),
    .O(r[27])
  );
  X_OBUF   r_28_OBUF (
    .I(r_28_527),
    .O(r[28])
  );
  X_OBUF   r_29_OBUF (
    .I(r_29_528),
    .O(r[29])
  );
  X_OBUF   r_2_OBUF (
    .I(r_2_518),
    .O(r[2])
  );
  X_OBUF   r_30_OBUF (
    .I(r_30_530),
    .O(r[30])
  );
  X_OBUF   r_31_OBUF (
    .I(r_31_531),
    .O(r[31])
  );
  X_OBUF   r_32_OBUF (
    .I(r_32_532),
    .O(r[32])
  );
  X_OBUF   r_33_OBUF (
    .I(r_33_533),
    .O(r[33])
  );
  X_OBUF   r_34_OBUF (
    .I(r_34_534),
    .O(r[34])
  );
  X_OBUF   r_35_OBUF (
    .I(r_35_535),
    .O(r[35])
  );
  X_OBUF   r_36_OBUF (
    .I(r_36_536),
    .O(r[36])
  );
  X_OBUF   r_37_OBUF (
    .I(r_37_537),
    .O(r[37])
  );
  X_OBUF   r_38_OBUF (
    .I(r_38_538),
    .O(r[38])
  );
  X_OBUF   r_39_OBUF (
    .I(r_39_539),
    .O(r[39])
  );
  X_OBUF   r_3_OBUF (
    .I(r_3_529),
    .O(r[3])
  );
  X_OBUF   r_40_OBUF (
    .I(r_40_541),
    .O(r[40])
  );
  X_OBUF   r_41_OBUF (
    .I(r_41_542),
    .O(r[41])
  );
  X_OBUF   r_42_OBUF (
    .I(r_42_543),
    .O(r[42])
  );
  X_OBUF   r_43_OBUF (
    .I(r_43_544),
    .O(r[43])
  );
  X_OBUF   r_44_OBUF (
    .I(r_44_545),
    .O(r[44])
  );
  X_OBUF   r_45_OBUF (
    .I(r_45_546),
    .O(r[45])
  );
  X_OBUF   r_46_OBUF (
    .I(r_46_547),
    .O(r[46])
  );
  X_OBUF   r_47_OBUF (
    .I(r_47_548),
    .O(r[47])
  );
  X_OBUF   r_48_OBUF (
    .I(r_48_549),
    .O(r[48])
  );
  X_OBUF   r_49_OBUF (
    .I(r_49_550),
    .O(r[49])
  );
  X_OBUF   r_4_OBUF (
    .I(r_4_540),
    .O(r[4])
  );
  X_OBUF   r_50_OBUF (
    .I(r_50_552),
    .O(r[50])
  );
  X_OBUF   r_51_OBUF (
    .I(r_51_553),
    .O(r[51])
  );
  X_OBUF   r_52_OBUF (
    .I(r_52_554),
    .O(r[52])
  );
  X_OBUF   r_53_OBUF (
    .I(r_53_555),
    .O(r[53])
  );
  X_OBUF   r_54_OBUF (
    .I(r_54_556),
    .O(r[54])
  );
  X_OBUF   r_55_OBUF (
    .I(r_55_557),
    .O(r[55])
  );
  X_OBUF   r_56_OBUF (
    .I(r_56_558),
    .O(r[56])
  );
  X_OBUF   r_57_OBUF (
    .I(r_57_559),
    .O(r[57])
  );
  X_OBUF   r_58_OBUF (
    .I(r_58_560),
    .O(r[58])
  );
  X_OBUF   r_59_OBUF (
    .I(r_59_561),
    .O(r[59])
  );
  X_OBUF   r_5_OBUF (
    .I(r_5_551),
    .O(r[5])
  );
  X_OBUF   r_60_OBUF (
    .I(r_60_563),
    .O(r[60])
  );
  X_OBUF   r_61_OBUF (
    .I(r_61_564),
    .O(r[61])
  );
  X_OBUF   r_62_OBUF (
    .I(r_62_565),
    .O(r[62])
  );
  X_OBUF   r_63_OBUF (
    .I(r_63_566),
    .O(r[63])
  );
  X_OBUF   r_64_OBUF (
    .I(r_64_567),
    .O(r[64])
  );
  X_OBUF   r_65_OBUF (
    .I(r_65_568),
    .O(r[65])
  );
  X_OBUF   r_66_OBUF (
    .I(r_66_569),
    .O(r[66])
  );
  X_OBUF   r_67_OBUF (
    .I(r_67_570),
    .O(r[67])
  );
  X_OBUF   r_68_OBUF (
    .I(r_68_571),
    .O(r[68])
  );
  X_OBUF   r_69_OBUF (
    .I(r_69_572),
    .O(r[69])
  );
  X_OBUF   r_6_OBUF (
    .I(r_6_562),
    .O(r[6])
  );
  X_OBUF   r_70_OBUF (
    .I(r_70_574),
    .O(r[70])
  );
  X_OBUF   r_71_OBUF (
    .I(r_71_575),
    .O(r[71])
  );
  X_OBUF   r_72_OBUF (
    .I(r_72_576),
    .O(r[72])
  );
  X_OBUF   r_73_OBUF (
    .I(r_73_577),
    .O(r[73])
  );
  X_OBUF   r_74_OBUF (
    .I(r_74_578),
    .O(r[74])
  );
  X_OBUF   r_75_OBUF (
    .I(r_75_579),
    .O(r[75])
  );
  X_OBUF   r_76_OBUF (
    .I(r_76_580),
    .O(r[76])
  );
  X_OBUF   r_77_OBUF (
    .I(r_77_581),
    .O(r[77])
  );
  X_OBUF   r_78_OBUF (
    .I(r_78_582),
    .O(r[78])
  );
  X_OBUF   r_79_OBUF (
    .I(r_79_583),
    .O(r[79])
  );
  X_OBUF   r_7_OBUF (
    .I(r_7_573),
    .O(r[7])
  );
  X_OBUF   r_80_OBUF (
    .I(r_80_585),
    .O(r[80])
  );
  X_OBUF   r_81_OBUF (
    .I(r_81_586),
    .O(r[81])
  );
  X_OBUF   r_82_OBUF (
    .I(r_82_587),
    .O(r[82])
  );
  X_OBUF   r_83_OBUF (
    .I(r_83_588),
    .O(r[83])
  );
  X_OBUF   r_84_OBUF (
    .I(r_84_589),
    .O(r[84])
  );
  X_OBUF   r_85_OBUF (
    .I(r_85_590),
    .O(r[85])
  );
  X_OBUF   r_86_OBUF (
    .I(r_86_591),
    .O(r[86])
  );
  X_OBUF   r_87_OBUF (
    .I(r_87_592),
    .O(r[87])
  );
  X_OBUF   r_88_OBUF (
    .I(r_88_593),
    .O(r[88])
  );
  X_OBUF   r_89_OBUF (
    .I(r_89_594),
    .O(r[89])
  );
  X_OBUF   r_8_OBUF (
    .I(r_8_584),
    .O(r[8])
  );
  X_OBUF   r_90_OBUF (
    .I(r_90_596),
    .O(r[90])
  );
  X_OBUF   r_91_OBUF (
    .I(r_91_597),
    .O(r[91])
  );
  X_OBUF   r_92_OBUF (
    .I(r_92_598),
    .O(r[92])
  );
  X_OBUF   r_93_OBUF (
    .I(r_93_599),
    .O(r[93])
  );
  X_OBUF   r_94_OBUF (
    .I(r_94_600),
    .O(r[94])
  );
  X_OBUF   r_95_OBUF (
    .I(r_95_601),
    .O(r[95])
  );
  X_OBUF   r_9_OBUF (
    .I(r_9_595),
    .O(r[9])
  );
  X_ONE   NlwBlock_vector_reflector_pipeline_VCC (
    .O(VCC)
  );
  X_ZERO   NlwBlock_vector_reflector_pipeline_GND (
    .O(GND)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

