{"vcs1":{"timestamp_begin":1728807089.424375919, "rt":9.58, "ut":8.10, "st":0.64}}
{"vcselab":{"timestamp_begin":1728807099.094535279, "rt":2.06, "ut":1.29, "st":0.12}}
{"link":{"timestamp_begin":1728807101.248907478, "rt":0.59, "ut":0.48, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728807088.717139397}
{"VCS_COMP_START_TIME": 1728807088.717139397}
{"VCS_COMP_END_TIME": 1728807103.989075817}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 473032}}
{"stitch_vcselab": {"peak_mem": 287900}}
