{"vcs1":{"timestamp_begin":1681676576.751722885, "rt":0.85, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681676577.635473416, "rt":0.86, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681676578.517486643, "rt":0.69, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681676576.458925325}
{"VCS_COMP_START_TIME": 1681676576.458925325}
{"VCS_COMP_END_TIME": 1681676579.797062540}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222680}}
