<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `CACHE_DBG_INT_ENA` reader"><title>R in esp32s2::extmem::cache_dbg_int_ena - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ac92e1bbe349e143.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32s2" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (88269fa9e 2024-02-09) (1.76.0.1)" data-channel="nightly" data-search-js="search-2b6ce74ff89ae146.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-305769736d49e732.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-feafe1bb7466e4bd.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../../esp32s2/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32s2/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32s2/index.html">esp32s2</a><span class="version">0.20.0</span></h2></div><h2 class="location"><a href="#">R</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.cache_dbg_en">cache_dbg_en</a></li><li><a href="#method.dbus_acs_msk_dc_int_ena">dbus_acs_msk_dc_int_ena</a></li><li><a href="#method.dbus_cnt_ovf_int_ena">dbus_cnt_ovf_int_ena</a></li><li><a href="#method.dc_preload_size_fault_int_ena">dc_preload_size_fault_int_ena</a></li><li><a href="#method.dc_sync_size_fault_int_ena">dc_sync_size_fault_int_ena</a></li><li><a href="#method.dcache_reject_int_ena">dcache_reject_int_ena</a></li><li><a href="#method.dcache_set_lock_ilg_int_ena">dcache_set_lock_ilg_int_ena</a></li><li><a href="#method.dcache_set_preload_ilg_int_ena">dcache_set_preload_ilg_int_ena</a></li><li><a href="#method.dcache_set_sync_ilg_int_ena">dcache_set_sync_ilg_int_ena</a></li><li><a href="#method.dcache_write_flash_int_ena">dcache_write_flash_int_ena</a></li><li><a href="#method.ibus_acs_msk_ic_int_ena">ibus_acs_msk_ic_int_ena</a></li><li><a href="#method.ibus_cnt_ovf_int_ena">ibus_cnt_ovf_int_ena</a></li><li><a href="#method.ic_preload_size_fault_int_ena">ic_preload_size_fault_int_ena</a></li><li><a href="#method.ic_sync_size_fault_int_ena">ic_sync_size_fault_int_ena</a></li><li><a href="#method.icache_reject_int_ena">icache_reject_int_ena</a></li><li><a href="#method.icache_set_lock_ilg_int_ena">icache_set_lock_ilg_int_ena</a></li><li><a href="#method.icache_set_preload_ilg_int_ena">icache_set_preload_ilg_int_ena</a></li><li><a href="#method.icache_set_sync_ilg_int_ena">icache_set_sync_ilg_int_ena</a></li><li><a href="#method.mmu_entry_fault_int_ena">mmu_entry_fault_int_ena</a></li></ul></section><h2><a href="index.html">In esp32s2::extmem::cache_dbg_int_ena</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32s2/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32s2</a>::<wbr><a href="../index.html">extmem</a>::<wbr><a href="index.html">cache_dbg_int_ena</a>::<wbr><a class="type" href="#">R</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#2">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type esp32s2::generic::R">R</a>&lt;<a class="struct" href="struct.CACHE_DBG_INT_ENA_SPEC.html" title="struct esp32s2::extmem::cache_dbg_int_ena::CACHE_DBG_INT_ENA_SPEC">CACHE_DBG_INT_ENA_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>CACHE_DBG_INT_ENA</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CCACHE_DBG_INT_ENA_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#81-177">source</a><a href="#impl-R%3CCACHE_DBG_INT_ENA_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type esp32s2::extmem::cache_dbg_int_ena::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.cache_dbg_en" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#84-86">source</a><h4 class="code-header">pub fn <a href="#method.cache_dbg_en" class="fn">cache_dbg_en</a>(&amp;self) -&gt; <a class="type" href="type.CACHE_DBG_EN_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::CACHE_DBG_EN_R">CACHE_DBG_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 0 - The bit is used to activate the cache track function. 1: enable, 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.ibus_acs_msk_ic_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#89-91">source</a><h4 class="code-header">pub fn <a href="#method.ibus_acs_msk_ic_int_ena" class="fn">ibus_acs_msk_ic_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.IBUS_ACS_MSK_IC_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::IBUS_ACS_MSK_IC_INT_ENA_R">IBUS_ACS_MSK_IC_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 2 - The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.ibus_cnt_ovf_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#94-96">source</a><h4 class="code-header">pub fn <a href="#method.ibus_cnt_ovf_int_ena" class="fn">ibus_cnt_ovf_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.IBUS_CNT_OVF_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::IBUS_CNT_OVF_INT_ENA_R">IBUS_CNT_OVF_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 3 - The bit is used to enable interrupt by ibus counter overflow.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.ic_sync_size_fault_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#99-101">source</a><h4 class="code-header">pub fn <a href="#method.ic_sync_size_fault_int_ena" class="fn">ic_sync_size_fault_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.IC_SYNC_SIZE_FAULT_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::IC_SYNC_SIZE_FAULT_INT_ENA_R">IC_SYNC_SIZE_FAULT_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 4 - The bit is used to enable interrupt by manual sync configurations fault.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.ic_preload_size_fault_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#104-106">source</a><h4 class="code-header">pub fn <a href="#method.ic_preload_size_fault_int_ena" class="fn">ic_preload_size_fault_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.IC_PRELOAD_SIZE_FAULT_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::IC_PRELOAD_SIZE_FAULT_INT_ENA_R">IC_PRELOAD_SIZE_FAULT_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 5 - The bit is used to enable interrupt by manual pre-load configurations fault.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.icache_reject_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#109-111">source</a><h4 class="code-header">pub fn <a href="#method.icache_reject_int_ena" class="fn">icache_reject_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.ICACHE_REJECT_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::ICACHE_REJECT_INT_ENA_R">ICACHE_REJECT_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 6 - The bit is used to enable interrupt by authentication fail.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.icache_set_preload_ilg_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#114-116">source</a><h4 class="code-header">pub fn <a href="#method.icache_set_preload_ilg_int_ena" class="fn">icache_set_preload_ilg_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.ICACHE_SET_PRELOAD_ILG_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::ICACHE_SET_PRELOAD_ILG_INT_ENA_R">ICACHE_SET_PRELOAD_ILG_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 7 - The bit is used to enable interrupt by illegal writing preload registers of icache while icache is busy to issue lock,sync and pre-load operations.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.icache_set_sync_ilg_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#119-121">source</a><h4 class="code-header">pub fn <a href="#method.icache_set_sync_ilg_int_ena" class="fn">icache_set_sync_ilg_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.ICACHE_SET_SYNC_ILG_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::ICACHE_SET_SYNC_ILG_INT_ENA_R">ICACHE_SET_SYNC_ILG_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 8 - The bit is used to enable interrupt by illegal writing sync registers of icache while icache is busy to issue lock,sync and pre-load operations.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.icache_set_lock_ilg_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#124-126">source</a><h4 class="code-header">pub fn <a href="#method.icache_set_lock_ilg_int_ena" class="fn">icache_set_lock_ilg_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.ICACHE_SET_LOCK_ILG_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::ICACHE_SET_LOCK_ILG_INT_ENA_R">ICACHE_SET_LOCK_ILG_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 9 - The bit is used to enable interrupt by illegal writing lock registers of icache while icache is busy to issue lock,sync or pre-load operations.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.dbus_acs_msk_dc_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#129-131">source</a><h4 class="code-header">pub fn <a href="#method.dbus_acs_msk_dc_int_ena" class="fn">dbus_acs_msk_dc_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.DBUS_ACS_MSK_DC_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::DBUS_ACS_MSK_DC_INT_ENA_R">DBUS_ACS_MSK_DC_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 10 - The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.dbus_cnt_ovf_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#134-136">source</a><h4 class="code-header">pub fn <a href="#method.dbus_cnt_ovf_int_ena" class="fn">dbus_cnt_ovf_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.DBUS_CNT_OVF_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::DBUS_CNT_OVF_INT_ENA_R">DBUS_CNT_OVF_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 11 - The bit is used to enable interrupt by dbus counter overflow.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.dc_sync_size_fault_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#139-141">source</a><h4 class="code-header">pub fn <a href="#method.dc_sync_size_fault_int_ena" class="fn">dc_sync_size_fault_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.DC_SYNC_SIZE_FAULT_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::DC_SYNC_SIZE_FAULT_INT_ENA_R">DC_SYNC_SIZE_FAULT_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 12 - The bit is used to enable interrupt by manual sync configurations fault.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.dc_preload_size_fault_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#144-146">source</a><h4 class="code-header">pub fn <a href="#method.dc_preload_size_fault_int_ena" class="fn">dc_preload_size_fault_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.DC_PRELOAD_SIZE_FAULT_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::DC_PRELOAD_SIZE_FAULT_INT_ENA_R">DC_PRELOAD_SIZE_FAULT_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 13 - The bit is used to enable interrupt by manual pre-load configurations fault.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.dcache_write_flash_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#149-151">source</a><h4 class="code-header">pub fn <a href="#method.dcache_write_flash_int_ena" class="fn">dcache_write_flash_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.DCACHE_WRITE_FLASH_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::DCACHE_WRITE_FLASH_INT_ENA_R">DCACHE_WRITE_FLASH_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 14 - The bit is used to enable interrupt by dcache trying to write flash.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.dcache_reject_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#154-156">source</a><h4 class="code-header">pub fn <a href="#method.dcache_reject_int_ena" class="fn">dcache_reject_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.DCACHE_REJECT_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::DCACHE_REJECT_INT_ENA_R">DCACHE_REJECT_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 15 - The bit is used to enable interrupt by authentication fail.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.dcache_set_preload_ilg_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#159-161">source</a><h4 class="code-header">pub fn <a href="#method.dcache_set_preload_ilg_int_ena" class="fn">dcache_set_preload_ilg_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.DCACHE_SET_PRELOAD_ILG_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::DCACHE_SET_PRELOAD_ILG_INT_ENA_R">DCACHE_SET_PRELOAD_ILG_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 16 - The bit is used to enable interrupt by illegal writing preload registers of dcache while dcache is busy to issue lock,sync and pre-load operations.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.dcache_set_sync_ilg_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#164-166">source</a><h4 class="code-header">pub fn <a href="#method.dcache_set_sync_ilg_int_ena" class="fn">dcache_set_sync_ilg_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.DCACHE_SET_SYNC_ILG_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::DCACHE_SET_SYNC_ILG_INT_ENA_R">DCACHE_SET_SYNC_ILG_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 17 - The bit is used to enable interrupt by illegal writing sync registers of dcache while dcache is busy to issue lock,sync and pre-load operations.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.dcache_set_lock_ilg_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#169-171">source</a><h4 class="code-header">pub fn <a href="#method.dcache_set_lock_ilg_int_ena" class="fn">dcache_set_lock_ilg_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.DCACHE_SET_LOCK_ILG_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::DCACHE_SET_LOCK_ILG_INT_ENA_R">DCACHE_SET_LOCK_ILG_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 18 - The bit is used to enable interrupt by illegal writing lock registers of dcache while dcache is busy to issue lock,sync or pre-load operations.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.mmu_entry_fault_int_ena" class="method"><a class="src rightside" href="../../../src/esp32s2/extmem/cache_dbg_int_ena.rs.html#174-176">source</a><h4 class="code-header">pub fn <a href="#method.mmu_entry_fault_int_ena" class="fn">mmu_entry_fault_int_ena</a>(&amp;self) -&gt; <a class="type" href="type.MMU_ENTRY_FAULT_INT_ENA_R.html" title="type esp32s2::extmem::cache_dbg_int_ena::MMU_ENTRY_FAULT_INT_ENA_R">MMU_ENTRY_FAULT_INT_ENA_R</a></h4></section></summary><div class="docblock"><p>Bit 19 - The bit is used to enable interrupt by mmu entry fault.</p>
</div></details></div></details></div></section></div></main></body></html>