
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033475                       # Number of seconds simulated
sim_ticks                                 33475206675                       # Number of ticks simulated
final_tick                               604978129794                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111026                       # Simulator instruction rate (inst/s)
host_op_rate                                   142981                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1073312                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912468                       # Number of bytes of host memory used
host_seconds                                 31188.70                       # Real time elapsed on the host
sim_insts                                  3462760552                       # Number of instructions simulated
sim_ops                                    4459405383                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1772544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       542976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       439040                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2760832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       972672                       # Number of bytes written to this memory
system.physmem.bytes_written::total            972672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4242                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3430                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21569                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7599                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7599                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52950950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16220243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        76475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13115378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82473934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57356                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53532                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        76475                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29056490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29056490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29056490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52950950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16220243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        76475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13115378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              111530424                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80276276                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28432977                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24861845                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802395                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14187074                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13675227                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2046578                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56952                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33535686                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158197776                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28432977                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15721805                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32567536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849570                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4082605                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16532738                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       716947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77222757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44655221     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616278      2.09%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949023      3.82%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769174      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4553017      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4753100      6.16%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127648      1.46%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848525      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950771     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77222757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354189                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.970667                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34590494                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3953974                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31520877                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125680                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7031722                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094115                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5213                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177022372                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7031722                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36042704                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1517654                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       436718                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30181322                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2012628                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172365306                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691125                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       810851                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228878920                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784543247                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784543247                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79982748                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20299                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5378751                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26511338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97002                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2108166                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163129821                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137679214                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181762                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48957642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134419034                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77222757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782884                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839322                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26843853     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14331480     18.56%     53.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12630265     16.36%     69.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7667647      9.93%     79.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8005813     10.37%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4721482      6.11%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083723      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556689      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381805      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77222757                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542687     66.38%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175130     21.42%     87.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        99747     12.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108002442     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085453      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23696758     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4884640      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137679214                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715067                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817564                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005938                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353580511                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212107762                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133185164                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138496778                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338270                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7581267                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          877                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          441                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408730                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7031722                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         929087                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58831                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163149684                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189561                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26511338                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762085                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          441                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061933                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022454                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135103631                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22773489                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575583                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27541259                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417606                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4767770                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.682983                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133334137                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133185164                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81842800                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199743925                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659085                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409739                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49538704                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70191035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618605                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.316929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32378614     46.13%     46.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844128     21.15%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8302705     11.83%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813913      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2698224      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1132255      1.61%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3012836      4.29%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877759      1.25%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4130601      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70191035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4130601                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229210723                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333338039                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3053519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802763                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802763                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.245698                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.245698                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624948376                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174596860                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182425438                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80276276                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29483739                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24037301                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1968726                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12414725                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11507501                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3178229                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87168                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29498741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             161998463                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29483739                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14685730                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35965165                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10470317                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4893094                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14558095                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       951643                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78834395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42869230     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2383119      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4426407      5.61%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4434235      5.62%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2746505      3.48%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2192395      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1367641      1.73%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1290647      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17124216     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78834395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367278                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018012                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30754311                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4837235                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34553571                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       212239                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8477038                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4987976                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          315                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194358807                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8477038                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32979939                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         940954                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       840876                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32497342                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3098242                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187455301                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1291784                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       946463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    263291383                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    874517967                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    874517967                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162653007                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       100638349                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33308                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16016                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8615350                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17331677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8855904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110851                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3065403                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176684997                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32032                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140695771                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277464                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59821235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    182959372                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     78834395                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784700                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897395                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26895848     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17166672     21.78%     55.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11356721     14.41%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7430991      9.43%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7841931      9.95%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3768308      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2999674      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       678624      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       695626      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78834395                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         876712     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166001     13.74%     86.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       165417     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117688943     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1889935      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16015      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13610454      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7490424      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140695771                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752644                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1208130                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    361711528                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    236538584                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137466394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141903901                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       437141                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6728456                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1849                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          320                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2138911                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8477038                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         481756                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        83974                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176717036                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       349511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17331677                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8855904                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16016                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65830                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          320                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1231838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1092004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2323842                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138822626                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12984044                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1873142                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20297703                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19683337                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7313659                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729311                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137509577                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137466394                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87603237                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        251427148                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712416                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348424                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94729187                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116639263                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60078173                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1992454                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70357357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150058                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26581791     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19761872     28.09%     65.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8209502     11.67%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4096282      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4085263      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1651559      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1655700      2.35%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       886610      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3428778      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70357357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94729187                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116639263                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17320213                       # Number of memory references committed
system.switch_cpus1.commit.loads             10603221                       # Number of loads committed
system.switch_cpus1.commit.membars              16016                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16835739                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105082898                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2405730                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3428778                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           243646015                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361917434                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1441881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94729187                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116639263                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94729187                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847429                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847429                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180040                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180040                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623604397                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190979588                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      178537130                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32032                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80276276                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30095639                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24563775                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2009092                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12762722                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11876287                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3114489                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88494                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31183884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163570672                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30095639                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14990776                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35467121                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10477342                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4902812                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15185356                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       780251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     80005425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.527957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44538304     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2903019      3.63%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4370499      5.46%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3011452      3.76%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2123169      2.65%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2077328      2.60%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1244783      1.56%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2671075      3.34%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17065796     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     80005425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374901                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037597                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32067062                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5122065                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33869188                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       495933                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8451164                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5065791                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          514                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195890728                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2433                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8451164                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33862492                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         470407                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2069793                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32533036                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2618522                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190037339                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1097864                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       889627                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    266437579                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    884588584                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    884588584                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164146049                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102291514                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34216                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16338                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7784707                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17451562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8924666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112114                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2582657                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177153554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32622                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141543907                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       281474                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59035568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    180610636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     80005425                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769179                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918089                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28790165     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15975587     19.97%     55.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11471552     14.34%     70.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7638348      9.55%     79.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7738104      9.67%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3720750      4.65%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3293782      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       625782      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       751355      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     80005425                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         768568     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        152963     14.12%     85.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161889     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118369629     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1791728      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16285      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13922763      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7443502      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141543907                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763210                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1083427                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007654                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364458138                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236222210                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137623178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142627334                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       443690                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6769825                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          467                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2137927                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8451164                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         242541                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46526                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177186178                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       659950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17451562                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8924666                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16338                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39534                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          467                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1222578                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1094752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2317330                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138938728                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13014317                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2605177                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20274427                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19745196                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7260110                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.730757                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137683221                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137623178                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89152537                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253197065                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714369                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352107                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95465690                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117671545                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59514829                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2025004                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71554261                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644508                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174787                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27533920     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20410420     28.52%     67.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7719747     10.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4325156      6.04%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3646353      5.10%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1633274      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1559425      2.18%     93.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1069897      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3656069      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71554261                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95465690                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117671545                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17468469                       # Number of memory references committed
system.switch_cpus2.commit.loads             10681730                       # Number of loads committed
system.switch_cpus2.commit.membars              16284                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17066812                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105935183                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2431371                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3656069                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245084566                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362829328                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 270851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95465690                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117671545                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95465690                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840891                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840891                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189214                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189214                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624047922                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191358094                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      180093095                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32568                       # number of misc regfile writes
system.l20.replacements                         13863                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214976                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24103                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.919056                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          198.657218                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.186180                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5367.158814                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4665.997788                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019400                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000799                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.524137                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.455664                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35706                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35706                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9347                       # number of Writeback hits
system.l20.Writeback_hits::total                 9347                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35706                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35706                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35706                       # number of overall hits
system.l20.overall_hits::total                  35706                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13848                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13863                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13848                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13863                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13848                       # number of overall misses
system.l20.overall_misses::total                13863                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2664659                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1789063187                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1791727846                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2664659                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1789063187                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1791727846                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2664659                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1789063187                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1791727846                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49554                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49569                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9347                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9347                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49554                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49569                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49554                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49569                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279453                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279671                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279453                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279671                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279453                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279671                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129192.893342                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129245.318185                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129192.893342                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129245.318185                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129192.893342                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129245.318185                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2209                       # number of writebacks
system.l20.writebacks::total                     2209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13848                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13863                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13848                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13863                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13848                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13863                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1658226534                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1660748604                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1658226534                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1660748604                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1658226534                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1660748604                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279453                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279671                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279453                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279671                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279453                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279671                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119744.839255                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119797.201472                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119744.839255                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119797.201472                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119744.839255                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119797.201472                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4257                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          397468                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14497                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.417259                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          302.679678                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.974255                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2004.061115                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7920.284952                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029559                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001267                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.195709                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.773465                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32590                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32590                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9763                       # number of Writeback hits
system.l21.Writeback_hits::total                 9763                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32590                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32590                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32590                       # number of overall hits
system.l21.overall_hits::total                  32590                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4242                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4256                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4242                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4256                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4242                       # number of overall misses
system.l21.overall_misses::total                 4256                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1834407                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    582074392                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      583908799                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1834407                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    582074392                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       583908799                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1834407                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    582074392                       # number of overall miss cycles
system.l21.overall_miss_latency::total      583908799                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        36832                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              36846                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9763                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9763                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        36832                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               36846                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        36832                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              36846                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115172                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.115508                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115172                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.115508                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115172                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.115508                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131029.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137216.971240                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137196.616306                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131029.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137216.971240                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137196.616306                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131029.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137216.971240                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137196.616306                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3045                       # number of writebacks
system.l21.writebacks::total                     3045                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4242                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4256                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4242                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4256                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4242                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4256                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1703278                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    541998667                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    543701945                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1703278                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    541998667                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    543701945                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1703278                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    541998667                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    543701945                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115172                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.115508                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115172                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.115508                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115172                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.115508                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121662.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127769.605611                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127749.517152                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121662.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127769.605611                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127749.517152                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121662.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127769.605611                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127749.517152                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3450                       # number of replacements
system.l22.tagsinuse                     12287.889788                       # Cycle average of tags in use
system.l22.total_refs                          359925                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15738                       # Sample count of references to valid blocks.
system.l22.avg_refs                         22.869806                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          669.429658                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    17.778270                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1619.478722                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             3.708479                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9977.494658                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.054478                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001447                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.131794                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000302                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.811971                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28233                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28233                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9334                       # number of Writeback hits
system.l22.Writeback_hits::total                 9334                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.data        28234                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28234                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28234                       # number of overall hits
system.l22.overall_hits::total                  28234                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3412                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3432                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3430                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3450                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3430                       # number of overall misses
system.l22.overall_misses::total                 3450                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3112452                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    463634862                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      466747314                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2854855                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2854855                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3112452                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    466489717                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       469602169                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3112452                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    466489717                       # number of overall miss cycles
system.l22.overall_miss_latency::total      469602169                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31645                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31665                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9334                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9334                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31664                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31684                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31664                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31684                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107821                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108385                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.947368                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.947368                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.108325                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108888                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.108325                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108888                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 155622.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 135883.605510                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 135998.634615                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 158603.055556                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 158603.055556                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 155622.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 136002.832945                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 136116.570725                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 155622.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 136002.832945                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 136116.570725                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2345                       # number of writebacks
system.l22.writebacks::total                     2345                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3412                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3432                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3430                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3450                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3430                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3450                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2921588                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    431422389                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    434343977                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      2684555                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      2684555                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2921588                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    434106944                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    437028532                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2921588                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    434106944                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    437028532                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107821                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108385                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.108325                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108888                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.108325                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108888                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 146079.400000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 126442.669695                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 126557.102855                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 149141.944444                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 149141.944444                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 146079.400000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 126561.791254                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 126674.936812                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 146079.400000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 126561.791254                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 126674.936812                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.988940                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016564833                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875580.872694                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.988940                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868572                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16532719                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16532719                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16532719                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16532719                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16532719                       # number of overall hits
system.cpu0.icache.overall_hits::total       16532719                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3780676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3780676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16532738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16532738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16532738                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16532738                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16532738                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16532738                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49554                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457296                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49810                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.948123                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.617676                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.382324                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826632                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173368                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674530                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674530                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008022                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008022                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008022                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008022                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157074                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157074                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157074                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157074                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157074                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157074                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12416765621                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12416765621                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12416765621                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12416765621                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12416765621                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12416765621                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20831604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20831604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25165096                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25165096                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25165096                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25165096                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007540                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007540                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006242                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006242                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006242                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006242                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 79050.419681                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79050.419681                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 79050.419681                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79050.419681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 79050.419681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79050.419681                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9347                       # number of writebacks
system.cpu0.dcache.writebacks::total             9347                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107520                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107520                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107520                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107520                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49554                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49554                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49554                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49554                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49554                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49554                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2049771115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2049771115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2049771115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2049771115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2049771115                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2049771115                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41364.392683                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41364.392683                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41364.392683                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41364.392683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41364.392683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41364.392683                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995848                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099197763                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2374077.241901                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995848                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14558079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14558079                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14558079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14558079                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14558079                       # number of overall hits
system.cpu1.icache.overall_hits::total       14558079                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2126042                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2126042                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2126042                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2126042                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2126042                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2126042                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14558095                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14558095                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14558095                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14558095                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14558095                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14558095                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 132877.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 132877.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 132877.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 132877.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 132877.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 132877.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1848407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1848407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1848407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1848407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1848407                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1848407                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132029.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132029.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132029.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132029.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132029.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132029.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36832                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181184066                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37088                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4885.247681                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.450279                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.549721                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908009                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091991                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9910116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9910116                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6685476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6685476                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16016                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16016                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16016                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16016                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16595592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16595592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16595592                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16595592                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        95211                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        95211                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        95211                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         95211                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        95211                       # number of overall misses
system.cpu1.dcache.overall_misses::total        95211                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4387642409                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4387642409                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4387642409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4387642409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4387642409                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4387642409                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10005327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10005327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6685476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6685476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16690803                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16690803                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16690803                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16690803                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009516                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009516                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005704                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46083.356009                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46083.356009                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46083.356009                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46083.356009                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46083.356009                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46083.356009                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9763                       # number of writebacks
system.cpu1.dcache.writebacks::total             9763                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58379                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58379                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58379                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58379                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58379                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58379                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36832                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36832                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36832                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36832                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36832                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36832                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    796486150                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    796486150                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    796486150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    796486150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    796486150                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    796486150                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21624.841171                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21624.841171                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21624.841171                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21624.841171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21624.841171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21624.841171                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.778264                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103126619                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367224.504292                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.778264                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028491                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743234                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15185332                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15185332                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15185332                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15185332                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15185332                       # number of overall hits
system.cpu2.icache.overall_hits::total       15185332                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.cpu2.icache.overall_misses::total           24                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3554760                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3554760                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3554760                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3554760                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3554760                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3554760                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15185356                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15185356                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15185356                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15185356                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15185356                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15185356                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       148115                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       148115                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       148115                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       148115                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       148115                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       148115                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3135751                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3135751                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3135751                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3135751                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3135751                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3135751                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156787.550000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156787.550000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156787.550000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156787.550000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156787.550000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156787.550000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31664                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176284692                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31920                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5522.703383                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.937845                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.062155                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902101                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097899                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9912665                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9912665                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6753759                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6753759                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16315                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16284                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16284                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16666424                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16666424                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16666424                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16666424                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63715                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63715                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          141                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63856                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63856                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63856                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63856                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2125365709                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2125365709                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     23273962                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23273962                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2148639671                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2148639671                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2148639671                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2148639671                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9976380                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9976380                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6753900                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6753900                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16284                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16284                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16730280                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16730280                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16730280                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16730280                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006387                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006387                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003817                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003817                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003817                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003817                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33357.383803                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33357.383803                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 165063.560284                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 165063.560284                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33648.203317                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33648.203317                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33648.203317                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33648.203317                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9334                       # number of writebacks
system.cpu2.dcache.writebacks::total             9334                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32070                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32070                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          122                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32192                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32192                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32192                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32192                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31645                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31645                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31664                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31664                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31664                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31664                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    686650027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    686650027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2885914                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2885914                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    689535941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    689535941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    689535941                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    689535941                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21698.531427                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21698.531427                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 151890.210526                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 151890.210526                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21776.653013                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21776.653013                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21776.653013                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21776.653013                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
