

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Feb 23 14:49:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir1
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.560 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min |  max |                      Type                      |
    +---------+---------+-----------+----------+-----+------+------------------------------------------------+
    |        5|     1005|  25.000 ns|  5.025 us|    4|  1004|  loop auto-rewind stp (delay=3 clock cycles(s))|
    +---------+---------+-----------+----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- sample_loop  |        3|     1003|         5|          1|          1|  0 ~ 1000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [fir.cpp:12]   --->   Operation 8 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg = alloca i32 1" [fir.cpp:9]   --->   Operation 9 'alloca' 'reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reg_2 = alloca i32 1" [fir.cpp:9]   --->   Operation 10 'alloca' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_4 = alloca i32 1" [fir.cpp:9]   --->   Operation 11 'alloca' 'reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_6 = alloca i32 1" [fir.cpp:9]   --->   Operation 12 'alloca' 'reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_8 = alloca i32 1" [fir.cpp:9]   --->   Operation 13 'alloca' 'reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_1 = alloca i32 1" [fir.cpp:9]   --->   Operation 14 'alloca' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_3 = alloca i32 1" [fir.cpp:9]   --->   Operation 15 'alloca' 'reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reg_5 = alloca i32 1" [fir.cpp:9]   --->   Operation 16 'alloca' 'reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_7 = alloca i32 1" [fir.cpp:9]   --->   Operation 17 'alloca' 'reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [fir.cpp:7]   --->   Operation 18 'read' 'p_read_3' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_7" [fir.cpp:9]   --->   Operation 19 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_5" [fir.cpp:9]   --->   Operation 20 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_3" [fir.cpp:9]   --->   Operation 21 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_1" [fir.cpp:9]   --->   Operation 22 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_8" [fir.cpp:9]   --->   Operation 23 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_6" [fir.cpp:9]   --->   Operation 24 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_4" [fir.cpp:9]   --->   Operation 25 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_2" [fir.cpp:9]   --->   Operation 26 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg" [fir.cpp:9]   --->   Operation 27 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln12 = store i31 0, i31 %n" [fir.cpp:12]   --->   Operation 28 'store' 'store_ln12' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln12 = br void %shift_loop" [fir.cpp:12]   --->   Operation 29 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%n_1 = load i31 %n" [fir.cpp:12]   --->   Operation 30 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i31 %n_1" [fir.cpp:12]   --->   Operation 31 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%icmp_ln12 = icmp_slt  i32 %zext_ln12_1, i32 %p_read_3" [fir.cpp:12]   --->   Operation 32 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.end25.loopexit, void %fpga_resource_hint.shift_loop.17" [fir.cpp:12]   --->   Operation 33 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%add_ln12 = add i31 %n_1, i31 1" [fir.cpp:12]   --->   Operation 34 'add' 'add_ln12' <Predicate = (icmp_ln12)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %n_1" [fir.cpp:12]   --->   Operation 35 'zext' 'zext_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i17 %in_r, i64 0, i64 %zext_ln12" [fir.cpp:18]   --->   Operation 36 'getelementptr' 'in_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%reg_14 = load i10 %in_addr" [fir.cpp:18]   --->   Operation 37 'load' 'reg_14' <Predicate = (icmp_ln12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 1000> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln12 = store i31 %add_ln12, i31 %n" [fir.cpp:12]   --->   Operation 38 'store' 'store_ln12' <Predicate = (icmp_ln12)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%reg_10 = load i17 %reg_1" [fir.cpp:29]   --->   Operation 39 'load' 'reg_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%reg_11 = load i17 %reg_3" [fir.cpp:29]   --->   Operation 40 'load' 'reg_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%reg_load = load i17 %reg" [fir.cpp:9]   --->   Operation 41 'load' 'reg_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%reg_2_load = load i17 %reg_2" [fir.cpp:9]   --->   Operation 42 'load' 'reg_2_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] ( I:1.23ns O:1.23ns )   --->   "%reg_14 = load i10 %in_addr" [fir.cpp:18]   --->   Operation 43 'load' 'reg_14' <Predicate = (icmp_ln12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 1000> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i17 %reg_load" [fir.cpp:29]   --->   Operation 44 'sext' 'sext_ln29' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.54ns)   --->   "%mul_ln29 = mul i32 %sext_ln29, i32 4294954188" [fir.cpp:29]   --->   Operation 45 'mul' 'mul_ln29' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 46 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i17.i14, i17 %reg_14, i14 0" [fir.cpp:29]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i31 %shl_ln" [fir.cpp:29]   --->   Operation 48 'sext' 'sext_ln29_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.01ns)   --->   "%add_ln29 = add i32 %mul_ln29, i32 %sext_ln29_1" [fir.cpp:29]   --->   Operation 49 'add' 'add_ln29' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln29, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 50 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %add_ln29, i32 14, i32 31" [fir.cpp:29]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i17 %reg_10" [fir.cpp:29]   --->   Operation 52 'sext' 'sext_ln29_2' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.54ns)   --->   "%mul_ln29_1 = mul i32 %sext_ln29_2, i32 9830" [fir.cpp:29]   --->   Operation 53 'mul' 'mul_ln29_1' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29_1, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 54 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln29_4 = sext i17 %reg_2_load" [fir.cpp:29]   --->   Operation 55 'sext' 'sext_ln29_4' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.54ns)   --->   "%mul_ln29_2 = mul i31 %sext_ln29_4, i31 2147477094" [fir.cpp:29]   --->   Operation 56 'mul' 'mul_ln29_2' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln29_2, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 57 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_2_load, i17 %reg_3" [fir.cpp:9]   --->   Operation 58 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_load, i17 %reg_1" [fir.cpp:9]   --->   Operation 59 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_10, i17 %reg_2" [fir.cpp:9]   --->   Operation 60 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_14, i17 %reg" [fir.cpp:9]   --->   Operation 61 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%reg_12 = load i17 %reg_5" [fir.cpp:29]   --->   Operation 62 'load' 'reg_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%reg_4_load = load i17 %reg_4" [fir.cpp:9]   --->   Operation 63 'load' 'reg_4_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln, i14 0" [fir.cpp:29]   --->   Operation 64 'bitconcatenate' 'tmp' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln29_18 = sext i32 %tmp" [fir.cpp:29]   --->   Operation 65 'sext' 'sext_ln29_18' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i32 %mul_ln29_1" [fir.cpp:29]   --->   Operation 66 'sext' 'sext_ln29_3' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln29_1 = add i33 %sext_ln29_18, i33 %sext_ln29_3" [fir.cpp:29]   --->   Operation 67 'add' 'add_ln29_1' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_1, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 68 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_1, i32 14, i32 32" [fir.cpp:29]   --->   Operation 69 'partselect' 'tmp_6' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_6, i14 0" [fir.cpp:29]   --->   Operation 70 'bitconcatenate' 'and_ln' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln29_5 = sext i31 %mul_ln29_2" [fir.cpp:29]   --->   Operation 71 'sext' 'sext_ln29_5' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.01ns)   --->   "%add_ln29_2 = add i33 %and_ln, i33 %sext_ln29_5" [fir.cpp:29]   --->   Operation 72 'add' 'add_ln29_2' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_2, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 73 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_2, i32 14, i32 32" [fir.cpp:29]   --->   Operation 74 'partselect' 'tmp_7' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%and_ln29_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_7, i14 0" [fir.cpp:29]   --->   Operation 75 'bitconcatenate' 'and_ln29_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln29_6 = sext i17 %reg_11" [fir.cpp:29]   --->   Operation 76 'sext' 'sext_ln29_6' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.54ns)   --->   "%mul_ln29_3 = mul i29 %sext_ln29_6, i29 1638" [fir.cpp:29]   --->   Operation 77 'mul' 'mul_ln29_3' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i29 %mul_ln29_3, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 78 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln29_7 = sext i29 %mul_ln29_3" [fir.cpp:29]   --->   Operation 79 'sext' 'sext_ln29_7' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.01ns)   --->   "%add_ln29_3 = add i33 %and_ln29_1, i33 %sext_ln29_7" [fir.cpp:29]   --->   Operation 80 'add' 'add_ln29_3' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_3, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 81 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_3, i32 14, i32 32" [fir.cpp:29]   --->   Operation 82 'partselect' 'tmp_8' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i17 %reg_4_load" [fir.cpp:29]   --->   Operation 83 'sext' 'sext_ln29_8' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.54ns)   --->   "%mul_ln29_4 = mul i32 %sext_ln29_8, i32 9830" [fir.cpp:29]   --->   Operation 84 'mul' 'mul_ln29_4' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29_4, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 85 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln29_10 = sext i17 %reg_12" [fir.cpp:29]   --->   Operation 86 'sext' 'sext_ln29_10' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.54ns)   --->   "%mul_ln29_5 = mul i32 %sext_ln29_10, i32 4294957465" [fir.cpp:29]   --->   Operation 87 'mul' 'mul_ln29_5' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29_5, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 88 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_4_load, i17 %reg_5" [fir.cpp:9]   --->   Operation 89 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_11, i17 %reg_4" [fir.cpp:9]   --->   Operation 90 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.56>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%reg_13 = load i17 %reg_7" [fir.cpp:29]   --->   Operation 91 'load' 'reg_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%reg_6_load = load i17 %reg_6" [fir.cpp:9]   --->   Operation 92 'load' 'reg_6_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%reg_8_load = load i17 %reg_8" [fir.cpp:29]   --->   Operation 93 'load' 'reg_8_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln29_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_8, i14 0" [fir.cpp:29]   --->   Operation 94 'bitconcatenate' 'and_ln29_2' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln29_9 = sext i32 %mul_ln29_4" [fir.cpp:29]   --->   Operation 95 'sext' 'sext_ln29_9' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln29_4 = add i33 %and_ln29_2, i33 %sext_ln29_9" [fir.cpp:29]   --->   Operation 96 'add' 'add_ln29_4' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_4, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 97 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_4, i32 14, i32 32" [fir.cpp:29]   --->   Operation 98 'partselect' 'tmp_9' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%and_ln29_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_9, i14 0" [fir.cpp:29]   --->   Operation 99 'bitconcatenate' 'and_ln29_3' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln29_11 = sext i32 %mul_ln29_5" [fir.cpp:29]   --->   Operation 100 'sext' 'sext_ln29_11' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.01ns)   --->   "%add_ln29_5 = add i33 %and_ln29_3, i33 %sext_ln29_11" [fir.cpp:29]   --->   Operation 101 'add' 'add_ln29_5' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_5, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 102 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_5, i32 14, i32 32" [fir.cpp:29]   --->   Operation 103 'partselect' 'tmp_s' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%and_ln29_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_s, i14 0" [fir.cpp:29]   --->   Operation 104 'bitconcatenate' 'and_ln29_4' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln29_12 = sext i17 %reg_6_load" [fir.cpp:29]   --->   Operation 105 'sext' 'sext_ln29_12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.54ns)   --->   "%mul_ln29_6 = mul i31 %sext_ln29_12, i31 6553" [fir.cpp:29]   --->   Operation 106 'mul' 'mul_ln29_6' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln29_6, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 107 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln29_13 = sext i31 %mul_ln29_6" [fir.cpp:29]   --->   Operation 108 'sext' 'sext_ln29_13' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.01ns)   --->   "%add_ln29_6 = add i33 %and_ln29_4, i33 %sext_ln29_13" [fir.cpp:29]   --->   Operation 109 'add' 'add_ln29_6' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_6, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 110 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_6, i32 14, i32 32" [fir.cpp:29]   --->   Operation 111 'partselect' 'tmp_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln29_14 = sext i17 %reg_13" [fir.cpp:29]   --->   Operation 112 'sext' 'sext_ln29_14' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.54ns)   --->   "%mul_ln29_7 = mul i30 %sext_ln29_14, i30 3276" [fir.cpp:29]   --->   Operation 113 'mul' 'mul_ln29_7' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln29_7, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 114 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln29_16 = sext i17 %reg_8_load" [fir.cpp:29]   --->   Operation 115 'sext' 'sext_ln29_16' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (2.54ns)   --->   "%mul_ln29_8 = mul i30 %sext_ln29_16, i30 1073738547" [fir.cpp:29]   --->   Operation 116 'mul' 'mul_ln29_8' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln29_8, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 117 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_6_load, i17 %reg_7" [fir.cpp:9]   --->   Operation 118 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_13, i17 %reg_8" [fir.cpp:9]   --->   Operation 119 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_12, i17 %reg_6" [fir.cpp:9]   --->   Operation 120 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 155 [1/1] (0.42ns)   --->   "%ret_ln37 = ret i32 %p_read_3" [fir.cpp:37]   --->   Operation 155 'ret' 'ret_ln37' <Predicate = (!icmp_ln12)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.27>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [fir.cpp:9]   --->   Operation 121 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000, i64 500" [fir.cpp:13]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fir.cpp:12]   --->   Operation 123 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [fir.cpp:25]   --->   Operation 124 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin8" [fir.cpp:29]   --->   Operation 125 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [fir.cpp:25]   --->   Operation 126 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin" [fir.cpp:29]   --->   Operation 127 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [fir.cpp:25]   --->   Operation 128 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin9" [fir.cpp:29]   --->   Operation 129 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [fir.cpp:25]   --->   Operation 130 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin5" [fir.cpp:29]   --->   Operation 131 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [fir.cpp:25]   --->   Operation 132 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin2" [fir.cpp:29]   --->   Operation 133 'specregionend' 'rend38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [fir.cpp:25]   --->   Operation 134 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin3" [fir.cpp:29]   --->   Operation 135 'specregionend' 'rend34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [fir.cpp:25]   --->   Operation 136 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%and_ln29_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_1, i14 0" [fir.cpp:29]   --->   Operation 137 'bitconcatenate' 'and_ln29_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin4" [fir.cpp:29]   --->   Operation 138 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [fir.cpp:25]   --->   Operation 139 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln29_15 = sext i30 %mul_ln29_7" [fir.cpp:29]   --->   Operation 140 'sext' 'sext_ln29_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.01ns)   --->   "%add_ln29_7 = add i33 %and_ln29_5, i33 %sext_ln29_15" [fir.cpp:29]   --->   Operation 141 'add' 'add_ln29_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_7, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 142 'specfucore' 'specfucore_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_7, i32 14, i32 32" [fir.cpp:29]   --->   Operation 143 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%and_ln29_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_2, i14 0" [fir.cpp:29]   --->   Operation 144 'bitconcatenate' 'and_ln29_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin6" [fir.cpp:29]   --->   Operation 145 'specregionend' 'rend26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [fir.cpp:25]   --->   Operation 146 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln29_17 = sext i30 %mul_ln29_8" [fir.cpp:29]   --->   Operation 147 'sext' 'sext_ln29_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.01ns)   --->   "%add_ln29_8 = add i33 %and_ln29_6, i33 %sext_ln29_17" [fir.cpp:29]   --->   Operation 148 'add' 'add_ln29_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_8, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 149 'specfucore' 'specfucore_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1" [fir.cpp:29]   --->   Operation 150 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_8, i32 14, i32 32" [fir.cpp:29]   --->   Operation 151 'partselect' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i19 %out_r, i64 0, i64 %zext_ln12" [fir.cpp:33]   --->   Operation 152 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln33 = store i19 %trunc_ln29_1, i10 %out_addr" [fir.cpp:33]   --->   Operation 153 'store' 'store_ln33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1000> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln12 = br void %shift_loop" [fir.cpp:12]   --->   Operation 154 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                      (alloca           ) [ 010000]
reg                    (alloca           ) [ 011000]
reg_2                  (alloca           ) [ 011000]
reg_4                  (alloca           ) [ 011100]
reg_6                  (alloca           ) [ 011110]
reg_8                  (alloca           ) [ 011110]
reg_1                  (alloca           ) [ 011000]
reg_3                  (alloca           ) [ 011000]
reg_5                  (alloca           ) [ 011100]
reg_7                  (alloca           ) [ 011110]
p_read_3               (read             ) [ 011110]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln12             (store            ) [ 000000]
br_ln12                (br               ) [ 000000]
n_1                    (load             ) [ 000000]
zext_ln12_1            (zext             ) [ 000000]
icmp_ln12              (icmp             ) [ 011110]
br_ln12                (br               ) [ 000000]
add_ln12               (add              ) [ 000000]
zext_ln12              (zext             ) [ 011111]
in_addr                (getelementptr    ) [ 011000]
store_ln12             (store            ) [ 000000]
reg_10                 (load             ) [ 000000]
reg_11                 (load             ) [ 010100]
reg_load               (load             ) [ 000000]
reg_2_load             (load             ) [ 000000]
reg_14                 (load             ) [ 000000]
sext_ln29              (sext             ) [ 000000]
mul_ln29               (mul              ) [ 000000]
specfucore_ln26        (specfucore       ) [ 000000]
shl_ln                 (bitconcatenate   ) [ 000000]
sext_ln29_1            (sext             ) [ 000000]
add_ln29               (add              ) [ 000000]
specfucore_ln27        (specfucore       ) [ 000000]
trunc_ln               (partselect       ) [ 010100]
sext_ln29_2            (sext             ) [ 000000]
mul_ln29_1             (mul              ) [ 010100]
specfucore_ln26        (specfucore       ) [ 000000]
sext_ln29_4            (sext             ) [ 000000]
mul_ln29_2             (mul              ) [ 010100]
specfucore_ln26        (specfucore       ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
reg_12                 (load             ) [ 010010]
reg_4_load             (load             ) [ 000000]
tmp                    (bitconcatenate   ) [ 000000]
sext_ln29_18           (sext             ) [ 000000]
sext_ln29_3            (sext             ) [ 000000]
add_ln29_1             (add              ) [ 000000]
specfucore_ln27        (specfucore       ) [ 000000]
tmp_6                  (partselect       ) [ 000000]
and_ln                 (bitconcatenate   ) [ 000000]
sext_ln29_5            (sext             ) [ 000000]
add_ln29_2             (add              ) [ 000000]
specfucore_ln27        (specfucore       ) [ 000000]
tmp_7                  (partselect       ) [ 000000]
and_ln29_1             (bitconcatenate   ) [ 000000]
sext_ln29_6            (sext             ) [ 000000]
mul_ln29_3             (mul              ) [ 000000]
specfucore_ln26        (specfucore       ) [ 000000]
sext_ln29_7            (sext             ) [ 000000]
add_ln29_3             (add              ) [ 000000]
specfucore_ln27        (specfucore       ) [ 000000]
tmp_8                  (partselect       ) [ 010010]
sext_ln29_8            (sext             ) [ 000000]
mul_ln29_4             (mul              ) [ 010010]
specfucore_ln26        (specfucore       ) [ 000000]
sext_ln29_10           (sext             ) [ 000000]
mul_ln29_5             (mul              ) [ 010010]
specfucore_ln26        (specfucore       ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
reg_13                 (load             ) [ 000000]
reg_6_load             (load             ) [ 000000]
reg_8_load             (load             ) [ 000000]
and_ln29_2             (bitconcatenate   ) [ 000000]
sext_ln29_9            (sext             ) [ 000000]
add_ln29_4             (add              ) [ 000000]
specfucore_ln27        (specfucore       ) [ 000000]
tmp_9                  (partselect       ) [ 000000]
and_ln29_3             (bitconcatenate   ) [ 000000]
sext_ln29_11           (sext             ) [ 000000]
add_ln29_5             (add              ) [ 000000]
specfucore_ln27        (specfucore       ) [ 000000]
tmp_s                  (partselect       ) [ 000000]
and_ln29_4             (bitconcatenate   ) [ 000000]
sext_ln29_12           (sext             ) [ 000000]
mul_ln29_6             (mul              ) [ 000000]
specfucore_ln26        (specfucore       ) [ 000000]
sext_ln29_13           (sext             ) [ 000000]
add_ln29_6             (add              ) [ 000000]
specfucore_ln27        (specfucore       ) [ 000000]
tmp_1                  (partselect       ) [ 010001]
sext_ln29_14           (sext             ) [ 000000]
mul_ln29_7             (mul              ) [ 010001]
specfucore_ln26        (specfucore       ) [ 000000]
sext_ln29_16           (sext             ) [ 000000]
mul_ln29_8             (mul              ) [ 010001]
specfucore_ln26        (specfucore       ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
store_ln9              (store            ) [ 000000]
specpipeline_ln9       (specpipeline     ) [ 000000]
speclooptripcount_ln13 (speclooptripcount) [ 000000]
specloopname_ln12      (specloopname     ) [ 000000]
rbegin8                (specregionbegin  ) [ 000000]
rend18                 (specregionend    ) [ 000000]
rbegin                 (specregionbegin  ) [ 000000]
rend14                 (specregionend    ) [ 000000]
rbegin9                (specregionbegin  ) [ 000000]
rend10                 (specregionend    ) [ 000000]
rbegin5                (specregionbegin  ) [ 000000]
rend6                  (specregionend    ) [ 000000]
rbegin2                (specregionbegin  ) [ 000000]
rend38                 (specregionend    ) [ 000000]
rbegin3                (specregionbegin  ) [ 000000]
rend34                 (specregionend    ) [ 000000]
rbegin4                (specregionbegin  ) [ 000000]
and_ln29_5             (bitconcatenate   ) [ 000000]
rend30                 (specregionend    ) [ 000000]
rbegin6                (specregionbegin  ) [ 000000]
sext_ln29_15           (sext             ) [ 000000]
add_ln29_7             (add              ) [ 000000]
specfucore_ln27        (specfucore       ) [ 000000]
tmp_2                  (partselect       ) [ 000000]
and_ln29_6             (bitconcatenate   ) [ 000000]
rend26                 (specregionend    ) [ 000000]
rbegin1                (specregionbegin  ) [ 000000]
sext_ln29_17           (sext             ) [ 000000]
add_ln29_8             (add              ) [ 000000]
specfucore_ln27        (specfucore       ) [ 000000]
rend2                  (specregionend    ) [ 000000]
trunc_ln29_1           (partselect       ) [ 000000]
out_addr               (getelementptr    ) [ 000000]
store_ln33             (store            ) [ 000000]
br_ln12                (br               ) [ 000000]
ret_ln37               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i17.i14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i19.i14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="n_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="reg_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="reg_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="reg_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="reg_6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="reg_8_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="reg_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="reg_3_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="reg_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="reg_7_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_7/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_3_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="in_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="31" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_14/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="out_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="19" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="31" slack="4"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln33_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="19" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln9_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="17" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln9_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="17" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln9_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="17" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln9_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="17" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln9_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="17" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln9_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="17" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln9_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="17" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln9_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="17" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln9_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="17" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln12_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="31" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="n_1_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="0"/>
<pin id="224" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln12_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln12_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="31" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln12_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln12_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="31" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln12_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="0" index="1" bw="31" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="reg_10_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="17" slack="1"/>
<pin id="253" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_10/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="reg_11_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="1"/>
<pin id="256" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_11/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="reg_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="17" slack="1"/>
<pin id="259" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="reg_2_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="17" slack="1"/>
<pin id="262" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_2_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln29_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="17" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="mul_ln29_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="17" slack="0"/>
<pin id="269" dir="0" index="1" bw="15" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="shl_ln_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="0" index="1" bw="17" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln29_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln29_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="31" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="18" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="6" slack="0"/>
<pin id="296" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln29_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="17" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_2/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mul_ln29_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="17" slack="0"/>
<pin id="307" dir="0" index="1" bw="15" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln29_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="17" slack="0"/>
<pin id="313" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_4/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="mul_ln29_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="17" slack="0"/>
<pin id="317" dir="0" index="1" bw="14" slack="0"/>
<pin id="318" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_2/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln9_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="17" slack="0"/>
<pin id="323" dir="0" index="1" bw="17" slack="1"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln9_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="17" slack="0"/>
<pin id="328" dir="0" index="1" bw="17" slack="1"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln9_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="17" slack="0"/>
<pin id="333" dir="0" index="1" bw="17" slack="1"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln9_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="17" slack="0"/>
<pin id="338" dir="0" index="1" bw="17" slack="1"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="reg_12_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="17" slack="2"/>
<pin id="343" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_12/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="reg_4_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="17" slack="2"/>
<pin id="346" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_4_load/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="18" slack="1"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln29_18_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_18/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln29_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_3/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln29_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="19" slack="0"/>
<pin id="369" dir="0" index="1" bw="33" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="and_ln_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="33" slack="0"/>
<pin id="379" dir="0" index="1" bw="19" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln29_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="31" slack="1"/>
<pin id="387" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_5/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln29_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="33" slack="0"/>
<pin id="390" dir="0" index="1" bw="31" slack="0"/>
<pin id="391" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="19" slack="0"/>
<pin id="396" dir="0" index="1" bw="33" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="and_ln29_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="33" slack="0"/>
<pin id="406" dir="0" index="1" bw="19" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln29_1/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln29_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="17" slack="1"/>
<pin id="414" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_6/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="mul_ln29_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="17" slack="0"/>
<pin id="417" dir="0" index="1" bw="12" slack="0"/>
<pin id="418" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_3/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln29_7_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="29" slack="0"/>
<pin id="423" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_7/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln29_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="33" slack="0"/>
<pin id="427" dir="0" index="1" bw="29" slack="0"/>
<pin id="428" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_8_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="19" slack="0"/>
<pin id="433" dir="0" index="1" bw="33" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="0" index="3" bw="7" slack="0"/>
<pin id="436" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln29_8_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="17" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_8/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="mul_ln29_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="17" slack="0"/>
<pin id="447" dir="0" index="1" bw="15" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_4/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln29_10_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="17" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_10/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="mul_ln29_5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="17" slack="0"/>
<pin id="457" dir="0" index="1" bw="15" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_5/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln9_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="17" slack="0"/>
<pin id="463" dir="0" index="1" bw="17" slack="2"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln9_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="17" slack="1"/>
<pin id="468" dir="0" index="1" bw="17" slack="2"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="reg_13_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="3"/>
<pin id="472" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_13/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="reg_6_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="17" slack="3"/>
<pin id="475" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_6_load/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="reg_8_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="17" slack="3"/>
<pin id="478" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_8_load/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln29_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="33" slack="0"/>
<pin id="481" dir="0" index="1" bw="19" slack="1"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln29_2/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln29_9_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_9/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln29_4_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="33" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_9_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="19" slack="0"/>
<pin id="497" dir="0" index="1" bw="33" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="0" index="3" bw="7" slack="0"/>
<pin id="500" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="and_ln29_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="33" slack="0"/>
<pin id="507" dir="0" index="1" bw="19" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln29_3/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln29_11_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_11/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln29_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="33" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_5/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_s_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="19" slack="0"/>
<pin id="524" dir="0" index="1" bw="33" slack="0"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="0" index="3" bw="7" slack="0"/>
<pin id="527" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln29_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="33" slack="0"/>
<pin id="534" dir="0" index="1" bw="19" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln29_4/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sext_ln29_12_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="17" slack="0"/>
<pin id="542" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_12/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="mul_ln29_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="17" slack="0"/>
<pin id="546" dir="0" index="1" bw="14" slack="0"/>
<pin id="547" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_6/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln29_13_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="31" slack="0"/>
<pin id="552" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_13/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln29_6_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="33" slack="0"/>
<pin id="556" dir="0" index="1" bw="31" slack="0"/>
<pin id="557" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_6/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="19" slack="0"/>
<pin id="562" dir="0" index="1" bw="33" slack="0"/>
<pin id="563" dir="0" index="2" bw="5" slack="0"/>
<pin id="564" dir="0" index="3" bw="7" slack="0"/>
<pin id="565" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sext_ln29_14_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="17" slack="0"/>
<pin id="572" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_14/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mul_ln29_7_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="17" slack="0"/>
<pin id="576" dir="0" index="1" bw="13" slack="0"/>
<pin id="577" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_7/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln29_16_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="17" slack="0"/>
<pin id="582" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_16/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="mul_ln29_8_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="17" slack="0"/>
<pin id="586" dir="0" index="1" bw="13" slack="0"/>
<pin id="587" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_8/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln9_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="17" slack="0"/>
<pin id="592" dir="0" index="1" bw="17" slack="3"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln9_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="17" slack="0"/>
<pin id="597" dir="0" index="1" bw="17" slack="3"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln9_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="17" slack="1"/>
<pin id="602" dir="0" index="1" bw="17" slack="3"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="and_ln29_5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="33" slack="0"/>
<pin id="606" dir="0" index="1" bw="19" slack="1"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln29_5/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln29_15_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="30" slack="1"/>
<pin id="613" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_15/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln29_7_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="33" slack="0"/>
<pin id="616" dir="0" index="1" bw="30" slack="0"/>
<pin id="617" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_7/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="19" slack="0"/>
<pin id="622" dir="0" index="1" bw="33" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="0" index="3" bw="7" slack="0"/>
<pin id="625" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="and_ln29_6_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="33" slack="0"/>
<pin id="632" dir="0" index="1" bw="19" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln29_6/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln29_17_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="30" slack="1"/>
<pin id="640" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_17/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln29_8_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="33" slack="0"/>
<pin id="643" dir="0" index="1" bw="30" slack="0"/>
<pin id="644" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_8/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln29_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="19" slack="0"/>
<pin id="649" dir="0" index="1" bw="33" slack="0"/>
<pin id="650" dir="0" index="2" bw="5" slack="0"/>
<pin id="651" dir="0" index="3" bw="7" slack="0"/>
<pin id="652" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_1/5 "/>
</bind>
</comp>

<comp id="658" class="1005" name="n_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="31" slack="0"/>
<pin id="660" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="665" class="1005" name="reg_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="17" slack="0"/>
<pin id="667" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg "/>
</bind>
</comp>

<comp id="672" class="1005" name="reg_2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="17" slack="0"/>
<pin id="674" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="reg_4_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="17" slack="0"/>
<pin id="681" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_4 "/>
</bind>
</comp>

<comp id="686" class="1005" name="reg_6_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="17" slack="0"/>
<pin id="688" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_6 "/>
</bind>
</comp>

<comp id="693" class="1005" name="reg_8_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="17" slack="0"/>
<pin id="695" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_8 "/>
</bind>
</comp>

<comp id="700" class="1005" name="reg_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="17" slack="0"/>
<pin id="702" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="reg_3_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="17" slack="0"/>
<pin id="709" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_3 "/>
</bind>
</comp>

<comp id="714" class="1005" name="reg_5_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="17" slack="0"/>
<pin id="716" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_5 "/>
</bind>
</comp>

<comp id="721" class="1005" name="reg_7_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="17" slack="0"/>
<pin id="723" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="reg_7 "/>
</bind>
</comp>

<comp id="728" class="1005" name="p_read_3_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="3"/>
<pin id="730" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="732" class="1005" name="icmp_ln12_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="736" class="1005" name="zext_ln12_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="4"/>
<pin id="738" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="741" class="1005" name="in_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="1"/>
<pin id="743" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="reg_11_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="17" slack="1"/>
<pin id="748" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="reg_11 "/>
</bind>
</comp>

<comp id="752" class="1005" name="trunc_ln_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="18" slack="1"/>
<pin id="754" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="757" class="1005" name="mul_ln29_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="mul_ln29_2_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="31" slack="1"/>
<pin id="764" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29_2 "/>
</bind>
</comp>

<comp id="767" class="1005" name="reg_12_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="17" slack="1"/>
<pin id="769" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="reg_12 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_8_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="19" slack="1"/>
<pin id="774" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="777" class="1005" name="mul_ln29_4_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29_4 "/>
</bind>
</comp>

<comp id="782" class="1005" name="mul_ln29_5_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29_5 "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="19" slack="1"/>
<pin id="789" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="mul_ln29_7_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="30" slack="1"/>
<pin id="794" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29_7 "/>
</bind>
</comp>

<comp id="797" class="1005" name="mul_ln29_8_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="30" slack="1"/>
<pin id="799" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="140" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="222" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="222" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="250"><net_src comp="235" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="153" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="267" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="251" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="260" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="260" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="257" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="251" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="153" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="28" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="347" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="354" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="367" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="392"><net_src comp="377" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="44" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="46" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="394" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="404" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="344" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="341" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="344" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="484"><net_src comp="48" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="493"><net_src comp="479" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="501"><net_src comp="44" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="34" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="46" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="510"><net_src comp="48" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="495" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="28" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="520"><net_src comp="505" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="44" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="34" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="46" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="537"><net_src comp="48" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="522" pin="4"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="28" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="473" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="54" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="532" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="44" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="34" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="573"><net_src comp="470" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="56" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="476" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="58" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="473" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="470" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="28" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="618"><net_src comp="604" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="34" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="46" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="635"><net_src comp="48" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="620" pin="4"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="28" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="645"><net_src comp="630" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="44" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="34" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="46" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="657"><net_src comp="647" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="661"><net_src comp="100" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="668"><net_src comp="104" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="675"><net_src comp="108" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="682"><net_src comp="112" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="689"><net_src comp="116" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="696"><net_src comp="120" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="703"><net_src comp="124" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="710"><net_src comp="128" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="717"><net_src comp="132" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="724"><net_src comp="136" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="731"><net_src comp="140" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="229" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="241" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="744"><net_src comp="146" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="749"><net_src comp="254" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="755"><net_src comp="291" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="760"><net_src comp="305" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="765"><net_src comp="315" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="770"><net_src comp="341" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="775"><net_src comp="431" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="780"><net_src comp="445" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="785"><net_src comp="455" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="790"><net_src comp="560" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="795"><net_src comp="574" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="800"><net_src comp="584" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="638" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 }
 - Input state : 
	Port: fir : in_r | {1 2 }
	Port: fir : p_read | {1 }
  - Chain level:
	State 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln12 : 1
		n_1 : 1
		zext_ln12_1 : 2
		icmp_ln12 : 3
		br_ln12 : 4
		add_ln12 : 2
		zext_ln12 : 2
		in_addr : 3
		reg_14 : 4
		store_ln12 : 3
	State 2
		sext_ln29 : 1
		mul_ln29 : 2
		specfucore_ln26 : 3
		shl_ln : 1
		sext_ln29_1 : 2
		add_ln29 : 3
		specfucore_ln27 : 4
		trunc_ln : 4
		sext_ln29_2 : 1
		mul_ln29_1 : 2
		specfucore_ln26 : 3
		sext_ln29_4 : 1
		mul_ln29_2 : 2
		specfucore_ln26 : 3
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
	State 3
		sext_ln29_18 : 1
		add_ln29_1 : 2
		specfucore_ln27 : 3
		tmp_6 : 3
		and_ln : 4
		add_ln29_2 : 5
		specfucore_ln27 : 6
		tmp_7 : 6
		and_ln29_1 : 7
		mul_ln29_3 : 1
		specfucore_ln26 : 2
		sext_ln29_7 : 2
		add_ln29_3 : 8
		specfucore_ln27 : 9
		tmp_8 : 9
		sext_ln29_8 : 1
		mul_ln29_4 : 2
		specfucore_ln26 : 3
		sext_ln29_10 : 1
		mul_ln29_5 : 2
		specfucore_ln26 : 3
		store_ln9 : 1
	State 4
		add_ln29_4 : 1
		specfucore_ln27 : 2
		tmp_9 : 2
		and_ln29_3 : 3
		add_ln29_5 : 4
		specfucore_ln27 : 5
		tmp_s : 5
		and_ln29_4 : 6
		sext_ln29_12 : 1
		mul_ln29_6 : 2
		specfucore_ln26 : 3
		sext_ln29_13 : 3
		add_ln29_6 : 7
		specfucore_ln27 : 8
		tmp_1 : 8
		sext_ln29_14 : 1
		mul_ln29_7 : 2
		specfucore_ln26 : 3
		sext_ln29_16 : 1
		mul_ln29_8 : 2
		specfucore_ln26 : 3
		store_ln9 : 1
		store_ln9 : 1
	State 5
		rend18 : 1
		rend14 : 1
		rend10 : 1
		rend6 : 1
		rend38 : 1
		rend34 : 1
		rend30 : 1
		add_ln29_7 : 1
		specfucore_ln27 : 2
		tmp_2 : 2
		and_ln29_6 : 3
		rend26 : 1
		add_ln29_8 : 4
		specfucore_ln27 : 5
		rend2 : 1
		trunc_ln29_1 : 5
		store_ln33 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    mul_ln29_fu_267   |    0    |    0    |   321   |
|          |   mul_ln29_1_fu_305  |    0    |    0    |   321   |
|          |   mul_ln29_2_fu_315  |    0    |    0    |   321   |
|          |   mul_ln29_3_fu_415  |    0    |    0    |   321   |
|    mul   |   mul_ln29_4_fu_445  |    0    |    0    |   321   |
|          |   mul_ln29_5_fu_455  |    0    |    0    |   321   |
|          |   mul_ln29_6_fu_544  |    0    |    0    |   321   |
|          |   mul_ln29_7_fu_574  |    0    |    0    |   321   |
|          |   mul_ln29_8_fu_584  |    0    |    0    |   321   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln12_fu_235   |    0    |    0    |    38   |
|          |    add_ln29_fu_285   |    0    |    0    |    39   |
|          |   add_ln29_1_fu_361  |    0    |    0    |    39   |
|          |   add_ln29_2_fu_388  |    0    |    0    |    40   |
|    add   |   add_ln29_3_fu_425  |    0    |    0    |    40   |
|          |   add_ln29_4_fu_489  |    0    |    0    |    40   |
|          |   add_ln29_5_fu_516  |    0    |    0    |    40   |
|          |   add_ln29_6_fu_554  |    0    |    0    |    40   |
|          |   add_ln29_7_fu_614  |    0    |    0    |    40   |
|          |   add_ln29_8_fu_641  |    0    |    0    |    40   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln12_fu_229   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|   read   | p_read_3_read_fu_140 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |  zext_ln12_1_fu_225  |    0    |    0    |    0    |
|          |   zext_ln12_fu_241   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln29_fu_263   |    0    |    0    |    0    |
|          |  sext_ln29_1_fu_281  |    0    |    0    |    0    |
|          |  sext_ln29_2_fu_301  |    0    |    0    |    0    |
|          |  sext_ln29_4_fu_311  |    0    |    0    |    0    |
|          |  sext_ln29_18_fu_354 |    0    |    0    |    0    |
|          |  sext_ln29_3_fu_358  |    0    |    0    |    0    |
|          |  sext_ln29_5_fu_385  |    0    |    0    |    0    |
|          |  sext_ln29_6_fu_412  |    0    |    0    |    0    |
|          |  sext_ln29_7_fu_421  |    0    |    0    |    0    |
|   sext   |  sext_ln29_8_fu_441  |    0    |    0    |    0    |
|          |  sext_ln29_10_fu_451 |    0    |    0    |    0    |
|          |  sext_ln29_9_fu_486  |    0    |    0    |    0    |
|          |  sext_ln29_11_fu_513 |    0    |    0    |    0    |
|          |  sext_ln29_12_fu_540 |    0    |    0    |    0    |
|          |  sext_ln29_13_fu_550 |    0    |    0    |    0    |
|          |  sext_ln29_14_fu_570 |    0    |    0    |    0    |
|          |  sext_ln29_16_fu_580 |    0    |    0    |    0    |
|          |  sext_ln29_15_fu_611 |    0    |    0    |    0    |
|          |  sext_ln29_17_fu_638 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_273    |    0    |    0    |    0    |
|          |      tmp_fu_347      |    0    |    0    |    0    |
|          |     and_ln_fu_377    |    0    |    0    |    0    |
|          |   and_ln29_1_fu_404  |    0    |    0    |    0    |
|bitconcatenate|   and_ln29_2_fu_479  |    0    |    0    |    0    |
|          |   and_ln29_3_fu_505  |    0    |    0    |    0    |
|          |   and_ln29_4_fu_532  |    0    |    0    |    0    |
|          |   and_ln29_5_fu_604  |    0    |    0    |    0    |
|          |   and_ln29_6_fu_630  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_291   |    0    |    0    |    0    |
|          |     tmp_6_fu_367     |    0    |    0    |    0    |
|          |     tmp_7_fu_394     |    0    |    0    |    0    |
|          |     tmp_8_fu_431     |    0    |    0    |    0    |
|partselect|     tmp_9_fu_495     |    0    |    0    |    0    |
|          |     tmp_s_fu_522     |    0    |    0    |    0    |
|          |     tmp_1_fu_560     |    0    |    0    |    0    |
|          |     tmp_2_fu_620     |    0    |    0    |    0    |
|          |  trunc_ln29_1_fu_647 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   3324  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| icmp_ln12_reg_732|    1   |
|  in_addr_reg_741 |   10   |
|mul_ln29_1_reg_757|   32   |
|mul_ln29_2_reg_762|   31   |
|mul_ln29_4_reg_777|   32   |
|mul_ln29_5_reg_782|   32   |
|mul_ln29_7_reg_792|   30   |
|mul_ln29_8_reg_797|   30   |
|     n_reg_658    |   31   |
| p_read_3_reg_728 |   32   |
|  reg_11_reg_746  |   17   |
|  reg_12_reg_767  |   17   |
|   reg_1_reg_700  |   17   |
|   reg_2_reg_672  |   17   |
|   reg_3_reg_707  |   17   |
|   reg_4_reg_679  |   17   |
|   reg_5_reg_714  |   17   |
|   reg_6_reg_686  |   17   |
|   reg_7_reg_721  |   17   |
|   reg_8_reg_693  |   17   |
|    reg_reg_665   |   17   |
|   tmp_1_reg_787  |   19   |
|   tmp_8_reg_772  |   19   |
| trunc_ln_reg_752 |   18   |
| zext_ln12_reg_736|   64   |
+------------------+--------+
|       Total      |   568  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   20   ||  0.427  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  3324  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   568  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   568  |  3333  |
+-----------+--------+--------+--------+--------+
