digraph "CFG for 'c_tolower' function" {
	label="CFG for 'c_tolower' function";

	Node0x1a96420 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%1:\l  %2 = alloca i32, align 4\l  %3 = alloca i32, align 4\l  store i32 %0, i32* %3, align 4, !tbaa !649\l  call void @llvm.dbg.declare(metadata i32* %3, metadata !648, metadata\l... !DIExpression()), !dbg !653\l  %4 = load i32, i32* %3, align 4, !dbg !654, !tbaa !649\l  switch i32 %4, label %9 [\l    i32 65, label %5\l    i32 66, label %5\l    i32 67, label %5\l    i32 68, label %5\l    i32 69, label %5\l    i32 70, label %5\l    i32 71, label %5\l    i32 72, label %5\l    i32 73, label %5\l    i32 74, label %5\l    i32 75, label %5\l    i32 76, label %5\l    i32 77, label %5\l    i32 78, label %5\l    i32 79, label %5\l    i32 80, label %5\l    i32 81, label %5\l    i32 82, label %5\l    i32 83, label %5\l    i32 84, label %5\l    i32 85, label %5\l    i32 86, label %5\l    i32 87, label %5\l    i32 88, label %5\l    i32 89, label %5\l    i32 90, label %5\l  ], !dbg !655\l|{<s0>def|<s1>65|<s2>66|<s3>67|<s4>68|<s5>69|<s6>70|<s7>71|<s8>72|<s9>73|<s10>74|<s11>75|<s12>76|<s13>77|<s14>78|<s15>79|<s16>80|<s17>81|<s18>82|<s19>83|<s20>84|<s21>85|<s22>86|<s23>87|<s24>88|<s25>89|<s26>90}}"];
	Node0x1a96420:s0 -> Node0x1a964c0;
	Node0x1a96420:s1 -> Node0x1a96470;
	Node0x1a96420:s2 -> Node0x1a96470;
	Node0x1a96420:s3 -> Node0x1a96470;
	Node0x1a96420:s4 -> Node0x1a96470;
	Node0x1a96420:s5 -> Node0x1a96470;
	Node0x1a96420:s6 -> Node0x1a96470;
	Node0x1a96420:s7 -> Node0x1a96470;
	Node0x1a96420:s8 -> Node0x1a96470;
	Node0x1a96420:s9 -> Node0x1a96470;
	Node0x1a96420:s10 -> Node0x1a96470;
	Node0x1a96420:s11 -> Node0x1a96470;
	Node0x1a96420:s12 -> Node0x1a96470;
	Node0x1a96420:s13 -> Node0x1a96470;
	Node0x1a96420:s14 -> Node0x1a96470;
	Node0x1a96420:s15 -> Node0x1a96470;
	Node0x1a96420:s16 -> Node0x1a96470;
	Node0x1a96420:s17 -> Node0x1a96470;
	Node0x1a96420:s18 -> Node0x1a96470;
	Node0x1a96420:s19 -> Node0x1a96470;
	Node0x1a96420:s20 -> Node0x1a96470;
	Node0x1a96420:s21 -> Node0x1a96470;
	Node0x1a96420:s22 -> Node0x1a96470;
	Node0x1a96420:s23 -> Node0x1a96470;
	Node0x1a96420:s24 -> Node0x1a96470;
	Node0x1a96420:s25 -> Node0x1a96470;
	Node0x1a96420:s26 -> Node0x1a96470;
	Node0x1a96470 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%5:\l5:                                                \l  %6 = load i32, i32* %3, align 4, !dbg !656, !tbaa !649\l  %7 = sub nsw i32 %6, 65, !dbg !658\l  %8 = add nsw i32 %7, 97, !dbg !659\l  store i32 %8, i32* %2, align 4, !dbg !660\l  br label %11, !dbg !660\l}"];
	Node0x1a96470 -> Node0x1a96510;
	Node0x1a964c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bbd1f870",label="{%9:\l9:                                                \l  %10 = load i32, i32* %3, align 4, !dbg !661, !tbaa !649\l  store i32 %10, i32* %2, align 4, !dbg !662\l  br label %11, !dbg !662\l}"];
	Node0x1a964c0 -> Node0x1a96510;
	Node0x1a96510 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%11:\l11:                                               \l  %12 = load i32, i32* %2, align 4, !dbg !663\l  ret i32 %12, !dbg !663\l}"];
}
