

================================================================
== Vitis HLS Report for 'operator_2'
================================================================
* Date:           Tue Feb  8 15:34:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.913 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303   |operator_2_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314   |operator_2_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329  |operator_2_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_506_1_fu_345  |operator_2_Pipeline_VITIS_LOOP_506_1  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354   |operator_2_Pipeline_VITIS_LOOP_21_1   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 24 14 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 13 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 12 13 
12 --> 13 
13 --> 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 13 
24 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 25 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num2_6_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_num16_6_loc = alloca i64 1"   --->   Operation 27 'alloca' 'agg_result_num16_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%agg_result_num_6_loc = alloca i64 1"   --->   Operation 28 'alloca' 'agg_result_num_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%num_res_2_01_loc = alloca i64 1"   --->   Operation 29 'alloca' 'num_res_2_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%num_res_1_02_loc = alloca i64 1"   --->   Operation 30 'alloca' 'num_res_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_num2_4_loc = alloca i64 1"   --->   Operation 31 'alloca' 'agg_result_num2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_num16_4_loc = alloca i64 1"   --->   Operation 32 'alloca' 'agg_result_num16_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc = alloca i64 1"   --->   Operation 33 'alloca' 'agg_result_num_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%agg_result_num2_1_loc = alloca i64 1"   --->   Operation 34 'alloca' 'agg_result_num2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_num16_1_loc = alloca i64 1"   --->   Operation 35 'alloca' 'agg_result_num16_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'agg_result_num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 37 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %n_read, i32 0" [../src/ban.cpp:521]   --->   Operation 38 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 39 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i32 %n_read" [../src/ban.cpp:521]   --->   Operation 40 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln521, i32 23, i32 30" [../src/ban.cpp:521]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln521 = trunc i32 %bitcast_ln521" [../src/ban.cpp:521]   --->   Operation 42 'trunc' 'trunc_ln521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%icmp_ln521 = icmp_ne  i8 %tmp, i8 255" [../src/ban.cpp:521]   --->   Operation 43 'icmp' 'icmp_ln521' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.05ns)   --->   "%icmp_ln521_1 = icmp_eq  i23 %trunc_ln521, i23 0" [../src/ban.cpp:521]   --->   Operation 44 'icmp' 'icmp_ln521_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln521)   --->   "%or_ln521 = or i1 %icmp_ln521_1, i1 %icmp_ln521" [../src/ban.cpp:521]   --->   Operation 45 'or' 'or_ln521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %n_read, i32 0" [../src/ban.cpp:521]   --->   Operation 46 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln521 = and i1 %or_ln521, i1 %tmp_s" [../src/ban.cpp:521]   --->   Operation 47 'and' 'and_ln521' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %p_read" [../src/ban.cpp:522]   --->   Operation 48 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln521 = br i1 %and_ln521, void, void" [../src/ban.cpp:521]   --->   Operation 49 'br' 'br_ln521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %p_read, i32 31" [../src/ban.cpp:524]   --->   Operation 50 'bitselect' 'tmp_60' <Predicate = (!and_ln521)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln524 = br i1 %tmp_60, void, void %codeRepl3" [../src/ban.cpp:524]   --->   Operation 51 'br' 'br_ln524' <Predicate = (!and_ln521)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban.cpp:525]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln525 = bitcast i32 %trunc_ln" [../src/ban.cpp:525]   --->   Operation 53 'bitcast' 'bitcast_ln525' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln525_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban.cpp:525]   --->   Operation 54 'partselect' 'trunc_ln525_1' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln525_1 = bitcast i32 %trunc_ln525_1" [../src/ban.cpp:525]   --->   Operation 55 'bitcast' 'bitcast_ln525_1' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln525_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban.cpp:525]   --->   Operation 56 'partselect' 'trunc_ln525_2' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln525_2 = bitcast i32 %trunc_ln525_2" [../src/ban.cpp:525]   --->   Operation 57 'bitcast' 'bitcast_ln525_2' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln527 = trunc i128 %p_read" [../src/ban.cpp:527]   --->   Operation 58 'trunc' 'trunc_ln527' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.01ns)   --->   "%add_ln527 = add i32 %res_p, i32 4294967293" [../src/ban.cpp:527]   --->   Operation 59 'add' 'add_ln527' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln527, i32 31" [../src/ban.cpp:527]   --->   Operation 60 'bitselect' 'tmp_61' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.62ns)   --->   "%br_ln527 = br i1 %tmp_61, void %_ZN3BanC2EiPKf.57.exit, void" [../src/ban.cpp:527]   --->   Operation 61 'br' 'br_ln527' <Predicate = (!and_ln521 & !tmp_60)> <Delay = 0.62>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i128 %p_read" [../src/ban.cpp:534]   --->   Operation 62 'trunc' 'trunc_ln534' <Predicate = (!and_ln521 & !tmp_60 & tmp_61)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.47ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %bitcast_ln525, i32 %bitcast_ln525_1, i32 %bitcast_ln525_2, i2 %trunc_ln534" [../src/ban.cpp:534]   --->   Operation 63 'mux' 'tmp_62' <Predicate = (!and_ln521 & !tmp_60 & tmp_61)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [4/4] (6.43ns)   --->   "%add = fadd i32 %tmp_62, i32 %n_read" [../src/ban.cpp:534]   --->   Operation 64 'fadd' 'add' <Predicate = (!and_ln521 & !tmp_60 & tmp_61)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.01ns)   --->   "%sub_i1 = sub i32 0, i32 %res_p" [../src/ban.cpp:522]   --->   Operation 65 'sub' 'sub_i1' <Predicate = (!and_ln521 & tmp_60)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 66 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_62, i32 %n_read" [../src/ban.cpp:534]   --->   Operation 66 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 67 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_62, i32 %n_read" [../src/ban.cpp:534]   --->   Operation 67 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 68 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_62, i32 %n_read" [../src/ban.cpp:534]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.58ns)   --->   "%switch_ln534 = switch i2 %trunc_ln534, void %branch11, i2 0, void %branch9, i2 1, void %branch10" [../src/ban.cpp:534]   --->   Operation 69 'switch' 'switch_ln534' <Predicate = true> <Delay = 0.58>
ST_5 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln534 = br void %branch9" [../src/ban.cpp:534]   --->   Operation 70 'br' 'br_ln534' <Predicate = (trunc_ln534 == 1)> <Delay = 0.42>
ST_5 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln534 = br void %branch9" [../src/ban.cpp:534]   --->   Operation 71 'br' 'br_ln534' <Predicate = (trunc_ln534 != 0 & trunc_ln534 != 1)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%agg_result_num_0 = phi i32 %bitcast_ln525, void %branch11, i32 %bitcast_ln525, void %branch10, i32 %add, void" [../src/ban.cpp:525]   --->   Operation 72 'phi' 'agg_result_num_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 73 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.69>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%agg_result_num16_0 = phi i32 %bitcast_ln525_1, void %branch11, i32 %add, void %branch10, i32 %bitcast_ln525_1, void" [../src/ban.cpp:525]   --->   Operation 74 'phi' 'agg_result_num16_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%agg_result_num2_0 = phi i32 %add, void %branch11, i32 %bitcast_ln525_2, void %branch10, i32 %bitcast_ln525_2, void" [../src/ban.cpp:534]   --->   Operation 75 'phi' 'agg_result_num2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0" [../src/ban.cpp:77]   --->   Operation 76 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 77 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 78 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_63, i8 255" [../src/ban.cpp:77]   --->   Operation 79 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (1.05ns)   --->   "%icmp_ln77_6 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 80 'icmp' 'icmp_ln77_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_6, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 81 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 82 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_64" [../src/ban.cpp:77]   --->   Operation 83 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.62ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3BanC2EiPKf.57.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 84 'br' 'br_ln77' <Predicate = true> <Delay = 0.62>
ST_7 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln525 = call void @operator+.2_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i32 %idx_tmp_loc" [../src/ban.cpp:525]   --->   Operation 85 'call' 'call_ln525' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.44>
ST_8 : Operation 86 [1/2] (0.44ns)   --->   "%call_ln525 = call void @operator+.2_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i32 %idx_tmp_loc" [../src/ban.cpp:525]   --->   Operation 86 'call' 'call_ln525' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.41>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 87 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 88 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 89 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 90 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 91 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 91 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [2/2] (0.42ns)   --->   "%call_ln525 = call void @operator+.2_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_1_loc, i32 %agg_result_num2_1_loc" [../src/ban.cpp:525]   --->   Operation 92 'call' 'call_ln525' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.44>
ST_10 : Operation 93 [1/2] (0.44ns)   --->   "%call_ln525 = call void @operator+.2_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_1_loc, i32 %agg_result_num2_1_loc" [../src/ban.cpp:525]   --->   Operation 93 'call' 'call_ln525' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.39>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc_load = load i32 %agg_result_num_1_loc"   --->   Operation 94 'load' 'agg_result_num_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%agg_result_num16_1_loc_load = load i32 %agg_result_num16_1_loc"   --->   Operation 95 'load' 'agg_result_num16_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%agg_result_num2_1_loc_load = load i32 %agg_result_num2_1_loc"   --->   Operation 96 'load' 'agg_result_num2_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 97 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 98 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 98 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i2 %base" [../src/ban.cpp:91]   --->   Operation 99 'zext' 'zext_ln91' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100 = add i3 %trunc_ln527, i3 5" [../src/ban.cpp:100]   --->   Operation 100 'add' 'add_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %base" [../src/ban.cpp:100]   --->   Operation 101 'zext' 'zext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (1.01ns)   --->   "%tmp_66 = add i32 %zext_ln91, i32 %add_ln527" [../src/ban.cpp:100]   --->   Operation 102 'add' 'tmp_66' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln100_2 = add i3 %zext_ln100, i3 %add_ln100" [../src/ban.cpp:100]   --->   Operation 103 'add' 'add_ln100_2' <Predicate = (icmp_ln92)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 104 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 104 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.62ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3BanC2EiPKf.57.exit" [../src/ban.cpp:104]   --->   Operation 105 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.62>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%agg_result_num_3 = phi i32 %agg_result_num_0, void %.preheader.preheader, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:525]   --->   Operation 106 'phi' 'agg_result_num_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%agg_result_num16_3 = phi i32 %agg_result_num16_0, void %.preheader.preheader, i32 %agg_result_num16_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:525]   --->   Operation 107 'phi' 'agg_result_num16_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%agg_result_num2_3 = phi i32 %agg_result_num2_0, void %.preheader.preheader, i32 %agg_result_num2_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:534]   --->   Operation 108 'phi' 'agg_result_num2_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%base_0_lcssa_i47 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 109 'phi' 'base_0_lcssa_i47' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i47" [../src/ban.cpp:104]   --->   Operation 110 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.44ns)   --->   "%icmp_ln104_5 = icmp_ne  i2 %base_0_lcssa_i47, i2 3" [../src/ban.cpp:104]   --->   Operation 111 'icmp' 'icmp_ln104_5' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 112 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_5, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 113 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [2/2] (0.42ns)   --->   "%call_ln525 = call void @operator+.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_3, i32 %agg_result_num2_3, i2 %base_0_lcssa_i47, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_4_loc, i32 %agg_result_num2_4_loc" [../src/ban.cpp:525]   --->   Operation 114 'call' 'call_ln525' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.13>
ST_12 : Operation 115 [1/2] (1.13ns)   --->   "%call_ln525 = call void @operator+.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_3, i32 %agg_result_num2_3, i2 %base_0_lcssa_i47, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_4_loc, i32 %agg_result_num2_4_loc" [../src/ban.cpp:525]   --->   Operation 115 'call' 'call_ln525' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.62>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i3 0, void %.preheader.preheader, i3 %add_ln100_2, void %.lr.ph7.i" [../src/ban.cpp:100]   --->   Operation 116 'phi' 'agg_result_p_0' <Predicate = (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i3 %agg_result_p_0" [../src/ban.cpp:104]   --->   Operation 117 'sext' 'sext_ln104' <Predicate = (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc_load = load i32 %agg_result_num_4_loc"   --->   Operation 118 'load' 'agg_result_num_4_loc_load' <Predicate = (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%agg_result_num16_4_loc_load = load i32 %agg_result_num16_4_loc"   --->   Operation 119 'load' 'agg_result_num16_4_loc_load' <Predicate = (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%agg_result_num2_4_loc_load = load i32 %agg_result_num2_4_loc"   --->   Operation 120 'load' 'agg_result_num2_4_loc_load' <Predicate = (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.62ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.57.exit"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_60 & tmp_61 & and_ln77 & !icmp_ln92)> <Delay = 0.62>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%agg_result_num_8 = phi i32 %bitcast_ln522, void, i32 %agg_result_num_6_loc_load, void %codeRepl3, i32 %agg_result_num_4_loc_load, void %.lr.ph.i, i32 %bitcast_ln525, void, i32 %agg_result_num_0, void %branch9, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:522]   --->   Operation 122 'phi' 'agg_result_num_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%agg_result_num16_8 = phi i32 %bitcast_ln522_1, void, i32 %agg_result_num16_6_loc_load, void %codeRepl3, i32 %agg_result_num16_4_loc_load, void %.lr.ph.i, i32 %bitcast_ln525_1, void, i32 %agg_result_num16_0, void %branch9, i32 %agg_result_num16_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:522]   --->   Operation 123 'phi' 'agg_result_num16_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%agg_result_num2_8 = phi i32 %bitcast_ln522_2, void, i32 %agg_result_num2_6_loc_load, void %codeRepl3, i32 %agg_result_num2_4_loc_load, void %.lr.ph.i, i32 %bitcast_ln525_2, void, i32 %agg_result_num2_0, void %branch9, i32 %agg_result_num2_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:522]   --->   Operation 124 'phi' 'agg_result_num2_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %res_p, void, i32 0, void %codeRepl3, i32 %sext_ln104, void %.lr.ph.i, i32 %res_p, void, i32 %res_p, void %branch9, i32 %tmp_66, void %.lr.ph7.i"   --->   Operation 125 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban.cpp:544]   --->   Operation 126 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_8" [../src/ban.cpp:544]   --->   Operation 127 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num16_8" [../src/ban.cpp:544]   --->   Operation 128 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_8" [../src/ban.cpp:544]   --->   Operation 129 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln544 = ret i128 %mrv_3" [../src/ban.cpp:544]   --->   Operation 130 'ret' 'ret_ln544' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 6.58>
ST_14 : Operation 131 [2/2] (6.58ns)   --->   "%call_ln522 = call void @operator+.2_Pipeline_VITIS_LOOP_506_1, i32 %sub_i1, i32 %res_p, i128 %p_read, i32 %num_res_1_02_loc, i32 %num_res_2_01_loc" [../src/ban.cpp:522]   --->   Operation 131 'call' 'call_ln522' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 3> <Delay = 0.87>
ST_15 : Operation 132 [1/2] (0.87ns)   --->   "%call_ln522 = call void @operator+.2_Pipeline_VITIS_LOOP_506_1, i32 %sub_i1, i32 %res_p, i128 %p_read, i32 %num_res_1_02_loc, i32 %num_res_2_01_loc" [../src/ban.cpp:522]   --->   Operation 132 'call' 'call_ln522' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 0.47>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%num_res_1_02_loc_load = load i32 %num_res_1_02_loc"   --->   Operation 133 'load' 'num_res_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%num_res_2_01_loc_load = load i32 %num_res_2_01_loc"   --->   Operation 134 'load' 'num_res_2_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [2/2] (0.47ns)   --->   "%call_ln0 = call void @operator+.2_Pipeline_VITIS_LOOP_21_1, i32 %n_read, i32 %num_res_1_02_loc_load, i32 %num_res_2_01_loc_load, i32 %agg_result_num_6_loc, i32 %agg_result_num16_6_loc, i32 %agg_result_num2_6_loc"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.87>
ST_17 : Operation 136 [1/2] (0.87ns)   --->   "%call_ln0 = call void @operator+.2_Pipeline_VITIS_LOOP_21_1, i32 %n_read, i32 %num_res_1_02_loc_load, i32 %num_res_2_01_loc_load, i32 %agg_result_num_6_loc, i32 %agg_result_num16_6_loc, i32 %agg_result_num2_6_loc"   --->   Operation 136 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 6> <Delay = 0.00>

State 19 <SV = 7> <Delay = 0.00>

State 20 <SV = 8> <Delay = 0.00>

State 21 <SV = 9> <Delay = 0.00>

State 22 <SV = 10> <Delay = 0.00>

State 23 <SV = 11> <Delay = 0.62>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%agg_result_num_6_loc_load = load i32 %agg_result_num_6_loc"   --->   Operation 137 'load' 'agg_result_num_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%agg_result_num16_6_loc_load = load i32 %agg_result_num16_6_loc"   --->   Operation 138 'load' 'agg_result_num16_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%agg_result_num2_6_loc_load = load i32 %agg_result_num2_6_loc"   --->   Operation 139 'load' 'agg_result_num2_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.62ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.57.exit"   --->   Operation 140 'br' 'br_ln0' <Predicate = true> <Delay = 0.62>

State 24 <SV = 2> <Delay = 0.62>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln522_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban.cpp:522]   --->   Operation 141 'partselect' 'trunc_ln522_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln522 = bitcast i32 %trunc_ln522_1" [../src/ban.cpp:522]   --->   Operation 142 'bitcast' 'bitcast_ln522' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln522_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban.cpp:522]   --->   Operation 143 'partselect' 'trunc_ln522_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln522_1 = bitcast i32 %trunc_ln522_2" [../src/ban.cpp:522]   --->   Operation 144 'bitcast' 'bitcast_ln522_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln522_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban.cpp:522]   --->   Operation 145 'partselect' 'trunc_ln522_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln522_2 = bitcast i32 %trunc_ln522_3" [../src/ban.cpp:522]   --->   Operation 146 'bitcast' 'bitcast_ln522_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (0.62ns)   --->   "%br_ln522 = br void %_ZN3BanC2EiPKf.57.exit" [../src/ban.cpp:522]   --->   Operation 147 'br' 'br_ln522' <Predicate = true> <Delay = 0.62>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read                      (read       ) [ 0011110000000011110000000]
agg_result_num2_6_loc       (alloca     ) [ 0010000000000011111111110]
agg_result_num16_6_loc      (alloca     ) [ 0010000000000011111111110]
agg_result_num_6_loc        (alloca     ) [ 0010000000000011111111110]
num_res_2_01_loc            (alloca     ) [ 0010000000000011100000000]
num_res_1_02_loc            (alloca     ) [ 0010000000000011100000000]
agg_result_num2_4_loc       (alloca     ) [ 0011111111111111111111111]
agg_result_num16_4_loc      (alloca     ) [ 0011111111111111111111111]
agg_result_num_4_loc        (alloca     ) [ 0011111111111111111111111]
agg_result_num2_1_loc       (alloca     ) [ 0011111111110000000000000]
agg_result_num16_1_loc      (alloca     ) [ 0011111111110000000000000]
agg_result_num_1_loc        (alloca     ) [ 0011111111110000000000000]
idx_tmp_loc                 (alloca     ) [ 0011111111000000000000000]
p_read                      (read       ) [ 0000000000000011000000001]
bitcast_ln521               (bitcast    ) [ 0000000000000000000000000]
tmp                         (partselect ) [ 0000000000000000000000000]
trunc_ln521                 (trunc      ) [ 0000000000000000000000000]
icmp_ln521                  (icmp       ) [ 0000000000000000000000000]
icmp_ln521_1                (icmp       ) [ 0000000000000000000000000]
or_ln521                    (or         ) [ 0000000000000000000000000]
tmp_s                       (fcmp       ) [ 0000000000000000000000000]
and_ln521                   (and        ) [ 0011111111111111111111111]
res_p                       (trunc      ) [ 0011111111111111111111111]
br_ln521                    (br         ) [ 0000000000000000000000000]
tmp_60                      (bitselect  ) [ 0011111111111111111111111]
br_ln524                    (br         ) [ 0000000000000000000000000]
trunc_ln                    (partselect ) [ 0000000000000000000000000]
bitcast_ln525               (bitcast    ) [ 0011111111111111111111111]
trunc_ln525_1               (partselect ) [ 0000000000000000000000000]
bitcast_ln525_1             (bitcast    ) [ 0011111111111111111111111]
trunc_ln525_2               (partselect ) [ 0000000000000000000000000]
bitcast_ln525_2             (bitcast    ) [ 0011111111111111111111111]
trunc_ln527                 (trunc      ) [ 0001111111110000000000000]
add_ln527                   (add        ) [ 0001111111110000000000000]
tmp_61                      (bitselect  ) [ 0011111111111111111111111]
br_ln527                    (br         ) [ 0011111111111111111111111]
trunc_ln534                 (trunc      ) [ 0001110000000000000000000]
tmp_62                      (mux        ) [ 0001110000000000000000000]
sub_i1                      (sub        ) [ 0000000000000011000000000]
add                         (fadd       ) [ 0000011100000000000000000]
switch_ln534                (switch     ) [ 0000011100000000000000000]
br_ln534                    (br         ) [ 0000011100000000000000000]
br_ln534                    (br         ) [ 0000011100000000000000000]
agg_result_num_0            (phi        ) [ 0010001111111100000000011]
agg_result_num16_0          (phi        ) [ 0010001111111100000000011]
agg_result_num2_0           (phi        ) [ 0010001111111100000000011]
bitcast_ln77                (bitcast    ) [ 0000000000000000000000000]
tmp_63                      (partselect ) [ 0000000000000000000000000]
trunc_ln77                  (trunc      ) [ 0000000000000000000000000]
icmp_ln77                   (icmp       ) [ 0000000000000000000000000]
icmp_ln77_6                 (icmp       ) [ 0000000000000000000000000]
or_ln77                     (or         ) [ 0000000000000000000000000]
tmp_64                      (fcmp       ) [ 0000000000000000000000000]
and_ln77                    (and        ) [ 0000000111111100000000000]
br_ln77                     (br         ) [ 0010000111111100000000011]
call_ln525                  (call       ) [ 0000000000000000000000000]
idx_tmp_loc_load            (load       ) [ 0000000000000000000000000]
empty                       (trunc      ) [ 0000000000110000000000000]
icmp_ln92                   (icmp       ) [ 0000000001111100000000000]
br_ln92                     (br         ) [ 0000000001111100000000000]
xor_ln92                    (xor        ) [ 0000000000100000000000000]
call_ln525                  (call       ) [ 0000000000000000000000000]
agg_result_num_1_loc_load   (load       ) [ 0010000100011100000000011]
agg_result_num16_1_loc_load (load       ) [ 0010000100011100000000011]
agg_result_num2_1_loc_load  (load       ) [ 0010000100011100000000011]
sub_ln92                    (sub        ) [ 0000000000000000000000000]
base                        (add        ) [ 0000000000000000000000000]
zext_ln91                   (zext       ) [ 0000000000000000000000000]
add_ln100                   (add        ) [ 0000000000000000000000000]
zext_ln100                  (zext       ) [ 0000000000000000000000000]
tmp_66                      (add        ) [ 0010000100011100000000011]
add_ln100_2                 (add        ) [ 0000000001011100000000000]
icmp_ln104                  (icmp       ) [ 0000000000011100000000000]
br_ln104                    (br         ) [ 0010000101011100000000011]
agg_result_num_3            (phi        ) [ 0000000000111000000000000]
agg_result_num16_3          (phi        ) [ 0000000000111000000000000]
agg_result_num2_3           (phi        ) [ 0000000000111000000000000]
base_0_lcssa_i47            (phi        ) [ 0000000000111000000000000]
zext_ln104                  (zext       ) [ 0000000000000000000000000]
icmp_ln104_5                (icmp       ) [ 0000000000000000000000000]
add_ln104                   (add        ) [ 0000000000000000000000000]
select_ln104                (select     ) [ 0000000000001000000000000]
call_ln525                  (call       ) [ 0000000000000000000000000]
agg_result_p_0              (phi        ) [ 0000000000000100000000000]
sext_ln104                  (sext       ) [ 0000000000000000000000000]
agg_result_num_4_loc_load   (load       ) [ 0000000000000000000000000]
agg_result_num16_4_loc_load (load       ) [ 0000000000000000000000000]
agg_result_num2_4_loc_load  (load       ) [ 0000000000000000000000000]
br_ln0                      (br         ) [ 0000000000000000000000000]
agg_result_num_8            (phi        ) [ 0000000000000100000000000]
agg_result_num16_8          (phi        ) [ 0000000000000100000000000]
agg_result_num2_8           (phi        ) [ 0000000000000100000000000]
this_p_write_assign         (phi        ) [ 0000000000000100000000000]
mrv                         (insertvalue) [ 0000000000000000000000000]
mrv_1                       (insertvalue) [ 0000000000000000000000000]
mrv_2                       (insertvalue) [ 0000000000000000000000000]
mrv_3                       (insertvalue) [ 0000000000000000000000000]
ret_ln544                   (ret        ) [ 0000000000000000000000000]
call_ln522                  (call       ) [ 0000000000000000000000000]
num_res_1_02_loc_load       (load       ) [ 0000000000000000010000000]
num_res_2_01_loc_load       (load       ) [ 0000000000000000010000000]
call_ln0                    (call       ) [ 0000000000000000000000000]
agg_result_num_6_loc_load   (load       ) [ 0010000100010100000000011]
agg_result_num16_6_loc_load (load       ) [ 0010000100010100000000011]
agg_result_num2_6_loc_load  (load       ) [ 0010000100010100000000011]
br_ln0                      (br         ) [ 0010000100010100000000011]
trunc_ln522_1               (partselect ) [ 0000000000000000000000000]
bitcast_ln522               (bitcast    ) [ 0010000100010100000000011]
trunc_ln522_2               (partselect ) [ 0000000000000000000000000]
bitcast_ln522_1             (bitcast    ) [ 0010000100010100000000011]
trunc_ln522_3               (partselect ) [ 0000000000000000000000000]
bitcast_ln522_2             (bitcast    ) [ 0010000100010100000000011]
br_ln522                    (br         ) [ 0010000100010100000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.2_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.2_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.2_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.2_Pipeline_VITIS_LOOP_506_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.2_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="agg_result_num2_6_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_6_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="agg_result_num16_6_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_6_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="agg_result_num_6_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_6_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="num_res_2_01_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_01_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="num_res_1_02_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_1_02_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="agg_result_num2_4_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_4_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="agg_result_num16_4_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_4_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="agg_result_num_4_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_4_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="agg_result_num2_1_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_1_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="agg_result_num16_1_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_1_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="agg_result_num_1_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_1_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="idx_tmp_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="n_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="128" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="agg_result_num_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_num_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="agg_result_num_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="4"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="4"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="4" bw="32" slack="1"/>
<pin id="147" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_0/6 "/>
</bind>
</comp>

<comp id="150" class="1005" name="agg_result_num16_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_num16_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="agg_result_num16_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="5"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="2"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="32" slack="5"/>
<pin id="159" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_0/7 "/>
</bind>
</comp>

<comp id="162" class="1005" name="agg_result_num2_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_num2_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="agg_result_num2_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="32" slack="5"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="32" slack="5"/>
<pin id="171" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_0/7 "/>
</bind>
</comp>

<comp id="174" class="1005" name="agg_result_num_3_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_3 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="agg_result_num_3_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="5"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_3/11 "/>
</bind>
</comp>

<comp id="185" class="1005" name="agg_result_num16_3_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_3 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="agg_result_num16_3_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="4"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_3/11 "/>
</bind>
</comp>

<comp id="196" class="1005" name="agg_result_num2_3_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_3 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="agg_result_num2_3_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="4"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_3/11 "/>
</bind>
</comp>

<comp id="207" class="1005" name="base_0_lcssa_i47_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i47 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="base_0_lcssa_i47_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="2"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="2" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i47/11 "/>
</bind>
</comp>

<comp id="219" class="1005" name="agg_result_p_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="4"/>
<pin id="221" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_p_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="agg_result_p_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="4"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="3" slack="2"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_0/13 "/>
</bind>
</comp>

<comp id="230" class="1005" name="agg_result_num_8_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_8 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="agg_result_num_8_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="10"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="4" bw="32" slack="0"/>
<pin id="239" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="32" slack="11"/>
<pin id="241" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="8" bw="32" slack="7"/>
<pin id="243" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_8/13 "/>
</bind>
</comp>

<comp id="248" class="1005" name="agg_result_num16_8_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_8 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="agg_result_num16_8_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="10"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="4" bw="32" slack="0"/>
<pin id="257" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="6" bw="32" slack="11"/>
<pin id="259" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="8" bw="32" slack="6"/>
<pin id="261" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_8/13 "/>
</bind>
</comp>

<comp id="266" class="1005" name="agg_result_num2_8_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_8 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="agg_result_num2_8_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="10"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="4" bw="32" slack="0"/>
<pin id="275" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="32" slack="11"/>
<pin id="277" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="8" bw="32" slack="6"/>
<pin id="279" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_8/13 "/>
</bind>
</comp>

<comp id="284" class="1005" name="this_p_write_assign_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="this_p_write_assign_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="11"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="3" slack="0"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="6" bw="32" slack="11"/>
<pin id="296" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="8" bw="32" slack="11"/>
<pin id="298" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="10" bw="32" slack="2"/>
<pin id="300" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/13 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="0" index="3" bw="32" slack="0"/>
<pin id="308" dir="0" index="4" bw="32" slack="6"/>
<pin id="309" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln525/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="3"/>
<pin id="317" dir="0" index="2" bw="32" slack="2"/>
<pin id="318" dir="0" index="3" bw="32" slack="2"/>
<pin id="319" dir="0" index="4" bw="2" slack="0"/>
<pin id="320" dir="0" index="5" bw="2" slack="0"/>
<pin id="321" dir="0" index="6" bw="32" slack="8"/>
<pin id="322" dir="0" index="7" bw="32" slack="8"/>
<pin id="323" dir="0" index="8" bw="32" slack="8"/>
<pin id="324" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln525/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="0"/>
<pin id="333" dir="0" index="3" bw="32" slack="0"/>
<pin id="334" dir="0" index="4" bw="2" slack="0"/>
<pin id="335" dir="0" index="5" bw="3" slack="0"/>
<pin id="336" dir="0" index="6" bw="32" slack="10"/>
<pin id="337" dir="0" index="7" bw="32" slack="10"/>
<pin id="338" dir="0" index="8" bw="32" slack="10"/>
<pin id="339" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln525/11 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_506_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="0" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="0" index="2" bw="32" slack="1"/>
<pin id="349" dir="0" index="3" bw="128" slack="1"/>
<pin id="350" dir="0" index="4" bw="32" slack="2"/>
<pin id="351" dir="0" index="5" bw="32" slack="2"/>
<pin id="352" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln522/14 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="4"/>
<pin id="357" dir="0" index="2" bw="32" slack="0"/>
<pin id="358" dir="0" index="3" bw="32" slack="0"/>
<pin id="359" dir="0" index="4" bw="32" slack="4"/>
<pin id="360" dir="0" index="5" bw="32" slack="4"/>
<pin id="361" dir="0" index="6" bw="32" slack="4"/>
<pin id="362" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/1 tmp_64/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="128" slack="0"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 trunc_ln522_1/24 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="128" slack="0"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="0" index="3" bw="8" slack="0"/>
<pin id="390" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln525_1/2 trunc_ln522_2/24 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="128" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="0" index="3" bw="8" slack="0"/>
<pin id="400" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln525_2/2 trunc_ln522_3/24 "/>
</bind>
</comp>

<comp id="405" class="1004" name="bitcast_ln521_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln521_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln521/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln521_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln521/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln521_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="23" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln521_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln521_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln521/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="and_ln521_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln521/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="res_p_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="128" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_p/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_60_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="128" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="bitcast_ln525_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln525/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="bitcast_ln525_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln525_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="bitcast_ln525_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln525_2/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln527_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="128" slack="0"/>
<pin id="472" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln527/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln527_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln527/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_61_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="6" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln534_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="128" slack="0"/>
<pin id="490" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_62_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="32" slack="0"/>
<pin id="496" dir="0" index="3" bw="32" slack="0"/>
<pin id="497" dir="0" index="4" bw="2" slack="0"/>
<pin id="498" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sub_i1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i1/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="bitcast_ln77_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_63_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="0" index="3" bw="6" slack="0"/>
<pin id="520" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln77_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln77_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln77_6_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="23" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_6/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="or_ln77_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln77_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="idx_tmp_loc_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="8"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="empty_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln92_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="3" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln92_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="agg_result_num_1_loc_load_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="10"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_1_loc_load/11 "/>
</bind>
</comp>

<comp id="578" class="1004" name="agg_result_num16_1_loc_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="10"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_1_loc_load/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="agg_result_num2_1_loc_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="10"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_1_loc_load/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sub_ln92_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="2"/>
<pin id="589" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="base_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln91_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/11 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln100_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="9"/>
<pin id="604" dir="0" index="1" bw="3" slack="0"/>
<pin id="605" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/11 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln100_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="0"/>
<pin id="609" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_66_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="9"/>
<pin id="614" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln100_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="0"/>
<pin id="618" dir="0" index="1" bw="3" slack="0"/>
<pin id="619" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_2/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln104_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln104_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln104_5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_5/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln104_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln104_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="3" slack="0"/>
<pin id="647" dir="0" index="2" bw="3" slack="0"/>
<pin id="648" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sext_ln104_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/13 "/>
</bind>
</comp>

<comp id="658" class="1004" name="agg_result_num_4_loc_load_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="12"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_4_loc_load/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="agg_result_num16_4_loc_load_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="12"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_4_loc_load/13 "/>
</bind>
</comp>

<comp id="666" class="1004" name="agg_result_num2_4_loc_load_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="12"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_4_loc_load/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="mrv_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="128" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="mrv_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="128" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="682" class="1004" name="mrv_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="128" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/13 "/>
</bind>
</comp>

<comp id="688" class="1004" name="mrv_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="128" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/13 "/>
</bind>
</comp>

<comp id="694" class="1004" name="num_res_1_02_loc_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="4"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_1_02_loc_load/16 "/>
</bind>
</comp>

<comp id="698" class="1004" name="num_res_2_01_loc_load_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="4"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_01_loc_load/16 "/>
</bind>
</comp>

<comp id="702" class="1004" name="agg_result_num_6_loc_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="11"/>
<pin id="704" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_6_loc_load/23 "/>
</bind>
</comp>

<comp id="705" class="1004" name="agg_result_num16_6_loc_load_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="11"/>
<pin id="707" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_6_loc_load/23 "/>
</bind>
</comp>

<comp id="708" class="1004" name="agg_result_num2_6_loc_load_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="11"/>
<pin id="710" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_6_loc_load/23 "/>
</bind>
</comp>

<comp id="711" class="1004" name="bitcast_ln522_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln522/24 "/>
</bind>
</comp>

<comp id="715" class="1004" name="bitcast_ln522_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln522_1/24 "/>
</bind>
</comp>

<comp id="719" class="1004" name="bitcast_ln522_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln522_2/24 "/>
</bind>
</comp>

<comp id="723" class="1005" name="n_read_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="731" class="1005" name="agg_result_num2_6_loc_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="4"/>
<pin id="733" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num2_6_loc "/>
</bind>
</comp>

<comp id="737" class="1005" name="agg_result_num16_6_loc_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="4"/>
<pin id="739" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num16_6_loc "/>
</bind>
</comp>

<comp id="743" class="1005" name="agg_result_num_6_loc_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="4"/>
<pin id="745" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num_6_loc "/>
</bind>
</comp>

<comp id="749" class="1005" name="num_res_2_01_loc_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="2"/>
<pin id="751" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_2_01_loc "/>
</bind>
</comp>

<comp id="755" class="1005" name="num_res_1_02_loc_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="2"/>
<pin id="757" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_1_02_loc "/>
</bind>
</comp>

<comp id="761" class="1005" name="agg_result_num2_4_loc_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="10"/>
<pin id="763" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num2_4_loc "/>
</bind>
</comp>

<comp id="767" class="1005" name="agg_result_num16_4_loc_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="10"/>
<pin id="769" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num16_4_loc "/>
</bind>
</comp>

<comp id="773" class="1005" name="agg_result_num_4_loc_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="10"/>
<pin id="775" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num_4_loc "/>
</bind>
</comp>

<comp id="779" class="1005" name="agg_result_num2_1_loc_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="8"/>
<pin id="781" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="agg_result_num2_1_loc "/>
</bind>
</comp>

<comp id="785" class="1005" name="agg_result_num16_1_loc_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="8"/>
<pin id="787" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="agg_result_num16_1_loc "/>
</bind>
</comp>

<comp id="791" class="1005" name="agg_result_num_1_loc_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="8"/>
<pin id="793" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="agg_result_num_1_loc "/>
</bind>
</comp>

<comp id="797" class="1005" name="idx_tmp_loc_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="6"/>
<pin id="799" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="803" class="1005" name="p_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="128" slack="1"/>
<pin id="805" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="811" class="1005" name="and_ln521_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="11"/>
<pin id="813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln521 "/>
</bind>
</comp>

<comp id="815" class="1005" name="res_p_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_p "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_60_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="11"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="827" class="1005" name="bitcast_ln525_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="4"/>
<pin id="829" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="bitcast_ln525 "/>
</bind>
</comp>

<comp id="834" class="1005" name="bitcast_ln525_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="5"/>
<pin id="836" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="bitcast_ln525_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="bitcast_ln525_2_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="5"/>
<pin id="843" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="bitcast_ln525_2 "/>
</bind>
</comp>

<comp id="848" class="1005" name="trunc_ln527_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="9"/>
<pin id="850" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln527 "/>
</bind>
</comp>

<comp id="853" class="1005" name="add_ln527_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="9"/>
<pin id="855" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="add_ln527 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_61_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="11"/>
<pin id="860" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="862" class="1005" name="trunc_ln534_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="3"/>
<pin id="864" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln534 "/>
</bind>
</comp>

<comp id="866" class="1005" name="tmp_62_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="871" class="1005" name="sub_i1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="add_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="883" class="1005" name="and_ln77_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="6"/>
<pin id="885" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="887" class="1005" name="empty_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="2" slack="1"/>
<pin id="889" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="893" class="1005" name="icmp_ln92_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="2"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="897" class="1005" name="xor_ln92_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="1"/>
<pin id="899" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_66_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="2"/>
<pin id="913" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="916" class="1005" name="add_ln100_2_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="3" slack="2"/>
<pin id="918" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln100_2 "/>
</bind>
</comp>

<comp id="921" class="1005" name="icmp_ln104_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="2"/>
<pin id="923" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="925" class="1005" name="select_ln104_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="3" slack="1"/>
<pin id="927" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

<comp id="945" class="1005" name="bitcast_ln522_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="10"/>
<pin id="947" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="bitcast_ln522 "/>
</bind>
</comp>

<comp id="950" class="1005" name="bitcast_ln522_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="10"/>
<pin id="952" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="bitcast_ln522_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="bitcast_ln522_2_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="10"/>
<pin id="957" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="bitcast_ln522_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="149"><net_src comp="141" pin="6"/><net_sink comp="138" pin=0"/></net>

<net id="161"><net_src comp="153" pin="6"/><net_sink comp="150" pin=0"/></net>

<net id="173"><net_src comp="165" pin="6"/><net_sink comp="162" pin=0"/></net>

<net id="183"><net_src comp="138" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="194"><net_src comp="150" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="205"><net_src comp="162" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="247"><net_src comp="138" pin="1"/><net_sink comp="233" pin=8"/></net>

<net id="265"><net_src comp="150" pin="1"/><net_sink comp="251" pin=8"/></net>

<net id="283"><net_src comp="162" pin="1"/><net_sink comp="269" pin=8"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="302"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="138" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="153" pin="6"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="165" pin="6"/><net_sink comp="303" pin=3"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="138" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="327"><net_src comp="150" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="328"><net_src comp="162" pin="1"/><net_sink comp="314" pin=3"/></net>

<net id="340"><net_src comp="68" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="341"><net_src comp="177" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="342"><net_src comp="188" pin="4"/><net_sink comp="329" pin=2"/></net>

<net id="343"><net_src comp="199" pin="4"/><net_sink comp="329" pin=3"/></net>

<net id="344"><net_src comp="211" pin="4"/><net_sink comp="329" pin=4"/></net>

<net id="353"><net_src comp="74" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="363"><net_src comp="76" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="372"><net_src comp="126" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="8" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="141" pin="6"/><net_sink comp="368" pin=0"/></net>

<net id="381"><net_src comp="26" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="132" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="30" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="132" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="32" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="34" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="132" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="414"><net_src comp="12" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="14" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="16" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="405" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="408" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="18" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="418" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="20" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="422" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="368" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="132" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="22" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="132" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="24" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="375" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="385" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="395" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="132" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="446" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="40" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="42" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="132" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="499"><net_src comp="44" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="458" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="462" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="466" pin="1"/><net_sink comp="492" pin=3"/></net>

<net id="503"><net_src comp="488" pin="1"/><net_sink comp="492" pin=4"/></net>

<net id="504"><net_src comp="492" pin="5"/><net_sink comp="364" pin=0"/></net>

<net id="509"><net_src comp="46" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="446" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="138" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="12" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="14" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="16" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="528"><net_src comp="511" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="515" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="18" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="525" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="20" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="529" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="368" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="565"><net_src comp="553" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="54" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="556" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="56" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="573"><net_src comp="567" pin="2"/><net_sink comp="314" pin=5"/></net>

<net id="577"><net_src comp="574" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="581"><net_src comp="578" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="585"><net_src comp="582" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="590"><net_src comp="60" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="50" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="591" pin="2"/><net_sink comp="211" pin=2"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="62" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="591" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="598" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="607" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="602" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="591" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="56" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="211" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="211" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="56" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="628" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="64" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="632" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="66" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="638" pin="2"/><net_sink comp="644" pin=2"/></net>

<net id="652"><net_src comp="644" pin="3"/><net_sink comp="329" pin=5"/></net>

<net id="656"><net_src comp="223" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="661"><net_src comp="658" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="669"><net_src comp="666" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="674"><net_src comp="72" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="288" pin="12"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="233" pin="12"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="251" pin="12"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="269" pin="12"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="694" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="701"><net_src comp="698" pin="1"/><net_sink comp="354" pin=3"/></net>

<net id="714"><net_src comp="375" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="385" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="395" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="126" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="734"><net_src comp="78" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="354" pin=6"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="740"><net_src comp="82" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="354" pin=5"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="746"><net_src comp="86" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="752"><net_src comp="90" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="345" pin=5"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="758"><net_src comp="94" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="345" pin=4"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="764"><net_src comp="98" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="329" pin=8"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="770"><net_src comp="102" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="329" pin=7"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="776"><net_src comp="106" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="329" pin=6"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="782"><net_src comp="110" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="314" pin=8"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="788"><net_src comp="114" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="314" pin=7"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="794"><net_src comp="118" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="314" pin=6"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="800"><net_src comp="122" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="303" pin=4"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="806"><net_src comp="132" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="345" pin=3"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="814"><net_src comp="440" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="446" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="288" pin=6"/></net>

<net id="821"><net_src comp="815" pin="1"/><net_sink comp="288" pin=8"/></net>

<net id="822"><net_src comp="815" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="826"><net_src comp="450" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="458" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="233" pin=6"/></net>

<net id="837"><net_src comp="462" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="251" pin=6"/></net>

<net id="844"><net_src comp="466" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="269" pin=6"/></net>

<net id="851"><net_src comp="470" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="856"><net_src comp="474" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="861"><net_src comp="480" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="488" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="492" pin="5"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="874"><net_src comp="505" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="879"><net_src comp="364" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="141" pin=4"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="886"><net_src comp="547" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="556" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="896"><net_src comp="561" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="567" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="314" pin=5"/></net>

<net id="914"><net_src comp="611" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="288" pin=10"/></net>

<net id="919"><net_src comp="616" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="924"><net_src comp="622" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="644" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="329" pin=5"/></net>

<net id="948"><net_src comp="711" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="953"><net_src comp="715" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="958"><net_src comp="719" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="269" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.2 : p_read13 | {2 }
	Port: operator+.2 : n | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		trunc_ln521 : 1
		icmp_ln521 : 2
		icmp_ln521_1 : 2
		or_ln521 : 3
		and_ln521 : 3
		br_ln521 : 3
		br_ln524 : 1
		bitcast_ln525 : 1
		bitcast_ln525_1 : 1
		bitcast_ln525_2 : 1
		add_ln527 : 1
		tmp_61 : 2
		br_ln527 : 3
		tmp_62 : 2
		add : 3
		sub_i1 : 1
	State 3
	State 4
	State 5
	State 6
		tmp_64 : 1
	State 7
		tmp_63 : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_6 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
		call_ln525 : 1
	State 8
	State 9
		empty : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln525 : 2
	State 10
	State 11
		base : 1
		zext_ln91 : 2
		zext_ln100 : 2
		tmp_66 : 3
		add_ln100_2 : 3
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_num_3 : 4
		agg_result_num16_3 : 4
		agg_result_num2_3 : 4
		base_0_lcssa_i47 : 4
		zext_ln104 : 5
		icmp_ln104_5 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln525 : 8
	State 12
	State 13
		sext_ln104 : 1
		agg_result_num_8 : 1
		agg_result_num16_8 : 1
		agg_result_num2_8 : 1
		this_p_write_assign : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		ret_ln544 : 7
	State 14
	State 15
	State 16
		call_ln0 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		bitcast_ln522 : 1
		bitcast_ln522_1 : 1
		bitcast_ln522_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |  grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303 |    0    |  0.427  |   199   |   131   |
|          |  grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314 |    0    |    0    |   199   |    41   |
|   call   | grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329 |    0    |    0    |   224   |   100   |
|          | grp_operator_2_Pipeline_VITIS_LOOP_506_1_fu_345 |    0    |    0    |    66   |   1330  |
|          |  grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354 |    0    |    0    |    98   |    31   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_364                   |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln527_fu_474                |    0    |    0    |    0    |    39   |
|          |                   base_fu_591                   |    0    |    0    |    0    |    4    |
|    add   |                 add_ln100_fu_602                |    0    |    0    |    0    |    4    |
|          |                  tmp_66_fu_611                  |    0    |    0    |    0    |    39   |
|          |                add_ln100_2_fu_616               |    0    |    0    |    0    |    4    |
|          |                 add_ln104_fu_638                |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln521_fu_422                |    0    |    0    |    0    |    11   |
|          |               icmp_ln521_1_fu_428               |    0    |    0    |    0    |    16   |
|          |                 icmp_ln77_fu_529                |    0    |    0    |    0    |    11   |
|   icmp   |                icmp_ln77_6_fu_535               |    0    |    0    |    0    |    16   |
|          |                 icmp_ln92_fu_561                |    0    |    0    |    0    |    20   |
|          |                icmp_ln104_fu_622                |    0    |    0    |    0    |    8    |
|          |               icmp_ln104_5_fu_632               |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    sub   |                  sub_i1_fu_505                  |    0    |    0    |    0    |    39   |
|          |                 sub_ln92_fu_586                 |    0    |    0    |    0    |    4    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    mux   |                  tmp_62_fu_492                  |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln521_fu_434                 |    0    |    0    |    0    |    2    |
|          |                  or_ln77_fu_541                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln521_fu_440                |    0    |    0    |    0    |    2    |
|          |                 and_ln77_fu_547                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  select  |               select_ln104_fu_644               |    0    |    0    |    0    |    3    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 xor_ln92_fu_567                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   read   |                n_read_read_fu_126               |    0    |    0    |    0    |    0    |
|          |                p_read_read_fu_132               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                    grp_fu_368                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    grp_fu_375                   |    0    |    0    |    0    |    0    |
|          |                    grp_fu_385                   |    0    |    0    |    0    |    0    |
|partselect|                    grp_fu_395                   |    0    |    0    |    0    |    0    |
|          |                    tmp_fu_408                   |    0    |    0    |    0    |    0    |
|          |                  tmp_63_fu_515                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln521_fu_418               |    0    |    0    |    0    |    0    |
|          |                   res_p_fu_446                  |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln527_fu_470               |    0    |    0    |    0    |    0    |
|          |                trunc_ln534_fu_488               |    0    |    0    |    0    |    0    |
|          |                trunc_ln77_fu_525                |    0    |    0    |    0    |    0    |
|          |                   empty_fu_556                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_60_fu_450                  |    0    |    0    |    0    |    0    |
|          |                  tmp_61_fu_480                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln91_fu_598                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln100_fu_607                |    0    |    0    |    0    |    0    |
|          |                zext_ln104_fu_628                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln104_fu_653                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    mrv_fu_670                   |    0    |    0    |    0    |    0    |
|insertvalue|                   mrv_1_fu_676                  |    0    |    0    |    0    |    0    |
|          |                   mrv_2_fu_682                  |    0    |    0    |    0    |    0    |
|          |                   mrv_3_fu_688                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    2    |  0.427  |   1013  |   2106  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln100_2_reg_916     |    3   |
|       add_ln527_reg_853      |   32   |
|          add_reg_876         |   32   |
|  agg_result_num16_0_reg_150  |   32   |
|agg_result_num16_1_loc_reg_785|   32   |
|  agg_result_num16_3_reg_185  |   32   |
|agg_result_num16_4_loc_reg_767|   32   |
|agg_result_num16_6_loc_reg_737|   32   |
|  agg_result_num16_8_reg_248  |   32   |
|   agg_result_num2_0_reg_162  |   32   |
| agg_result_num2_1_loc_reg_779|   32   |
|   agg_result_num2_3_reg_196  |   32   |
| agg_result_num2_4_loc_reg_761|   32   |
| agg_result_num2_6_loc_reg_731|   32   |
|   agg_result_num2_8_reg_266  |   32   |
|   agg_result_num_0_reg_138   |   32   |
| agg_result_num_1_loc_reg_791 |   32   |
|   agg_result_num_3_reg_174   |   32   |
| agg_result_num_4_loc_reg_773 |   32   |
| agg_result_num_6_loc_reg_743 |   32   |
|   agg_result_num_8_reg_230   |   32   |
|    agg_result_p_0_reg_219    |    3   |
|       and_ln521_reg_811      |    1   |
|       and_ln77_reg_883       |    1   |
|   base_0_lcssa_i47_reg_207   |    2   |
|    bitcast_ln522_1_reg_950   |   32   |
|    bitcast_ln522_2_reg_955   |   32   |
|     bitcast_ln522_reg_945    |   32   |
|    bitcast_ln525_1_reg_834   |   32   |
|    bitcast_ln525_2_reg_841   |   32   |
|     bitcast_ln525_reg_827    |   32   |
|         empty_reg_887        |    2   |
|      icmp_ln104_reg_921      |    1   |
|       icmp_ln92_reg_893      |    1   |
|      idx_tmp_loc_reg_797     |   32   |
|        n_read_reg_723        |   32   |
|   num_res_1_02_loc_reg_755   |   32   |
|   num_res_2_01_loc_reg_749   |   32   |
|        p_read_reg_803        |   128  |
|         res_p_reg_815        |   32   |
|     select_ln104_reg_925     |    3   |
|        sub_i1_reg_871        |   32   |
|  this_p_write_assign_reg_284 |   32   |
|        tmp_60_reg_823        |    1   |
|        tmp_61_reg_858        |    1   |
|        tmp_62_reg_866        |   32   |
|        tmp_66_reg_911        |   32   |
|      trunc_ln527_reg_848     |    3   |
|      trunc_ln534_reg_862     |    2   |
|       xor_ln92_reg_897       |    2   |
+------------------------------+--------+
|             Total            |  1274  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|             base_0_lcssa_i47_reg_207            |  p0  |   2  |   2  |    4   ||    9    |
|  grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314 |  p5  |   2  |   2  |    4   ||    9    |
| grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329 |  p5  |   2  |   3  |    6   ||    9    |
|                    grp_fu_364                   |  p0  |   2  |  32  |   64   ||    9    |
|                    grp_fu_368                   |  p0  |   3  |  32  |   96   ||    14   |
|                    grp_fu_375                   |  p1  |   2  |  128 |   256  ||    9    |
|                    grp_fu_385                   |  p1  |   2  |  128 |   256  ||    9    |
|                    grp_fu_395                   |  p1  |   2  |  128 |   256  ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   946  ||  3.892  ||    86   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |  1013  |  2106  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   86   |
|  Register |    -   |    -   |  1274  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |  2287  |  2192  |
+-----------+--------+--------+--------+--------+
