

================================================================
== Vitis HLS Report for 'Loop_utput_proc'
================================================================
* Date:           Mon Mar 28 17:41:08 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.800 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- utput   |       14|       14|         6|          3|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|  32536|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2320|    528|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    102|    -|
|Register         |        -|    -|    6336|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    8656|  33166|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       8|     62|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |sub_512ns_512ns_512_2_1_U58  |sub_512ns_512ns_512_2_1  |        0|   0|  580|  132|    0|
    |sub_512ns_512ns_512_2_1_U59  |sub_512ns_512ns_512_2_1  |        0|   0|  580|  132|    0|
    |sub_512ns_512ns_512_2_1_U60  |sub_512ns_512ns_512_2_1  |        0|   0|  580|  132|    0|
    |sub_512ns_512ns_512_2_1_U61  |sub_512ns_512ns_512_2_1  |        0|   0|  580|  132|    0|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                        |                         |        0|   0| 2320|  528|    0|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln37_fu_162_p2         |         +|   0|  0|    11|           3|           1|
    |add_ln39_1_fu_249_p2       |         +|   0|  0|    13|          10|           1|
    |add_ln39_2_fu_291_p2       |         +|   0|  0|    13|          10|           1|
    |add_ln39_3_fu_357_p2       |         +|   0|  0|    13|          10|           1|
    |add_ln39_fu_207_p2         |         +|   0|  0|    13|          10|           1|
    |and_ln39_1_fu_448_p2       |       and|   0|  0|   512|         512|         512|
    |and_ln39_2_fu_540_p2       |       and|   0|  0|   512|         512|         512|
    |and_ln39_3_fu_566_p2       |       and|   0|  0|   512|         512|         512|
    |and_ln39_4_fu_413_p2       |       and|   0|  0|   416|         416|         416|
    |and_ln39_fu_407_p2         |       and|   0|  0|   512|         512|         512|
    |ap_condition_190           |       and|   0|  0|     2|           1|           1|
    |icmp_ln37_fu_156_p2        |      icmp|   0|  0|     9|           3|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|     2|           1|           1|
    |or_ln39_10_fu_571_p2       |        or|   0|  0|   512|         512|         512|
    |or_ln39_11_fu_419_p2       |        or|   0|  0|   416|         416|         416|
    |or_ln39_12_fu_363_p2       |        or|   0|  0|     5|           5|           1|
    |or_ln39_13_fu_318_p2       |        or|   0|  0|     5|           5|           2|
    |or_ln39_14_fu_499_p2       |        or|   0|  0|     5|           5|           2|
    |or_ln39_2_fu_281_p2        |        or|   0|  0|     9|           9|           7|
    |or_ln39_3_fu_348_p2        |        or|   0|  0|     9|           9|           7|
    |or_ln39_4_fu_229_p2        |        or|   0|  0|     9|           9|           6|
    |or_ln39_5_fu_239_p2        |        or|   0|  0|     9|           9|           6|
    |or_ln39_6_fu_522_p2        |        or|   0|  0|   512|         512|         512|
    |or_ln39_7_fu_271_p2        |        or|   0|  0|     9|           9|           7|
    |or_ln39_8_fu_546_p2        |        or|   0|  0|   512|         512|         512|
    |or_ln39_9_fu_454_p2        |        or|   0|  0|     9|           9|           7|
    |or_ln39_fu_197_p2          |        or|   0|  0|     9|           9|           5|
    |grp_fu_493_p0              |    select|   0|  0|   512|           1|           1|
    |grp_fu_493_p1              |       shl|   0|  0|  2171|           1|         512|
    |shl_ln39_10_fu_466_p2      |       shl|   0|  0|  2171|           1|         512|
    |shl_ln39_1_fu_217_p2       |       shl|   0|  0|  2171|           1|         512|
    |shl_ln39_2_fu_223_p2       |       shl|   0|  0|  1565|           1|         385|
    |shl_ln39_3_fu_517_p2       |       shl|   0|  0|  2171|         512|         512|
    |shl_ln39_4_fu_259_p2       |       shl|   0|  0|  2171|           1|         512|
    |shl_ln39_5_fu_265_p2       |       shl|   0|  0|  2171|           1|         512|
    |shl_ln39_6_fu_530_p2       |       shl|   0|  0|  2171|         512|         512|
    |shl_ln39_7_fu_301_p2       |       shl|   0|  0|  2171|           1|         512|
    |shl_ln39_8_fu_307_p2       |       shl|   0|  0|  2171|           1|         512|
    |shl_ln39_9_fu_556_p2       |       shl|   0|  0|  2171|         512|         512|
    |shl_ln39_fu_383_p2         |       shl|   0|  0|  1713|         416|         416|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    |xor_ln39_1_fu_443_p2       |       xor|   0|  0|   512|         512|           2|
    |xor_ln39_2_fu_535_p2       |       xor|   0|  0|   512|         512|           2|
    |xor_ln39_3_fu_561_p2       |       xor|   0|  0|   512|         512|           2|
    |xor_ln39_4_fu_397_p2       |       xor|   0|  0|   416|         416|           2|
    |xor_ln39_fu_392_p2         |       xor|   0|  0|   512|         512|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0| 32536|        8968|       10411|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |AB_address0              |  14|          3|    4|         12|
    |AB_address1              |  14|          3|    4|         12|
    |ABpartial_o              |   9|          2|  512|       1024|
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_90                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 102|         22|  530|       1070|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |AB_load_2_reg_674                  |   32|   0|   32|          0|
    |AB_load_reg_653                    |   32|   0|   32|          0|
    |ABpartial_o_preg                   |  512|   0|  512|          0|
    |add_ln39_3_reg_684                 |    3|   0|   10|          7|
    |and_ln39_1_reg_695                 |  512|   0|  512|          0|
    |ap_CS_fsm                          |    3|   0|    3|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |i_fu_90                            |    3|   0|    3|          0|
    |icmp_ln37_reg_585                  |    1|   0|    1|          0|
    |or_ln39_8_reg_720                  |  512|   0|  512|          0|
    |shl_ln39_1_reg_608                 |  480|   0|  512|         32|
    |shl_ln39_2_reg_613                 |  385|   0|  385|          0|
    |shl_ln39_4_reg_623                 |  448|   0|  512|         64|
    |shl_ln39_5_reg_628                 |  480|   0|  512|         32|
    |shl_ln39_7_reg_638                 |  416|   0|  512|         96|
    |shl_ln39_8_reg_643                 |  448|   0|  512|         64|
    |sub_ln39_1_reg_669                 |  512|   0|  512|          0|
    |sub_ln39_2_reg_679                 |  512|   0|  512|          0|
    |sub_ln39_3_reg_725                 |  512|   0|  512|          0|
    |sub_ln39_reg_663                   |  512|   0|  512|          0|
    |tmp_1_reg_589                      |    3|   0|    5|          2|
    |tmp_1_reg_589_pp0_iter1_reg        |    3|   0|    5|          2|
    |tmp_6_reg_601                      |    2|   0|    9|          7|
    |zext_ln39_3_reg_700                |    2|   0|  512|        510|
    |zext_ln39_4_reg_618                |    2|   0|  512|        510|
    |zext_ln39_4_reg_618_pp0_iter1_reg  |    2|   0|  512|        510|
    |zext_ln39_7_reg_633                |    2|   0|  512|        510|
    |zext_ln39_7_reg_633_pp0_iter1_reg  |    2|   0|  512|        510|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 6336|   0| 9192|       2856|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_utput_proc|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_utput_proc|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_utput_proc|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_utput_proc|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_utput_proc|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_utput_proc|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_utput_proc|  return value|
|ABpartial_i         |   in|  512|     ap_ovld|        ABpartial|       pointer|
|ABpartial_o         |  out|  512|     ap_ovld|        ABpartial|       pointer|
|ABpartial_o_ap_vld  |  out|    1|     ap_ovld|        ABpartial|       pointer|
|AB_address0         |  out|    4|   ap_memory|               AB|         array|
|AB_ce0              |  out|    1|   ap_memory|               AB|         array|
|AB_q0               |   in|   32|   ap_memory|               AB|         array|
|AB_address1         |  out|    4|   ap_memory|               AB|         array|
|AB_ce1              |  out|    1|   ap_memory|               AB|         array|
|AB_q1               |   in|   32|   ap_memory|               AB|         array|
+--------------------+-----+-----+------------+-----------------+--------------+

