# 1 "arch/arm64/boot/dts/qcom/msm8998-hp-envy-x2.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8998-hp-envy-x2.dts"



/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/msm8998-clamshell.dtsi" 1
# 10 "arch/arm64/boot/dts/qcom/msm8998-clamshell.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8998.dtsi" 1



# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 5 "arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8998.h" 1
# 6 "arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-msm8998.h" 1
# 7 "arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,mmcc-msm8998.h" 1
# 8 "arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 9 "arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 10 "arch/arm64/boot/dts/qcom/msm8998.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/qcom/msm8998.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 qcom,msm-id = <292 0x0>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@85800000 {
   reg = <0x0 0x85800000 0x0 0x600000>;
   no-map;
  };

  xbl_mem: memory@85e00000 {
   reg = <0x0 0x85e00000 0x0 0x100000>;
   no-map;
  };

  smem_mem: smem-mem@86000000 {
   reg = <0x0 0x86000000 0x0 0x200000>;
   no-map;
  };

  tz_mem: memory@86200000 {
   reg = <0x0 0x86200000 0x0 0x2d00000>;
   no-map;
  };

  rmtfs_mem: memory@88f00000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x88f00000 0x0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };

  spss_mem: memory@8ab00000 {
   reg = <0x0 0x8ab00000 0x0 0x700000>;
   no-map;
  };

  adsp_mem: memory@8b200000 {
   reg = <0x0 0x8b200000 0x0 0x1a00000>;
   no-map;
  };

  mpss_mem: memory@8cc00000 {
   reg = <0x0 0x8cc00000 0x0 0x7000000>;
   no-map;
  };

  venus_mem: memory@93c00000 {
   reg = <0x0 0x93c00000 0x0 0x500000>;
   no-map;
  };

  mba_mem: memory@94100000 {
   reg = <0x0 0x94100000 0x0 0x200000>;
   no-map;
  };

  slpi_mem: memory@94300000 {
   reg = <0x0 0x94300000 0x0 0xf00000>;
   no-map;
  };

  ipa_fw_mem: memory@95200000 {
   reg = <0x0 0x95200000 0x0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: memory@95210000 {
   reg = <0x0 0x95210000 0x0 0x5000>;
   no-map;
  };

  gpu_mem: memory@95600000 {
   reg = <0x0 0x95600000 0x0 0x100000>;
   no-map;
  };

  wlan_msa_mem: memory@95700000 {
   reg = <0x0 0x95700000 0x0 0x100000>;
   no-map;
  };
 };

 clocks {
  xo: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo280";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "qcom,kryo280";
   reg = <0x0 0x1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
   next-level-cache = <&L2_0>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "qcom,kryo280";
   reg = <0x0 0x2>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
   next-level-cache = <&L2_0>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "qcom,kryo280";
   reg = <0x0 0x3>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1>;
   next-level-cache = <&L2_0>;
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo280";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <1536>;
   cpu-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "qcom,kryo280";
   reg = <0x0 0x101>;
   enable-method = "psci";
   capacity-dmips-mhz = <1536>;
   cpu-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1>;
   next-level-cache = <&L2_1>;
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "qcom,kryo280";
   reg = <0x0 0x102>;
   enable-method = "psci";
   capacity-dmips-mhz = <1536>;
   cpu-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1>;
   next-level-cache = <&L2_1>;
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "qcom,kryo280";
   reg = <0x0 0x103>;
   enable-method = "psci";
   capacity-dmips-mhz = <1536>;
   cpu-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1>;
   next-level-cache = <&L2_1>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "little-retention";

    arm,psci-suspend-param = <0x00000002>;
    entry-latency-us = <81>;
    exit-latency-us = <86>;
    min-residency-us = <504>;
   };

   LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "little-power-collapse";

    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <814>;
    exit-latency-us = <4562>;
    min-residency-us = <9183>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "big-retention";

    arm,psci-suspend-param = <0x00000002>;
    entry-latency-us = <79>;
    exit-latency-us = <82>;
    min-residency-us = <1302>;
   };

   BIG_CPU_SLEEP_1: cpu-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "big-power-collapse";

    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <724>;
    exit-latency-us = <2027>;
    min-residency-us = <9419>;
    local-timer-stop;
   };
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-msm8998", "qcom,scm";
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";

  interrupts = <0 168 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  rpm_requests: rpm-requests {
   compatible = "qcom,rpm-msm8998";
   qcom,glink-channels = "rpm_requests";

   rpmcc: clock-controller {
    compatible = "qcom,rpmcc-msm8998", "qcom,rpmcc";
    #clock-cells = <1>;
   };

   rpmpd: power-controller {
    compatible = "qcom,msm8998-rpmpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmpd_opp_table>;

    rpmpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmpd_opp_ret_plus: opp2 {
      opp-level = <32>;
     };

     rpmpd_opp_min_svs: opp3 {
      opp-level = <48>;
     };

     rpmpd_opp_low_svs: opp4 {
      opp-level = <64>;
     };

     rpmpd_opp_svs: opp5 {
      opp-level = <128>;
     };

     rpmpd_opp_svs_plus: opp6 {
      opp-level = <192>;
     };

     rpmpd_opp_nom: opp7 {
      opp-level = <256>;
     };

     rpmpd_opp_nom_plus: opp8 {
      opp-level = <320>;
     };

     rpmpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmpd_opp_turbo_plus: opp10 {
      opp-level = <512>;
     };
    };
   };
  };
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-lpass {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 158 1>;

  mboxes = <&apcs_glb 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts = <0 451 1>;
  mboxes = <&apcs_glb 14>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-slpi {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;
  interrupts = <0 178 1>;
  mboxes = <&apcs_glb 26>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  slpi_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  slpi_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu4-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu4_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu5-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu5_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu6-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu6_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu7-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu7_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 12>;

   trips {
    gpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  gpu-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 13>;

   trips {
    gpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  clust0-mhm-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cluster0_mhm_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  clust1-mhm-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cluster1_mhm_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster1-l2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 11>;

   trips {
    cluster1_l2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 1>;

   trips {
    modem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 2>;

   trips {
    mem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  wlan-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 3>;

   trips {
    wlan_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-dsp-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 4>;

   trips {
    q6_dsp_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 5>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  multimedia-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 6>;

   trips {
    multimedia_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 8>,
        <1 2 8>,
        <1 3 8>,
        <1 0 8>;
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-msm8998";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x00100000 0xb0000>;

   clock-names = "xo", "sleep_clk";
   clocks = <&xo>, <&sleep_clk>;
# 824 "arch/arm64/boot/dts/qcom/msm8998.dtsi"
   protected-clocks = <181>,
        <182>,
        <183>;
  };

  rpm_msg_ram: sram@778000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00778000 0x7000>;
  };

  qfprom: qfprom@784000 {
   compatible = "qcom,msm8998-qfprom", "qcom,qfprom";
   reg = <0x00784000 0x621c>;
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2_hstx_trim: hstx-trim@23a {
    reg = <0x23a 0x1>;
    bits = <0 4>;
   };
  };

  tsens0: thermal@10ab000 {
   compatible = "qcom,msm8998-tsens", "qcom,tsens-v2";
   reg = <0x010ab000 0x1000>,
         <0x010aa000 0x1000>;
   #qcom,sensors = <14>;
   interrupts = <0 458 4>,
         <0 445 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal@10ae000 {
   compatible = "qcom,msm8998-tsens", "qcom,tsens-v2";
   reg = <0x010ae000 0x1000>,
         <0x010ad000 0x1000>;
   #qcom,sensors = <8>;
   interrupts = <0 184 4>,
         <0 430 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  anoc1_smmu: iommu@1680000 {
   compatible = "qcom,msm8998-smmu-v2", "qcom,smmu-v2";
   reg = <0x01680000 0x10000>;
   #iommu-cells = <1>;

   #global-interrupts = <0>;
   interrupts =
    <0 364 1>,
    <0 365 1>,
    <0 366 1>,
    <0 367 1>,
    <0 368 1>,
    <0 369 1>;
  };

  anoc2_smmu: iommu@16c0000 {
   compatible = "qcom,msm8998-smmu-v2", "qcom,smmu-v2";
   reg = <0x016c0000 0x40000>;
   #iommu-cells = <1>;

   #global-interrupts = <0>;
   interrupts =
    <0 373 1>,
    <0 374 1>,
    <0 375 1>,
    <0 376 1>,
    <0 377 1>,
    <0 378 1>,
    <0 462 1>,
    <0 463 1>,
    <0 464 1>,
    <0 465 1>;
  };

  pcie0: pci@1c00000 {
   compatible = "qcom,pcie-msm8996";
   reg = <0x01c00000 0x2000>,
    <0x1b000000 0xf1d>,
    <0x1b000f20 0xa8>,
    <0x1b100000 0x100000>;
   reg-names = "parf", "dbi", "elbi", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   #address-cells = <3>;
   #size-cells = <2>;
   num-lanes = <1>;
   phys = <&pciephy>;
   phy-names = "pciephy";
   status = "disabled";

   ranges = <0x01000000 0x0 0x1b200000 0x1b200000 0x0 0x100000>,
     <0x02000000 0x0 0x1b300000 0x1b300000 0x0 0xd00000>;

   #interrupt-cells = <1>;
   interrupts = <0 405 4>;
   interrupt-names = "msi";
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 135 4>,
     <0 0 0 2 &intc 0 0 136 4>,
     <0 0 0 3 &intc 0 0 138 4>,
     <0 0 0 4 &intc 0 0 139 4>;

   clocks = <&gcc 94>,
     <&gcc 93>,
     <&gcc 95>,
     <&gcc 92>,
     <&gcc 91>;
   clock-names = "pipe", "bus_master", "bus_slave", "cfg", "aux";

   power-domains = <&gcc 0>;
   iommu-map = <0x100 &anoc1_smmu 0x1480 1>;
   perst-gpios = <&tlmm 35 1>;
  };

  pcie_phy: phy@1c06000 {
   compatible = "qcom,msm8998-qmp-pcie-phy";
   reg = <0x01c06000 0x18c>;
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";
   ranges;

   clocks = <&gcc 96>,
     <&gcc 92>,
     <&gcc 169>;
   clock-names = "aux", "cfg_ahb", "ref";

   resets = <&gcc 76>, <&gcc 78>;
   reset-names = "phy", "common";

   vdda-phy-supply = <&vreg_l1a_0p875>;
   vdda-pll-supply = <&vreg_l2a_1p2>;

   pciephy: phy@1c06800 {
    reg = <0x01c06200 0x128>, <0x01c06400 0x1fc>, <0x01c06800 0x20c>;
    #phy-cells = <0>;

    clocks = <&gcc 94>;
    clock-names = "pipe0";
    clock-output-names = "pcie_0_pipe_clk_src";
    #clock-cells = <0>;
   };
  };

  ufshc: ufshc@1da4000 {
   compatible = "qcom,msm8998-ufshc", "qcom,ufshc", "jedec,ufs-2.0";
   reg = <0x01da4000 0x2500>;
   interrupts = <0 265 4>;
   phys = <&ufsphy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   power-domains = <&gcc 1>;
   status = "disabled";
   #reset-cells = <1>;

   clock-names =
    "core_clk",
    "bus_aggr_clk",
    "iface_clk",
    "core_clk_unipro",
    "ref_clk",
    "tx_lane0_sync_clk",
    "rx_lane0_sync_clk",
    "rx_lane1_sync_clk";
   clocks =
    <&gcc 109>,
    <&gcc 31>,
    <&gcc 108>,
    <&gcc 115>,
    <&rpmcc 80>,
    <&gcc 114>,
    <&gcc 112>,
    <&gcc 113>;
   freq-table-hz =
    <50000000 200000000>,
    <0 0>,
    <0 0>,
    <37500000 150000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>;

   resets = <&gcc 17>;
   reset-names = "rst";
  };

  ufsphy: phy@1da7000 {
   compatible = "qcom,msm8998-qmp-ufs-phy";
   reg = <0x01da7000 0x18c>;
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";
   ranges;

   clock-names =
    "ref",
    "ref_aux";
   clocks =
    <&gcc 168>,
    <&gcc 111>;

   reset-names = "ufsphy";
   resets = <&ufshc 0>;

   ufsphy_lanes: phy@1da7400 {
    reg = <0x01da7400 0x128>,
          <0x01da7600 0x1fc>,
          <0x01da7c00 0x1dc>,
          <0x01da7800 0x128>,
          <0x01da7a00 0x1fc>;
    #phy-cells = <0>;
   };
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01f40000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr_regs_1: syscon@1f60000 {
   compatible = "qcom,msm8998-tcsr", "syscon";
   reg = <0x01f60000 0x20000>;
  };

  tlmm: pinctrl@3400000 {
   compatible = "qcom,msm8998-pinctrl";
   reg = <0x03400000 0xc00000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   sdc2_on: sdc2-on {
    clk {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd {
     pins = "sdc2_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data {
     pins = "sdc2_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };

   sdc2_off: sdc2-off {
    clk {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd {
     pins = "sdc2_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data {
     pins = "sdc2_data";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_cd: sdc2-cd {
    pins = "gpio95";
    function = "gpio";
    bias-pull-up;
    drive-strength = <2>;
   };

   blsp1_uart3_on: blsp1-uart3-on {
    tx {
     pins = "gpio45";
     function = "blsp_uart3_a";
     drive-strength = <2>;
     bias-disable;
    };

    rx {
     pins = "gpio46";
     function = "blsp_uart3_a";
     drive-strength = <2>;
     bias-disable;
    };

    cts {
     pins = "gpio47";
     function = "blsp_uart3_a";
     drive-strength = <2>;
     bias-disable;
    };

    rfr {
     pins = "gpio48";
     function = "blsp_uart3_a";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_i2c1_default: blsp1-i2c1-default {
    pins = "gpio2", "gpio3";
    function = "blsp_i2c1";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c1_sleep: blsp1-i2c1-sleep {
    pins = "gpio2", "gpio3";
    function = "blsp_i2c1";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp1_i2c2_default: blsp1-i2c2-default {
    pins = "gpio32", "gpio33";
    function = "blsp_i2c2";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c2_sleep: blsp1-i2c2-sleep {
    pins = "gpio32", "gpio33";
    function = "blsp_i2c2";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp1_i2c3_default: blsp1-i2c3-default {
    pins = "gpio47", "gpio48";
    function = "blsp_i2c3";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c3_sleep: blsp1-i2c3-sleep {
    pins = "gpio47", "gpio48";
    function = "blsp_i2c3";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp1_i2c4_default: blsp1-i2c4-default {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c4_sleep: blsp1-i2c4-sleep {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp1_i2c5_default: blsp1-i2c5-default {
    pins = "gpio87", "gpio88";
    function = "blsp_i2c5";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c5_sleep: blsp1-i2c5-sleep {
    pins = "gpio87", "gpio88";
    function = "blsp_i2c5";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp1_i2c6_default: blsp1-i2c6-default {
    pins = "gpio43", "gpio44";
    function = "blsp_i2c6";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c6_sleep: blsp1-i2c6-sleep {
    pins = "gpio43", "gpio44";
    function = "blsp_i2c6";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp2_i2c1_default: blsp2-i2c1-default {
    pins = "gpio55", "gpio56";
    function = "blsp_i2c7";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c1_sleep: blsp2-i2c1-sleep {
    pins = "gpio55", "gpio56";
    function = "blsp_i2c7";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp2_i2c2_default: blsp2-i2c2-default {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c8";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c2_sleep: blsp2-i2c2-sleep {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c8";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp2_i2c3_default: blsp2-i2c3-default {
    pins = "gpio51", "gpio52";
    function = "blsp_i2c9";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c3_sleep: blsp2-i2c3-sleep {
    pins = "gpio51", "gpio52";
    function = "blsp_i2c9";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp2_i2c4_default: blsp2-i2c4-default {
    pins = "gpio67", "gpio68";
    function = "blsp_i2c10";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c4_sleep: blsp2-i2c4-sleep {
    pins = "gpio67", "gpio68";
    function = "blsp_i2c10";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp2_i2c5_default: blsp2-i2c5-default {
    pins = "gpio60", "gpio61";
    function = "blsp_i2c11";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c5_sleep: blsp2-i2c5-sleep {
    pins = "gpio60", "gpio61";
    function = "blsp_i2c11";
    drive-strength = <2>;
    bias-pull-up;
   };

   blsp2_i2c6_default: blsp2-i2c6-default {
    pins = "gpio83", "gpio84";
    function = "blsp_i2c12";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c6_sleep: blsp2-i2c6-sleep {
    pins = "gpio83", "gpio84";
    function = "blsp_i2c12";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  remoteproc_mss: remoteproc@4080000 {
   compatible = "qcom,msm8998-mss-pil";
   reg = <0x04080000 0x100>, <0x04180000 0x20>;
   reg-names = "qdsp6", "rmb";

   interrupts-extended =
    <&intc 0 448 1>,
    <&modem_smp2p_in 0 1>,
    <&modem_smp2p_in 1 1>,
    <&modem_smp2p_in 2 1>,
    <&modem_smp2p_in 3 1>,
    <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack",
       "shutdown-ack";

   clocks = <&gcc 171>,
     <&gcc 36>,
     <&gcc 172>,
     <&gcc 173>,
     <&gcc 174>,
     <&gcc 175>,
     <&rpmcc 8>,
     <&rpmcc 0>;
   clock-names = "iface", "bus", "mem", "gpll0_mss",
          "snoc_axi", "mnoc_axi", "qdss", "xo";

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   resets = <&gcc 108>;
   reset-names = "mss_restart";

   qcom,halt-regs = <&tcsr_regs_1 0x3000 0x5000 0x4000>;

   power-domains = <&rpmpd 0>,
     <&rpmpd 3>;
   power-domain-names = "cx", "mx";

   status = "disabled";

   mba {
    memory-region = <&mba_mem>;
   };

   mpss {
    memory-region = <&mpss_mem>;
   };

   glink-edge {
    interrupts = <0 452 1>;
    label = "modem";
    qcom,remote-pid = <1>;
    mboxes = <&apcs_glb 15>;
   };
  };

  adreno_gpu: gpu@5000000 {
   compatible = "qcom,adreno-540.1", "qcom,adreno";
   reg = <0x05000000 0x40000>;
   reg-names = "kgsl_3d0_reg_memory";

   clocks = <&gcc 77>,
    <&gpucc 8>,
    <&gcc 176>,
    <&gcc 75>,
    <&gpucc 6>,
    <&gpucc 7>;
   clock-names = "iface",
    "rbbmtimer",
    "mem",
    "mem_iface",
    "rbcpr",
    "core";

   interrupts = <0 300 4>;
   iommus = <&adreno_smmu 0>;
   operating-points-v2 = <&gpu_opp_table>;
   power-domains = <&rpmpd 3>;
   status = "disabled";

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";
    opp-710000097 {
     opp-hz = /bits/ 64 <710000097>;
     opp-level = <384>;
     opp-supported-hw = <0xFF>;
    };

    opp-670000048 {
     opp-hz = /bits/ 64 <670000048>;
     opp-level = <320>;
     opp-supported-hw = <0xFF>;
    };

    opp-596000097 {
     opp-hz = /bits/ 64 <596000097>;
     opp-level = <256>;
     opp-supported-hw = <0xFF>;
    };

    opp-515000097 {
     opp-hz = /bits/ 64 <515000097>;
     opp-level = <192>;
     opp-supported-hw = <0xFF>;
    };

    opp-414000000 {
     opp-hz = /bits/ 64 <414000000>;
     opp-level = <128>;
     opp-supported-hw = <0xFF>;
    };

    opp-342000000 {
     opp-hz = /bits/ 64 <342000000>;
     opp-level = <64>;
     opp-supported-hw = <0xFF>;
    };

    opp-257000000 {
     opp-hz = /bits/ 64 <257000000>;
     opp-level = <48>;
     opp-supported-hw = <0xFF>;
    };
   };
  };

  adreno_smmu: iommu@5040000 {
   compatible = "qcom,msm8998-smmu-v2", "qcom,smmu-v2";
   reg = <0x05040000 0x10000>;
   clocks = <&gcc 77>,
     <&gcc 176>,
     <&gcc 75>;
   clock-names = "iface", "mem", "mem_iface";

   #global-interrupts = <0>;
   #iommu-cells = <1>;
   interrupts =
    <0 329 4>,
    <0 330 4>,
    <0 331 4>;
# 1459 "arch/arm64/boot/dts/qcom/msm8998.dtsi"
   power-domains = <&gpucc 2>;
   status = "disabled";
  };

  gpucc: clock-controller@5065000 {
   compatible = "qcom,msm8998-gpucc";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x05065000 0x9000>;

   clocks = <&rpmcc 0>,
     <&gcc 127>;
   clock-names = "xo",
          "gpll0";
  };

  remoteproc_slpi: remoteproc@5800000 {
   compatible = "qcom,msm8998-slpi-pas";
   reg = <0x05800000 0x4040>;

   interrupts-extended = <&intc 0 390 1>,
           <&slpi_smp2p_in 0 1>,
           <&slpi_smp2p_in 1 1>,
           <&slpi_smp2p_in 2 1>,
           <&slpi_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   px-supply = <&vreg_lvs2a_1p8>;

   clocks = <&rpmcc 0>,
     <&rpmcc 64>;
   clock-names = "xo", "aggre2";

   memory-region = <&slpi_mem>;

   qcom,smem-states = <&slpi_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   power-domains = <&rpmpd 6>;
   power-domain-names = "ssc_cx";

   status = "disabled";

   glink-edge {
    interrupts = <0 179 1>;
    label = "dsps";
    qcom,remote-pid = <3>;
    mboxes = <&apcs_glb 27>;
   };
  };

  stm: stm@6002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0x06002000 0x1000>,
         <0x16280000 0x180000>;
   reg-names = "stm-base", "stm-data-base";
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel0_in7>;
     };
    };
   };
  };

  funnel1: funnel@6041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x06041000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint =
        <&merge_funnel_in0>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     funnel0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };
  };

  funnel2: funnel@6042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x06042000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   out-ports {
    port {
     funnel1_out: endpoint {
      remote-endpoint =
        <&merge_funnel_in1>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@6 {
     reg = <6>;
     funnel1_in6: endpoint {
      remote-endpoint =
        <&apss_merge_funnel_out>;
     };
    };
   };
  };

  funnel3: funnel@6045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x06045000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   out-ports {
    port {
     merge_funnel_out: endpoint {
      remote-endpoint =
        <&etf_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     merge_funnel_in0: endpoint {
      remote-endpoint =
        <&funnel0_out>;
     };
    };

    port@1 {
     reg = <1>;
     merge_funnel_in1: endpoint {
      remote-endpoint =
        <&funnel1_out>;
     };
    };
   };
  };

  replicator1: replicator@6046000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x06046000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   out-ports {
    port {
     replicator_out: endpoint {
      remote-endpoint = <&etr_in>;
     };
    };
   };

   in-ports {
    port {
     replicator_in: endpoint {
      remote-endpoint = <&etf_out>;
     };
    };
   };
  };

  etf: etf@6047000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x06047000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   out-ports {
    port {
     etf_out: endpoint {
      remote-endpoint =
        <&replicator_in>;
     };
    };
   };

   in-ports {
    port {
     etf_in: endpoint {
      remote-endpoint =
        <&merge_funnel_out>;
     };
    };
   };
  };

  etr: etr@6048000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x06048000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";
   arm,scatter-gather;

   in-ports {
    port {
     etr_in: endpoint {
      remote-endpoint =
        <&replicator_out>;
     };
    };
   };
  };

  etm1: etm@7840000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x07840000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU0>;

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in0>;
     };
    };
   };
  };

  etm2: etm@7940000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x07940000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU1>;

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in1>;
     };
    };
   };
  };

  etm3: etm@7a40000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x07a40000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU2>;

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in2>;
     };
    };
   };
  };

  etm4: etm@7b40000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x07b40000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU3>;

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint =
        <&apss_funnel_in3>;
     };
    };
   };
  };

  funnel4: funnel@7b60000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x07b60000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   out-ports {
    port {
     apss_funnel_out: endpoint {
      remote-endpoint =
        <&apss_merge_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     apss_funnel_in0: endpoint {
      remote-endpoint =
        <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;
     apss_funnel_in1: endpoint {
      remote-endpoint =
        <&etm1_out>;
     };
    };

    port@2 {
     reg = <2>;
     apss_funnel_in2: endpoint {
      remote-endpoint =
        <&etm2_out>;
     };
    };

    port@3 {
     reg = <3>;
     apss_funnel_in3: endpoint {
      remote-endpoint =
        <&etm3_out>;
     };
    };

    port@4 {
     reg = <4>;
     apss_funnel_in4: endpoint {
      remote-endpoint =
        <&etm4_out>;
     };
    };

    port@5 {
     reg = <5>;
     apss_funnel_in5: endpoint {
      remote-endpoint =
        <&etm5_out>;
     };
    };

    port@6 {
     reg = <6>;
     apss_funnel_in6: endpoint {
      remote-endpoint =
        <&etm6_out>;
     };
    };

    port@7 {
     reg = <7>;
     apss_funnel_in7: endpoint {
      remote-endpoint =
        <&etm7_out>;
     };
    };
   };
  };

  funnel5: funnel@7b70000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x07b70000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   out-ports {
    port {
     apss_merge_funnel_out: endpoint {
      remote-endpoint =
        <&funnel1_in6>;
     };
    };
   };

   in-ports {
    port {
     apss_merge_funnel_in: endpoint {
      remote-endpoint =
        <&apss_funnel_out>;
     };
    };
   };
  };

  etm5: etm@7c40000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x07c40000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU4>;

   port{
    etm4_out: endpoint {
     remote-endpoint = <&apss_funnel_in4>;
    };
   };
  };

  etm6: etm@7d40000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x07d40000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU5>;

   port{
    etm5_out: endpoint {
     remote-endpoint = <&apss_funnel_in5>;
    };
   };
  };

  etm7: etm@7e40000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x07e40000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU6>;

   port{
    etm6_out: endpoint {
     remote-endpoint = <&apss_funnel_in6>;
    };
   };
  };

  etm8: etm@7f40000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x07f40000 0x1000>;
   status = "disabled";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU7>;

   port{
    etm7_out: endpoint {
     remote-endpoint = <&apss_funnel_in7>;
    };
   };
  };

  sram@290000 {
   compatible = "qcom,rpm-stats";
   reg = <0x00290000 0x10000>;
  };

  spmi_bus: spmi@800f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0800f000 0x1000>,
    <0x08400000 0x1000000>,
    <0x09400000 0x1000000>,
    <0x0a400000 0x220000>,
    <0x0800a000 0x3000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 326 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  usb3: usb@a8f8800 {
   compatible = "qcom,msm8998-dwc3", "qcom,dwc3";
   reg = <0x0a8f8800 0x400>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 71>,
     <&gcc 116>,
     <&gcc 32>,
     <&gcc 118>,
     <&gcc 117>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 117>,
       <&gcc 116>;
   assigned-clock-rates = <19200000>, <120000000>;

   interrupts = <0 347 4>,
         <0 243 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq";

   power-domains = <&gcc 2>;

   resets = <&gcc 18>;

   usb3_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0x0a800000 0xcd00>;
    interrupts = <0 131 4>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&qusb2phy>, <&usb1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x10>;
   };
  };

  usb3phy: phy@c010000 {
   compatible = "qcom,msm8998-qmp-usb3-phy";
   reg = <0x0c010000 0x18c>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 119>,
     <&gcc 121>,
     <&gcc 166>;
   clock-names = "aux", "cfg_ahb", "ref";

   resets = <&gcc 69>,
     <&gcc 70>;
   reset-names = "phy", "common";

   usb1_ssphy: phy@c010200 {
    reg = <0xc010200 0x128>,
          <0xc010400 0x200>,
          <0xc010c00 0x20c>,
          <0xc010600 0x128>,
          <0xc010800 0x200>;
    #phy-cells = <0>;
    #clock-cells = <0>;
    clocks = <&gcc 120>;
    clock-names = "pipe0";
    clock-output-names = "usb3_phy_pipe_clk_src";
   };
  };

  qusb2phy: phy@c012000 {
   compatible = "qcom,msm8998-qusb2-phy";
   reg = <0x0c012000 0x2a8>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&gcc 121>,
     <&gcc 170>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 106>;

   nvmem-cells = <&qusb2_hstx_trim>;
  };

  sdhc2: mmc@c0a4900 {
   compatible = "qcom,msm8998-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x0c0a4900 0x314>, <0x0c0a4000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 125 4>,
         <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clock-names = "iface", "core", "xo";
   clocks = <&gcc 101>,
     <&gcc 102>,
     <&xo>;
   bus-width = <4>;
   status = "disabled";
  };

  blsp1_dma: dma-controller@c144000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x0c144000 0x25000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 37>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
   num-channels = <18>;
   qcom,num-ees = <4>;
  };

  blsp1_uart3: serial@c171000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x0c171000 0x1000>;
   interrupts = <0 109 4>;
   clocks = <&gcc 53>,
     <&gcc 37>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 4>, <&blsp1_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_uart3_on>;
   status = "disabled";
  };

  blsp1_i2c1: i2c@c175000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c175000 0x600>;
   interrupts = <0 95 4>;

   clocks = <&gcc 38>,
     <&gcc 37>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 6>, <&blsp1_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c1_default>;
   pinctrl-1 = <&blsp1_i2c1_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp1_i2c2: i2c@c176000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c176000 0x600>;
   interrupts = <0 96 4>;

   clocks = <&gcc 40>,
     <&gcc 37>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 8>, <&blsp1_dma 9>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c2_default>;
   pinctrl-1 = <&blsp1_i2c2_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp1_i2c3: i2c@c177000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c177000 0x600>;
   interrupts = <0 97 4>;

   clocks = <&gcc 42>,
     <&gcc 37>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 10>, <&blsp1_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c3_default>;
   pinctrl-1 = <&blsp1_i2c3_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp1_i2c4: i2c@c178000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c178000 0x600>;
   interrupts = <0 98 4>;

   clocks = <&gcc 44>,
     <&gcc 37>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 12>, <&blsp1_dma 13>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c4_default>;
   pinctrl-1 = <&blsp1_i2c4_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp1_i2c5: i2c@c179000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c179000 0x600>;
   interrupts = <0 99 4>;

   clocks = <&gcc 46>,
     <&gcc 37>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 14>, <&blsp1_dma 15>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c5_default>;
   pinctrl-1 = <&blsp1_i2c5_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp1_i2c6: i2c@c17a000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c17a000 0x600>;
   interrupts = <0 100 4>;

   clocks = <&gcc 48>,
     <&gcc 37>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 16>, <&blsp1_dma 17>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c6_default>;
   pinctrl-1 = <&blsp1_i2c6_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp2_dma: dma-controller@c184000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x0c184000 0x25000>;
   interrupts = <0 239 4>;
   clocks = <&gcc 54>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
   num-channels = <18>;
   qcom,num-ees = <4>;
  };

  blsp2_uart1: serial@c1b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x0c1b0000 0x1000>;
   interrupts = <0 114 4>;
   clocks = <&gcc 69>,
     <&gcc 54>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp2_i2c1: i2c@c1b5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b5000 0x600>;
   interrupts = <0 101 4>;

   clocks = <&gcc 55>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 6>, <&blsp2_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c1_default>;
   pinctrl-1 = <&blsp2_i2c1_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp2_i2c2: i2c@c1b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b6000 0x600>;
   interrupts = <0 102 4>;

   clocks = <&gcc 57>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 8>, <&blsp2_dma 9>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c2_default>;
   pinctrl-1 = <&blsp2_i2c2_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp2_i2c3: i2c@c1b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b7000 0x600>;
   interrupts = <0 103 4>;

   clocks = <&gcc 59>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 10>, <&blsp2_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c3_default>;
   pinctrl-1 = <&blsp2_i2c3_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp2_i2c4: i2c@c1b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b8000 0x600>;
   interrupts = <0 104 4>;

   clocks = <&gcc 61>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 12>, <&blsp2_dma 13>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c4_default>;
   pinctrl-1 = <&blsp2_i2c4_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp2_i2c5: i2c@c1b9000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b9000 0x600>;
   interrupts = <0 105 4>;

   clocks = <&gcc 63>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 14>, <&blsp2_dma 15>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c5_default>;
   pinctrl-1 = <&blsp2_i2c5_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp2_i2c6: i2c@c1ba000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1ba000 0x600>;
   interrupts = <0 106 4>;

   clocks = <&gcc 65>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 16>, <&blsp2_dma 17>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c6_default>;
   pinctrl-1 = <&blsp2_i2c6_sleep>;
   clock-frequency = <400000>;

   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmcc: clock-controller@c8c0000 {
   compatible = "qcom,mmcc-msm8998";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0xc8c0000 0x40000>;

   clock-names = "xo",
          "gpll0",
          "dsi0dsi",
          "dsi0byte",
          "dsi1dsi",
          "dsi1byte",
          "hdmipll",
          "dplink",
          "dpvco",
          "core_bi_pll_test_se";
   clocks = <&rpmcc 0>,
     <&gcc 178>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>;
  };

  mmss_smmu: iommu@cd00000 {
   compatible = "qcom,msm8998-smmu-v2", "qcom,smmu-v2";
   reg = <0x0cd00000 0x40000>;
   #iommu-cells = <1>;

   clocks = <&mmcc 140>,
     <&mmcc 141>,
     <&rpmcc 66>,
     <&mmcc 142>;
   clock-names = "iface-mm", "iface-smmu",
          "bus-mm", "bus-smmu";

   #global-interrupts = <0>;
   interrupts =
    <0 263 4>,
    <0 266 4>,
    <0 267 4>,
    <0 268 4>,
    <0 244 4>,
    <0 245 4>,
    <0 247 4>,
    <0 248 4>,
    <0 249 4>,
    <0 250 4>,
    <0 251 4>,
    <0 252 4>,
    <0 253 4>,
    <0 254 4>,
    <0 255 4>,
    <0 256 4>,
    <0 260 4>,
    <0 261 4>,
    <0 262 4>,
    <0 272 4>;
  };

  remoteproc_adsp: remoteproc@17300000 {
   compatible = "qcom,msm8998-adsp-pas";
   reg = <0x17300000 0x4040>;

   interrupts-extended = <&intc 0 162 1>,
           <&adsp_smp2p_in 0 1>,
           <&adsp_smp2p_in 1 1>,
           <&adsp_smp2p_in 2 1>,
           <&adsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   memory-region = <&adsp_mem>;

   qcom,smem-states = <&adsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   power-domains = <&rpmpd 0>;
   power-domain-names = "cx";

   status = "disabled";

   glink-edge {
    interrupts = <0 157 1>;
    label = "lpass";
    qcom,remote-pid = <2>;
    mboxes = <&apcs_glb 9>;
   };
  };

  apcs_glb: mailbox@17911000 {
   compatible = "qcom,msm8998-apcs-hmss-global";
   reg = <0x17911000 0x1000>;

   #mbox-cells = <1>;
  };

  timer@17920000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x17920000 0x1000>;

   frame@17921000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0x17921000 0x1000>,
          <0x17922000 0x1000>;
   };

   frame@17923000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x17923000 0x1000>;
    status = "disabled";
   };

   frame@17924000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x17924000 0x1000>;
    status = "disabled";
   };

   frame@17925000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x17925000 0x1000>;
    status = "disabled";
   };

   frame@17926000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x17926000 0x1000>;
    status = "disabled";
   };

   frame@17927000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x17927000 0x1000>;
    status = "disabled";
   };

   frame@17928000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x17928000 0x1000>;
    status = "disabled";
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   reg = <0x17a00000 0x10000>,
         <0x17b00000 0x100000>;
   #interrupt-cells = <3>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
   interrupts = <1 9 4>;
  };

  wifi: wifi@18800000 {
   compatible = "qcom,wcn3990-wifi";
   status = "disabled";
   reg = <0x18800000 0x800000>;
   reg-names = "membase";
   memory-region = <&wlan_msa_mem>;
   clocks = <&rpmcc 24>;
   clock-names = "cxo_ref_clk_pin";
   interrupts =
    <0 413 4>,
    <0 414 4>,
    <0 415 4>,
    <0 416 4>,
    <0 417 4>,
    <0 418 4>,
    <0 420 4>,
    <0 421 4>,
    <0 422 4>,
    <0 423 4>,
    <0 424 4>,
    <0 425 4>;
   iommus = <&anoc2_smmu 0x1900>,
     <&anoc2_smmu 0x1901>;
   qcom,snoc-host-cap-8bit-quirk;
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/msm8998-clamshell.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8005.dtsi" 1



# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 5 "arch/arm64/boot/dts/qcom/pm8005.dtsi" 2


&spmi_bus {
 pm8005_lsid0: pmic@4 {
  compatible = "qcom,pm8005", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8005_gpio: gpios@c000 {
   compatible = "qcom,pm8005-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8005_gpio 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 pm8005_lsid1: pmic@5 {
  compatible = "qcom,pm8005", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8005_regulators: regulators {
   compatible = "qcom,pm8005-regulators";
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/msm8998-clamshell.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8998.dtsi" 1



# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 5 "arch/arm64/boot/dts/qcom/pm8998.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm8998.dtsi" 2


# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 9 "arch/arm64/boot/dts/qcom/pm8998.dtsi" 2

/ {
 thermal-zones {
  pm8998-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&pm8998_temp>;

   trips {
    pm8998_alert0: pm8998-alert0 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "passive";
    };
    pm8998_crit: pm8998-crit {
     temperature = <125000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8998_lsid0: pmic@0 {
  compatible = "qcom,pm8998", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8998_pon: pon@800 {
   compatible = "qcom,pm8998-pon";

   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pm8998_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };
  };

  pm8998_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 1>;
   io-channels = <&pm8998_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8998_coincell: coincell@2800 {
   compatible = "qcom,pm8941-coincell";
   reg = <0x2800>;

   status = "disabled";
  };

  pm8998_adc: adc@3100 {
   compatible = "qcom,spmi-adc-rev2";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   adc-chan@6 {
    reg = <0x06>;
    label = "die_temp";
   };
  };

  pm8998_adc_tm: adc-tm@3400 {
   compatible = "qcom,spmi-adc-tm-hc";
   reg = <0x3400>;
   interrupts = <0x0 0x34 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pm8998_gpio: gpios@c000 {
   compatible = "qcom,pm8998-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8998_gpio 0 0 26>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 pm8998_lsid1: pmic@1 {
  compatible = "qcom,pm8998", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 13 "arch/arm64/boot/dts/qcom/msm8998-clamshell.dtsi" 2

/ {
 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-always-on;
  regulator-boot-on;
 };
};

&blsp1_uart3 {
 status = "okay";

 bluetooth {
  compatible = "qcom,wcn3990-bt";

  vddio-supply = <&vreg_s4a_1p8>;
  vddxo-supply = <&vreg_l7a_1p8>;
  vddrf-supply = <&vreg_l17a_1p3>;
  vddch0-supply = <&vreg_l25a_3p3>;
  max-speed = <3200000>;
 };
};

&blsp1_uart3_on {
 rx {
  /delete-property/ bias-disable;






  bias-pull-up;
 };

 cts {
  /delete-property/ bias-disable;




  bias-pull-down;
 };
};






&CPU0 {
 cpu-idle-states = <&LITTLE_CPU_SLEEP_1>;
};

&CPU1 {
 cpu-idle-states = <&LITTLE_CPU_SLEEP_1>;
};

&CPU2 {
 cpu-idle-states = <&LITTLE_CPU_SLEEP_1>;
};

&CPU3 {
 cpu-idle-states = <&LITTLE_CPU_SLEEP_1>;
};

&CPU4 {
 cpu-idle-states = <&BIG_CPU_SLEEP_1>;
};

&CPU5 {
 cpu-idle-states = <&BIG_CPU_SLEEP_1>;
};

&CPU6 {
 cpu-idle-states = <&BIG_CPU_SLEEP_1>;
};

&CPU7 {
 cpu-idle-states = <&BIG_CPU_SLEEP_1>;
};







&mmcc {
 status = "disabled";
};

&mmss_smmu {
 status = "disabled";
};

&pcie0 {
 status = "okay";
};

&pcie_phy {
 status = "okay";
};

&pm8005_regulators {
 vdd_s1-supply = <&vph_pwr>;

 pm8005_s1: s1 {
  regulator-min-microvolt = <524000>;
  regulator-max-microvolt = <1100000>;
  regulator-enable-ramp-delay = <500>;


  regulator-always-on;
 };
};

&qusb2phy {
 status = "okay";

 vdd-supply = <&vreg_l1a_0p875>;
 vdda-pll-supply = <&vreg_l12a_1p8>;
 vdda-phy-dpdm-supply = <&vreg_l24a_3p075>;
};

&rpm_requests {
 pm8998-regulators {
  compatible = "qcom,rpm-pm8998-regulators";

  vdd_s1-supply = <&vph_pwr>;
  vdd_s2-supply = <&vph_pwr>;
  vdd_s3-supply = <&vph_pwr>;
  vdd_s4-supply = <&vph_pwr>;
  vdd_s5-supply = <&vph_pwr>;
  vdd_s6-supply = <&vph_pwr>;
  vdd_s7-supply = <&vph_pwr>;
  vdd_s8-supply = <&vph_pwr>;
  vdd_s9-supply = <&vph_pwr>;
  vdd_s10-supply = <&vph_pwr>;
  vdd_s11-supply = <&vph_pwr>;
  vdd_s12-supply = <&vph_pwr>;
  vdd_s13-supply = <&vph_pwr>;
  vdd_l1_l27-supply = <&vreg_s7a_1p025>;
  vdd_l2_l8_l17-supply = <&vreg_s3a_1p35>;
  vdd_l3_l11-supply = <&vreg_s7a_1p025>;
  vdd_l4_l5-supply = <&vreg_s7a_1p025>;
  vdd_l6-supply = <&vreg_s5a_2p04>;
  vdd_l7_l12_l14_l15-supply = <&vreg_s5a_2p04>;
  vdd_l9-supply = <&vph_pwr>;
  vdd_l10_l23_l25-supply = <&vph_pwr>;
  vdd_l13_l19_l21-supply = <&vph_pwr>;
  vdd_l16_l28-supply = <&vph_pwr>;
  vdd_l18_l22-supply = <&vph_pwr>;
  vdd_l20_l24-supply = <&vph_pwr>;
  vdd_l26-supply = <&vreg_s3a_1p35>;
  vdd_lvs1_lvs2-supply = <&vreg_s4a_1p8>;

  vreg_s3a_1p35: s3 {
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
  };

  vreg_s4a_1p8: s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-allow-set-load;
  };

  vreg_s5a_2p04: s5 {
   regulator-min-microvolt = <1904000>;
   regulator-max-microvolt = <2040000>;
  };

  vreg_s7a_1p025: s7 {
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1028000>;
  };

  vreg_l1a_0p875: l1 {
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-allow-set-load;
  };

  vreg_l2a_1p2: l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-allow-set-load;
  };

  vreg_l3a_1p0: l3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
  };

  vreg_l5a_0p8: l5 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
  };

  vreg_l6a_1p8: l6 {
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <1808000>;
  };

  vreg_l7a_1p8: l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-allow-set-load;
  };

  vreg_l8a_1p2: l8 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };

  vreg_l9a_1p8: l9 {
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <2960000>;
  };

  vreg_l10a_1p8: l10 {
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <2960000>;
  };

  vreg_l11a_1p0: l11 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
  };

  vreg_l12a_1p8: l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  vreg_l13a_2p95: l13 {
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <2960000>;
  };

  vreg_l14a_1p88: l14 {
   regulator-min-microvolt = <1880000>;
   regulator-max-microvolt = <1880000>;
  };

  vreg_l15a_1p8: l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  vreg_l16a_2p7: l16 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2704000>;
  };

  vreg_l17a_1p3: l17 {
   regulator-min-microvolt = <1304000>;
   regulator-max-microvolt = <1304000>;
   regulator-allow-set-load;
  };

  vreg_l18a_2p7: l18 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2704000>;
  };

  vreg_l19a_3p0: l19 {
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
  };

  vreg_l20a_2p95: l20 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   regulator-allow-set-load;
  };

  vreg_l21a_2p95: l21 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   regulator-allow-set-load;
   regulator-system-load = <800000>;
  };

  vreg_l22a_2p85: l22 {
   regulator-min-microvolt = <2864000>;
   regulator-max-microvolt = <2864000>;
  };

  vreg_l23a_3p3: l23 {
   regulator-min-microvolt = <3312000>;
   regulator-max-microvolt = <3312000>;
  };

  vreg_l24a_3p075: l24 {
   regulator-min-microvolt = <3088000>;
   regulator-max-microvolt = <3088000>;
  };

  vreg_l25a_3p3: l25 {
   regulator-min-microvolt = <3104000>;
   regulator-max-microvolt = <3312000>;
   regulator-allow-set-load;
  };

  vreg_l26a_1p2: l26 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };

  vreg_l28_3p0: l28 {
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
  };

  vreg_lvs1a_1p8: lvs1 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  vreg_lvs2a_1p8: lvs2 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
 };
};

&remoteproc_mss {
 status = "okay";
};

&sdhc2 {
 status = "okay";

 vmmc-supply = <&vreg_l21a_2p95>;
 vqmmc-supply = <&vreg_l13a_2p95>;

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&sdc2_on &sdc2_cd>;
 pinctrl-1 = <&sdc2_off &sdc2_cd>;
};

&tlmm {
 gpio-reserved-ranges = <0 4>, <81 4>;

 touchpad: touchpad-pin {
  pins = "gpio123";
  bias-pull-up;
 };
};

&ufshc {
 status = "okay";
};

&ufsphy {
 status = "okay";
 vdda-phy-supply = <&vreg_l1a_0p875>;
 vdda-pll-supply = <&vreg_l2a_1p2>;
};

&usb3 {
 status = "okay";
};

&usb3_dwc3 {
 dr_mode = "host";
};

&usb3phy {
 status = "okay";

 vdda-phy-supply = <&vreg_l1a_0p875>;
 vdda-pll-supply = <&vreg_l2a_1p2>;
};

&wifi {
 status = "okay";

 vdd-0.8-cx-mx-supply = <&vreg_l5a_0p8>;
 vdd-1.8-xo-supply = <&vreg_l7a_1p8>;
 vdd-1.3-rfa-supply = <&vreg_l17a_1p3>;
 vdd-3.3-ch0-supply = <&vreg_l25a_3p3>;
};
# 7 "arch/arm64/boot/dts/qcom/msm8998-hp-envy-x2.dts" 2

/ {
 model = "HP Envy x2";
 compatible = "hp,envy-x2", "qcom,msm8998";
 chassis-type = "convertible";
};

&blsp1_i2c6 {
 status = "okay";

 keyboard@3a {
  compatible = "hid-over-i2c";
  reg = <0x3a>;
  pinctrl-names = "default";
  pinctrl-0 = <&touchpad>;

  interrupt-parent = <&tlmm>;
  interrupts = <121 8>;

  hid-descr-addr = <0x0001>;
 };
};

&sdhc2 {
 cd-gpios = <&tlmm 95 1>;
};
