$date
	Sun Jul  6 12:54:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_memory_tb $end
$var wire 8 ! tb_read_data [7:0] $end
$var reg 8 " tb_address [7:0] $end
$var reg 1 # tb_clk $end
$var reg 1 $ tb_mem_read $end
$var reg 1 % tb_mem_write $end
$var reg 8 & tb_write_data [7:0] $end
$scope module uut $end
$var wire 8 ' address [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ mem_read $end
$var wire 1 % mem_write $end
$var wire 8 ( write_data [7:0] $end
$var reg 8 ) read_data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
0$
0#
b0 "
b0 !
$end
#5000
1#
#10000
bx !
bx )
0#
1$
#15000
1#
#20000
b0 !
b0 )
0#
0$
1%
b10101010 &
b10101010 (
#25000
1#
#30000
b10101010 !
b10101010 )
0#
1$
0%
#35000
1#
#40000
b0 !
b0 )
0#
0$
1%
b10111011 &
b10111011 (
b10000 "
b10000 '
#45000
1#
#50000
b10111011 !
b10111011 )
0#
1$
0%
#55000
1#
#60000
b0 !
b0 )
0#
0$
1%
b11001100 &
b11001100 (
b11111111 "
b11111111 '
#65000
1#
#70000
b11001100 !
b11001100 )
0#
1$
0%
#75000
1#
#80000
bx !
bx )
0#
b1 "
b1 '
#85000
1#
#90000
b10101010 !
b10101010 )
0#
1%
b11011101 &
b11011101 (
b0 "
b0 '
#95000
b11011101 !
b11011101 )
1#
#100000
b0 !
b0 )
0#
0$
0%
b11101110 &
b11101110 (
b101 "
b101 '
#105000
1#
#110000
0#
