#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 23 03:08:16 2022
# Process ID: 10916
# Current directory: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.runs/synth_1
# Command line: vivado.exe -log LFSR.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LFSR.tcl
# Log file: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.runs/synth_1/LFSR.vds
# Journal file: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LFSR.tcl -notrace
Command: synth_design -top LFSR -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/LFSR.vhd:27]
	Parameter Nbit bound to: 16 - type: integer 
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'shift_reg' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:8' bound to instance 'LFSR' of component 'shift_reg' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/LFSR.vhd:44]
INFO: [Synth 8-638] synthesizing module 'shift_reg' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:25]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FF0' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:24]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFI' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/dff.vhd:10' bound to instance 'FFN' of component 'dff' [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (2#1) [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/shift_reg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (3#1) [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/src/LFSR.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1003.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.srcs/constrs_lfsr/new/lfsr.xdc]
Finished Parsing XDC File [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.srcs/constrs_lfsr/new/lfsr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    32|
|3     |LUT3 |    16|
|4     |LUT6 |     1|
|5     |FDCE |    16|
|6     |FDPE |    16|
|7     |LDC  |    16|
|8     |IBUF |    18|
|9     |OBUF |    17|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.066 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1003.066 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.066 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.934 ; gain = 10.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.runs/synth_1/LFSR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LFSR_utilization_synth.rpt -pb LFSR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 23 03:08:59 2022...
