<profile>

<section name = "Vitis HLS Report for 'am_accel'" level="0">
<item name = "Date">Thu Aug  8 21:21:31 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">am_ip</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.880 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_16_1">?, ?, 2, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 36, 60, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 47, -</column>
<column name="Register">-, -, 4, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="mul_32s_32s_32_1_1_U1">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="out_r_TKEEP_int_regslice">and, 0, 0, 4, 4, 4</column>
<column name="out_r_TSTRB_int_regslice">and, 0, 0, 4, 4, 4</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="b_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_r_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="tmp1_last_V_reg_209">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, am_accel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, am_accel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, am_accel, return value</column>
<column name="a_TDATA">in, 32, axis, a_V_data_V, pointer</column>
<column name="a_TVALID">in, 1, axis, a_V_dest_V, pointer</column>
<column name="a_TREADY">out, 1, axis, a_V_dest_V, pointer</column>
<column name="a_TDEST">in, 6, axis, a_V_dest_V, pointer</column>
<column name="a_TKEEP">in, 4, axis, a_V_keep_V, pointer</column>
<column name="a_TSTRB">in, 4, axis, a_V_strb_V, pointer</column>
<column name="a_TUSER">in, 2, axis, a_V_user_V, pointer</column>
<column name="a_TLAST">in, 1, axis, a_V_last_V, pointer</column>
<column name="a_TID">in, 5, axis, a_V_id_V, pointer</column>
<column name="b_TDATA">in, 32, axis, b_V_data_V, pointer</column>
<column name="b_TVALID">in, 1, axis, b_V_dest_V, pointer</column>
<column name="b_TREADY">out, 1, axis, b_V_dest_V, pointer</column>
<column name="b_TDEST">in, 6, axis, b_V_dest_V, pointer</column>
<column name="b_TKEEP">in, 4, axis, b_V_keep_V, pointer</column>
<column name="b_TSTRB">in, 4, axis, b_V_strb_V, pointer</column>
<column name="b_TUSER">in, 2, axis, b_V_user_V, pointer</column>
<column name="b_TLAST">in, 1, axis, b_V_last_V, pointer</column>
<column name="b_TID">in, 5, axis, b_V_id_V, pointer</column>
<column name="out_r_TDATA">out, 32, axis, out_V_data_V, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_V_dest_V, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_V_dest_V, pointer</column>
<column name="out_r_TDEST">out, 6, axis, out_V_dest_V, pointer</column>
<column name="out_r_TKEEP">out, 4, axis, out_V_keep_V, pointer</column>
<column name="out_r_TSTRB">out, 4, axis, out_V_strb_V, pointer</column>
<column name="out_r_TUSER">out, 2, axis, out_V_user_V, pointer</column>
<column name="out_r_TLAST">out, 1, axis, out_V_last_V, pointer</column>
<column name="out_r_TID">out, 5, axis, out_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
