{"vcs1":{"timestamp_begin":1696177904.361922512, "rt":21.65, "ut":18.43, "st":1.02}}
{"vcselab":{"timestamp_begin":1696177926.111257793, "rt":2.52, "ut":0.46, "st":0.18}}
{"link":{"timestamp_begin":1696177928.703484902, "rt":0.48, "ut":0.29, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696177903.565075382}
{"VCS_COMP_START_TIME": 1696177903.565075382}
{"VCS_COMP_END_TIME": 1696177929.366610133}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 391440}}
{"stitch_vcselab": {"peak_mem": 227832}}
