Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May 17 12:18:05 2024
| Host         : yogurtseversever running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file single_port_sync_ram_timing_summary_routed.rpt -pb single_port_sync_ram_timing_summary_routed.pb -rpx single_port_sync_ram_timing_summary_routed.rpx -warn_on_violation
| Design       : single_port_sync_ram
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (38)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.725        0.000                      0                   32        0.265        0.000                      0                   32        3.750        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.725        0.000                      0                   32        0.265        0.000                      0                   32        3.750        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 mem_reg_0_15_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 1.319ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 14.411 - 10.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.714     4.774    mem_reg_0_15_0_0/WCLK
    SLICE_X2Y67          RAMS32                                       r  mem_reg_0_15_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.093 r  mem_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.000     6.093    mem_reg_0_15_0_0_n_0
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    14.411    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[0]/C
                         clock pessimism              0.363    14.774    
                         clock uncertainty           -0.035    14.738    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.079    14.817    tmp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 mem_reg_0_15_13_13/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 1.319ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 14.407 - 10.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     4.769    mem_reg_0_15_13_13/WCLK
    SLICE_X2Y71          RAMS32                                       r  mem_reg_0_15_13_13/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.088 r  mem_reg_0_15_13_13/SP/O
                         net (fo=1, routed)           0.000     6.088    mem_reg_0_15_13_13_n_0
    SLICE_X2Y71          FDRE                                         r  tmp_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.590    14.407    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  tmp_data_reg[13]/C
                         clock pessimism              0.362    14.769    
                         clock uncertainty           -0.035    14.733    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.079    14.812    tmp_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 mem_reg_0_15_17_17/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 1.319ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.703     4.763    mem_reg_0_15_17_17/WCLK
    SLICE_X2Y74          RAMS32                                       r  mem_reg_0_15_17_17/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.082 r  mem_reg_0_15_17_17/SP/O
                         net (fo=1, routed)           0.000     6.082    mem_reg_0_15_17_17_n_0
    SLICE_X2Y74          FDRE                                         r  tmp_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.585    14.402    clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  tmp_data_reg[17]/C
                         clock pessimism              0.361    14.763    
                         clock uncertainty           -0.035    14.727    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)        0.079    14.806    tmp_data_reg[17]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 mem_reg_0_15_20_20/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 1.319ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.710     4.770    mem_reg_0_15_20_20/WCLK
    SLICE_X2Y79          RAMS32                                       r  mem_reg_0_15_20_20/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.089 r  mem_reg_0_15_20_20/SP/O
                         net (fo=1, routed)           0.000     6.089    mem_reg_0_15_20_20_n_0
    SLICE_X2Y79          FDRE                                         r  tmp_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.591    14.408    clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  tmp_data_reg[20]/C
                         clock pessimism              0.362    14.770    
                         clock uncertainty           -0.035    14.734    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.079    14.813    tmp_data_reg[20]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 mem_reg_0_15_24_24/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 1.319ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 14.412 - 10.000 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.715     4.775    mem_reg_0_15_24_24/WCLK
    SLICE_X2Y83          RAMS32                                       r  mem_reg_0_15_24_24/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.094 r  mem_reg_0_15_24_24/SP/O
                         net (fo=1, routed)           0.000     6.094    mem_reg_0_15_24_24_n_0
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595    14.412    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[24]/C
                         clock pessimism              0.363    14.775    
                         clock uncertainty           -0.035    14.739    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.079    14.818    tmp_data_reg[24]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 mem_reg_0_15_28_28/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 1.319ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 14.413 - 10.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     4.776    mem_reg_0_15_28_28/WCLK
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_28_28/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.095 r  mem_reg_0_15_28_28/SP/O
                         net (fo=1, routed)           0.000     6.095    mem_reg_0_15_28_28_n_0
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596    14.413    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[28]/C
                         clock pessimism              0.363    14.776    
                         clock uncertainty           -0.035    14.740    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.079    14.819    tmp_data_reg[28]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 mem_reg_0_15_6_6/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 1.319ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 14.413 - 10.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     4.776    mem_reg_0_15_6_6/WCLK
    SLICE_X2Y65          RAMS32                                       r  mem_reg_0_15_6_6/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.095 r  mem_reg_0_15_6_6/SP/O
                         net (fo=1, routed)           0.000     6.095    mem_reg_0_15_6_6_n_0
    SLICE_X2Y65          FDRE                                         r  tmp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596    14.413    clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  tmp_data_reg[6]/C
                         clock pessimism              0.363    14.776    
                         clock uncertainty           -0.035    14.740    
    SLICE_X2Y65          FDRE (Setup_fdre_C_D)        0.079    14.819    tmp_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 mem_reg_0_15_31_31/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 1.319ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 14.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.720     4.780    mem_reg_0_15_31_31/WCLK
    SLICE_X2Y61          RAMS32                                       r  mem_reg_0_15_31_31/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.099 r  mem_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.000     6.099    mem_reg_0_15_31_31_n_0
    SLICE_X2Y61          FDRE                                         r  tmp_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.599    14.416    clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  tmp_data_reg[31]/C
                         clock pessimism              0.364    14.780    
                         clock uncertainty           -0.035    14.744    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)        0.079    14.823    tmp_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 mem_reg_0_15_11_11/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 1.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 14.411 - 10.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.714     4.774    mem_reg_0_15_11_11/WCLK
    SLICE_X2Y67          RAMS32                                       r  mem_reg_0_15_11_11/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.091 r  mem_reg_0_15_11_11/SP/O
                         net (fo=1, routed)           0.000     6.091    mem_reg_0_15_11_11_n_0
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    14.411    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[11]/C
                         clock pessimism              0.363    14.774    
                         clock uncertainty           -0.035    14.738    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.081    14.819    tmp_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 mem_reg_0_15_15_15/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 1.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 14.407 - 10.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     4.769    mem_reg_0_15_15_15/WCLK
    SLICE_X2Y71          RAMS32                                       r  mem_reg_0_15_15_15/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMS32 (Prop_rams32_CLK_O)
                                                      1.317     6.086 r  mem_reg_0_15_15_15/SP/O
                         net (fo=1, routed)           0.000     6.086    mem_reg_0_15_15_15_n_0
    SLICE_X2Y71          FDRE                                         r  tmp_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.590    14.407    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  tmp_data_reg[15]/C
                         clock pessimism              0.362    14.769    
                         clock uncertainty           -0.035    14.733    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.081    14.814    tmp_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  8.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem_reg_0_15_23_23/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.435    mem_reg_0_15_23_23/WCLK
    SLICE_X2Y79          RAMS32                                       r  mem_reg_0_15_23_23/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.821 r  mem_reg_0_15_23_23/SP/O
                         net (fo=1, routed)           0.000     1.821    mem_reg_0_15_23_23_n_0
    SLICE_X2Y79          FDRE                                         r  tmp_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.953    clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  tmp_data_reg[23]/C
                         clock pessimism             -0.517     1.435    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121     1.556    tmp_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem_reg_0_15_30_30/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.440    mem_reg_0_15_30_30/WCLK
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_30_30/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.826 r  mem_reg_0_15_30_30/SP/O
                         net (fo=1, routed)           0.000     1.826    mem_reg_0_15_30_30_n_0
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[30]/C
                         clock pessimism             -0.517     1.440    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121     1.561    tmp_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem_reg_0_15_9_9/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.440    mem_reg_0_15_9_9/WCLK
    SLICE_X2Y65          RAMS32                                       r  mem_reg_0_15_9_9/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.826 r  mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           0.000     1.826    mem_reg_0_15_9_9_n_0
    SLICE_X2Y65          FDRE                                         r  tmp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  tmp_data_reg[9]/C
                         clock pessimism             -0.517     1.440    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.121     1.561    tmp_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem_reg_0_15_12_12/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.596     1.438    mem_reg_0_15_12_12/WCLK
    SLICE_X2Y67          RAMS32                                       r  mem_reg_0_15_12_12/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.824 r  mem_reg_0_15_12_12/SP/O
                         net (fo=1, routed)           0.000     1.824    mem_reg_0_15_12_12_n_0
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.867     1.956    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[12]/C
                         clock pessimism             -0.517     1.438    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121     1.559    tmp_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem_reg_0_15_16_16/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.434    mem_reg_0_15_16_16/WCLK
    SLICE_X2Y71          RAMS32                                       r  mem_reg_0_15_16_16/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.820 r  mem_reg_0_15_16_16/SP/O
                         net (fo=1, routed)           0.000     1.820    mem_reg_0_15_16_16_n_0
    SLICE_X2Y71          FDRE                                         r  tmp_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.863     1.952    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  tmp_data_reg[16]/C
                         clock pessimism             -0.517     1.434    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.555    tmp_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem_reg_0_15_1_1/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.431    mem_reg_0_15_1_1/WCLK
    SLICE_X2Y74          RAMS32                                       r  mem_reg_0_15_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.817 r  mem_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           0.000     1.817    mem_reg_0_15_1_1_n_0
    SLICE_X2Y74          FDRE                                         r  tmp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     1.948    clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  tmp_data_reg[1]/C
                         clock pessimism             -0.516     1.431    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.121     1.552    tmp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem_reg_0_15_27_27/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.439    mem_reg_0_15_27_27/WCLK
    SLICE_X2Y83          RAMS32                                       r  mem_reg_0_15_27_27/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.825 r  mem_reg_0_15_27_27/SP/O
                         net (fo=1, routed)           0.000     1.825    mem_reg_0_15_27_27_n_0
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[27]/C
                         clock pessimism             -0.517     1.439    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.560    tmp_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem_reg_0_15_5_5/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.600     1.442    mem_reg_0_15_5_5/WCLK
    SLICE_X2Y61          RAMS32                                       r  mem_reg_0_15_5_5/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.828 r  mem_reg_0_15_5_5/SP/O
                         net (fo=1, routed)           0.000     1.828    mem_reg_0_15_5_5_n_0
    SLICE_X2Y61          FDRE                                         r  tmp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.873     1.962    clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  tmp_data_reg[5]/C
                         clock pessimism             -0.519     1.442    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.121     1.563    tmp_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mem_reg_0_15_22_22/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.435    mem_reg_0_15_22_22/WCLK
    SLICE_X2Y79          RAMS32                                       r  mem_reg_0_15_22_22/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.823 r  mem_reg_0_15_22_22/SP/O
                         net (fo=1, routed)           0.000     1.823    mem_reg_0_15_22_22_n_0
    SLICE_X2Y79          FDRE                                         r  tmp_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.953    clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  tmp_data_reg[22]/C
                         clock pessimism             -0.517     1.435    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121     1.556    tmp_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mem_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.440    mem_reg_0_15_2_2/WCLK
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.828 r  mem_reg_0_15_2_2/SP/O
                         net (fo=1, routed)           0.000     1.828    mem_reg_0_15_2_2_n_0
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[2]/C
                         clock pessimism             -0.517     1.440    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121     1.561    tmp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y67    tmp_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y67    tmp_data_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y67    tmp_data_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y67    tmp_data_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y71    tmp_data_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y71    tmp_data_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y71    tmp_data_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y71    tmp_data_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y74    tmp_data_reg[17]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y71    mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y71    mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67    mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y71    mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y71    mem_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.443ns  (logic 3.778ns (33.012%)  route 7.666ns (66.988%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          6.316     8.772    data_IOBUF[31]_inst/T
    R13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.671    11.443 r  data_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.443    data[31]
    R13                                                               r  data[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.275ns  (logic 3.749ns (33.253%)  route 7.526ns (66.747%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          6.176     8.632    data_IOBUF[30]_inst/T
    L13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.643    11.275 r  data_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.275    data[30]
    L13                                                               r  data[30] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.131ns  (logic 3.755ns (33.735%)  route 7.376ns (66.265%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          6.026     8.482    data_IOBUF[29]_inst/T
    M13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.648    11.131 r  data_IOBUF[29]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.131    data[29]
    M13                                                               r  data[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.992ns  (logic 3.767ns (34.266%)  route 7.226ns (65.734%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          5.876     8.332    data_IOBUF[28]_inst/T
    R18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.660    10.992 r  data_IOBUF[28]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.992    data[28]
    R18                                                               r  data[28] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.843ns  (logic 3.767ns (34.742%)  route 7.076ns (65.258%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          5.726     8.183    data_IOBUF[27]_inst/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.660    10.843 r  data_IOBUF[27]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.843    data[27]
    T18                                                               r  data[27] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.691ns  (logic 3.765ns (35.219%)  route 6.926ns (64.781%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          5.577     8.033    data_IOBUF[26]_inst/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.659    10.691 r  data_IOBUF[26]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.691    data[26]
    N14                                                               r  data[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.541ns  (logic 3.765ns (35.717%)  route 6.776ns (64.283%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          5.427     7.883    data_IOBUF[25]_inst/T
    P14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.658    10.541 r  data_IOBUF[25]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.541    data[25]
    P14                                                               r  data[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.372ns  (logic 3.746ns (36.118%)  route 6.626ns (63.882%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          5.277     7.733    data_IOBUF[24]_inst/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.640    10.372 r  data_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.372    data[24]
    N17                                                               r  data[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.226ns  (logic 3.750ns (36.668%)  route 6.476ns (63.332%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          5.127     7.583    data_IOBUF[23]_inst/T
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.643    10.226 r  data_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.226    data[23]
    P18                                                               r  data[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.062ns  (logic 3.736ns (37.128%)  route 6.326ns (62.872%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 f  we_IBUF_inst/O
                         net (fo=3, routed)           1.349     2.332    we_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.124     2.456 f  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          4.977     7.433    data_IOBUF[22]_inst/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.629    10.062 r  data_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.062    data[22]
    M16                                                               r  data[22] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.085ns (51.318%)  route 1.029ns (48.682%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          0.602     1.290    data_IOBUF[0]_inst/T
    V11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.114 r  data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.114    data[0]
    V11                                                               r  data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.085ns (49.789%)  route 1.094ns (50.211%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          0.667     1.355    data_IOBUF[1]_inst/T
    V10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.179 r  data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.179    data[1]
    V10                                                               r  data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.085ns (48.348%)  route 1.159ns (51.652%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          0.732     1.419    data_IOBUF[2]_inst/T
    V12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.243 r  data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.243    data[2]
    V12                                                               r  data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.085ns (46.989%)  route 1.224ns (53.011%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          0.797     1.484    data_IOBUF[3]_inst/T
    U12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.308 r  data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.308    data[3]
    U12                                                               r  data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.085ns (45.704%)  route 1.289ns (54.296%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          0.862     1.549    data_IOBUF[4]_inst/T
    U11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.373 r  data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.373    data[4]
    U11                                                               r  data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.085ns (44.487%)  route 1.354ns (55.513%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          0.927     1.614    data_IOBUF[5]_inst/T
    T11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.438 r  data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.438    data[5]
    T11                                                               r  data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.085ns (43.333%)  route 1.418ns (56.667%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          0.992     1.679    data_IOBUF[6]_inst/T
    V17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.503 r  data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.503    data[6]
    V17                                                               r  data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.085ns (42.238%)  route 1.483ns (57.762%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          1.056     1.744    data_IOBUF[7]_inst/T
    U16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.568 r  data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.568    data[7]
    U16                                                               r  data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.085ns (41.196%)  route 1.548ns (58.804%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          1.121     1.809    data_IOBUF[8]_inst/T
    U18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.633 r  data_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.633    data[8]
    U18                                                               r  data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.085ns (40.205%)  route 1.613ns (59.795%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  cs_IBUF_inst/O
                         net (fo=3, routed)           0.427     0.643    cs_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  data_IOBUF[31]_inst_i_1/O
                         net (fo=32, routed)          1.186     1.874    data_IOBUF[9]_inst/T
    U17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.698 r  data_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.698    data[9]
    U17                                                               r  data[9] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmp_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 3.174ns (55.554%)  route 2.539ns (44.446%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.720     4.780    clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  tmp_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.298 r  tmp_data_reg[31]/Q
                         net (fo=1, routed)           2.539     7.837    data_IOBUF[31]_inst/I
    R13                  OBUFT (Prop_obuft_I_O)       2.656    10.492 r  data_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.492    data[31]
    R13                                                               r  data[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.684ns  (logic 3.181ns (55.974%)  route 2.502ns (44.026%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     4.776    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.294 r  tmp_data_reg[2]/Q
                         net (fo=1, routed)           2.502     7.796    data_IOBUF[2]_inst/I
    V12                  OBUFT (Prop_obuft_I_O)       2.663    10.459 r  data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.459    data[2]
    V12                                                               r  data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 3.190ns (60.092%)  route 2.119ns (39.908%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.703     4.763    clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  tmp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.281 r  tmp_data_reg[1]/Q
                         net (fo=1, routed)           2.119     7.399    data_IOBUF[1]_inst/I
    V10                  OBUFT (Prop_obuft_I_O)       2.672    10.071 r  data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.071    data[1]
    V10                                                               r  data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.233ns  (logic 3.180ns (60.768%)  route 2.053ns (39.232%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.714     4.774    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.292 r  tmp_data_reg[0]/Q
                         net (fo=1, routed)           2.053     7.345    data_IOBUF[0]_inst/I
    V11                  OBUFT (Prop_obuft_I_O)       2.662    10.006 r  data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.006    data[0]
    V11                                                               r  data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.000ns  (logic 3.163ns (63.260%)  route 1.837ns (36.740%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     4.776    clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  tmp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.294 r  tmp_data_reg[6]/Q
                         net (fo=1, routed)           1.837     7.130    data_IOBUF[6]_inst/I
    V17                  OBUFT (Prop_obuft_I_O)       2.645     9.775 r  data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.775    data[6]
    V17                                                               r  data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.998ns  (logic 3.163ns (63.291%)  route 1.835ns (36.709%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.293 r  tmp_data_reg[27]/Q
                         net (fo=1, routed)           1.835     7.127    data_IOBUF[27]_inst/I
    T18                  OBUFT (Prop_obuft_I_O)       2.645     9.772 r  data_IOBUF[27]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.772    data[27]
    T18                                                               r  data[27] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.994ns  (logic 3.151ns (63.095%)  route 1.843ns (36.905%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     4.776    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.294 r  tmp_data_reg[29]/Q
                         net (fo=1, routed)           1.843     7.137    data_IOBUF[29]_inst/I
    M13                  OBUFT (Prop_obuft_I_O)       2.633     9.770 r  data_IOBUF[29]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.770    data[29]
    M13                                                               r  data[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.974ns  (logic 3.172ns (63.767%)  route 1.802ns (36.233%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.720     4.780    clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  tmp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.298 r  tmp_data_reg[5]/Q
                         net (fo=1, routed)           1.802     7.100    data_IOBUF[5]_inst/I
    T11                  OBUFT (Prop_obuft_I_O)       2.654     9.753 r  data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.753    data[5]
    T11                                                               r  data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.977ns  (logic 3.142ns (63.137%)  route 1.835ns (36.863%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.714     4.774    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.292 r  tmp_data_reg[12]/Q
                         net (fo=1, routed)           1.835     7.126    data_IOBUF[12]_inst/I
    T16                  OBUFT (Prop_obuft_I_O)       2.624     9.751 r  data_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.751    data[12]
    T16                                                               r  data[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.980ns  (logic 3.146ns (63.163%)  route 1.835ns (36.837%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.710     4.770    clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  tmp_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.288 r  tmp_data_reg[23]/Q
                         net (fo=1, routed)           1.835     7.122    data_IOBUF[23]_inst/I
    P18                  OBUFT (Prop_obuft_I_O)       2.628     9.750 r  data_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.750    data[23]
    P18                                                               r  data[23] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmp_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 1.295ns (79.905%)  route 0.326ns (20.095%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.435    clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  tmp_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  tmp_data_reg[22]/Q
                         net (fo=1, routed)           0.326     1.925    data_IOBUF[22]_inst/I
    M16                  OBUFT (Prop_obuft_I_O)       1.131     3.056 r  data_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.056    data[22]
    M16                                                               r  data[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.624ns  (logic 1.296ns (79.835%)  route 0.327ns (20.165%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.435    clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  tmp_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  tmp_data_reg[21]/Q
                         net (fo=1, routed)           0.327     1.927    data_IOBUF[21]_inst/I
    M17                  OBUFT (Prop_obuft_I_O)       1.132     3.059 r  data_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.059    data[21]
    M17                                                               r  data[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.325ns (80.275%)  route 0.326ns (19.725%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.434    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  tmp_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.598 r  tmp_data_reg[15]/Q
                         net (fo=1, routed)           0.326     1.924    data_IOBUF[15]_inst/I
    T14                  OBUFT (Prop_obuft_I_O)       1.161     3.085 r  data_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.085    data[15]
    T14                                                               r  data[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.321ns (80.142%)  route 0.327ns (19.858%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.596     1.438    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  tmp_data_reg[10]/Q
                         net (fo=1, routed)           0.327     1.930    data_IOBUF[10]_inst/I
    V16                  OBUFT (Prop_obuft_I_O)       1.157     3.087 r  data_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.087    data[10]
    V16                                                               r  data[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.650ns  (logic 1.324ns (80.261%)  route 0.326ns (19.739%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  tmp_data_reg[26]/Q
                         net (fo=1, routed)           0.326     1.929    data_IOBUF[26]_inst/I
    N14                  OBUFT (Prop_obuft_I_O)       1.160     3.089 r  data_IOBUF[26]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.089    data[26]
    N14                                                               r  data[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.323ns (80.206%)  route 0.326ns (19.794%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  tmp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  tmp_data_reg[8]/Q
                         net (fo=1, routed)           0.326     1.931    data_IOBUF[8]_inst/I
    U18                  OBUFT (Prop_obuft_I_O)       1.159     3.089 r  data_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.089    data[8]
    U18                                                               r  data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.325ns (80.276%)  route 0.326ns (19.724%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.596     1.438    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  tmp_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  tmp_data_reg[11]/Q
                         net (fo=1, routed)           0.326     1.928    data_IOBUF[11]_inst/I
    V15                  OBUFT (Prop_obuft_I_O)       1.161     3.089 r  data_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.089    data[11]
    V15                                                               r  data[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.328ns (80.221%)  route 0.327ns (19.779%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.434    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  tmp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.598 r  tmp_data_reg[14]/Q
                         net (fo=1, routed)           0.327     1.926    data_IOBUF[14]_inst/I
    T15                  OBUFT (Prop_obuft_I_O)       1.164     3.090 r  data_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.090    data[14]
    T15                                                               r  data[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.324ns (80.170%)  route 0.327ns (19.830%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  tmp_data_reg[25]/Q
                         net (fo=1, routed)           0.327     1.931    data_IOBUF[25]_inst/I
    P14                  OBUFT (Prop_obuft_I_O)       1.160     3.090 r  data_IOBUF[25]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.090    data[25]
    P14                                                               r  data[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.329ns (80.317%)  route 0.326ns (19.683%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  tmp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  tmp_data_reg[7]/Q
                         net (fo=1, routed)           0.326     1.930    data_IOBUF[7]_inst/I
    U16                  OBUFT (Prop_obuft_I_O)       1.165     3.095 r  data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.095    data[7]
    U16                                                               r  data[7] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            tmp_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.324ns (27.732%)  route 3.451ns (72.268%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  addr_IBUF[1]_inst/O
                         net (fo=32, routed)          3.451     4.458    mem_reg_0_15_29_29/A1
    SLICE_X2Y84          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.317     4.775 r  mem_reg_0_15_29_29/SP/O
                         net (fo=1, routed)           0.000     4.775    mem_reg_0_15_29_29_n_0
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596     4.413    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[29]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            tmp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 1.316ns (27.611%)  route 3.451ns (72.389%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  addr_IBUF[1]_inst/O
                         net (fo=32, routed)          3.451     4.458    mem_reg_0_15_2_2/A1
    SLICE_X2Y84          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     4.767 r  mem_reg_0_15_2_2/SP/O
                         net (fo=1, routed)           0.000     4.767    mem_reg_0_15_2_2_n_0
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596     4.413    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[2]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            tmp_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.745ns  (logic 1.129ns (23.782%)  route 3.617ns (76.218%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  addr_IBUF[2]_inst/O
                         net (fo=32, routed)          3.617     4.621    mem_reg_0_15_28_28/A2
    SLICE_X2Y84          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124     4.745 r  mem_reg_0_15_28_28/SP/O
                         net (fo=1, routed)           0.000     4.745    mem_reg_0_15_28_28_n_0
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596     4.413    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[28]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            tmp_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.736ns  (logic 1.120ns (23.637%)  route 3.617ns (76.363%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  addr_IBUF[2]_inst/O
                         net (fo=32, routed)          3.617     4.621    mem_reg_0_15_30_30/A2
    SLICE_X2Y84          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     4.736 r  mem_reg_0_15_30_30/SP/O
                         net (fo=1, routed)           0.000     4.736    mem_reg_0_15_30_30_n_0
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596     4.413    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  tmp_data_reg[30]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            tmp_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.634ns  (logic 1.324ns (28.575%)  route 3.310ns (71.425%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  addr_IBUF[1]_inst/O
                         net (fo=32, routed)          3.310     4.317    mem_reg_0_15_25_25/A1
    SLICE_X2Y83          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.317     4.634 r  mem_reg_0_15_25_25/SP/O
                         net (fo=1, routed)           0.000     4.634    mem_reg_0_15_25_25_n_0
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595     4.412    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[25]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            tmp_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.626ns  (logic 1.316ns (28.452%)  route 3.310ns (71.548%))
  Logic Levels:           2  (IBUF=1 RAMS32=1)
  Clock Path Skew:        4.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  addr_IBUF[1]_inst/O
                         net (fo=32, routed)          3.310     4.317    mem_reg_0_15_26_26/A1
    SLICE_X2Y83          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.309     4.626 r  mem_reg_0_15_26_26/SP/O
                         net (fo=1, routed)           0.000     4.626    mem_reg_0_15_26_26_n_0
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595     4.412    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  tmp_data_reg[26]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            mem_reg_0_15_28_28/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 1.005ns (21.737%)  route 3.617ns (78.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  addr_IBUF[2]_inst/O
                         net (fo=32, routed)          3.617     4.621    mem_reg_0_15_28_28/A2
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_28_28/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596     4.413    mem_reg_0_15_28_28/WCLK
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_28_28/SP/CLK

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            mem_reg_0_15_29_29/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 1.005ns (21.737%)  route 3.617ns (78.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  addr_IBUF[2]_inst/O
                         net (fo=32, routed)          3.617     4.621    mem_reg_0_15_29_29/A2
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_29_29/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596     4.413    mem_reg_0_15_29_29/WCLK
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_29_29/SP/CLK

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            mem_reg_0_15_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 1.005ns (21.737%)  route 3.617ns (78.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  addr_IBUF[2]_inst/O
                         net (fo=32, routed)          3.617     4.621    mem_reg_0_15_2_2/A2
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596     4.413    mem_reg_0_15_2_2/WCLK
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_2_2/SP/CLK

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            mem_reg_0_15_30_30/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 1.005ns (21.737%)  route 3.617ns (78.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  addr_IBUF[2]_inst/O
                         net (fo=32, routed)          3.617     4.621    mem_reg_0_15_30_30/A2
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_30_30/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.596     4.413    mem_reg_0_15_30_30/WCLK
    SLICE_X2Y84          RAMS32                                       r  mem_reg_0_15_30_30/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[21]
                            (input port)
  Destination:            mem_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.181ns (33.412%)  route 0.362ns (66.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  data[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[21]_inst/IO
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  data_IOBUF[21]_inst/IBUF/O
                         net (fo=1, routed)           0.362     0.543    mem_reg_0_15_21_21/D
    SLICE_X2Y79          RAMS32                                       r  mem_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.953    mem_reg_0_15_21_21/WCLK
    SLICE_X2Y79          RAMS32                                       r  mem_reg_0_15_21_21/SP/CLK

Slack:                    inf
  Source:                 data[8]
                            (input port)
  Destination:            mem_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.208ns (37.935%)  route 0.340ns (62.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[8]_inst/IO
    U18                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  data_IOBUF[8]_inst/IBUF/O
                         net (fo=1, routed)           0.340     0.548    mem_reg_0_15_8_8/D
    SLICE_X2Y65          RAMS32                                       r  mem_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     1.958    mem_reg_0_15_8_8/WCLK
    SLICE_X2Y65          RAMS32                                       r  mem_reg_0_15_8_8/SP/CLK

Slack:                    inf
  Source:                 data[7]
                            (input port)
  Destination:            mem_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.214ns (38.860%)  route 0.337ns (61.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  data[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[7]_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  data_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           0.337     0.551    mem_reg_0_15_7_7/D
    SLICE_X2Y65          RAMS32                                       r  mem_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     1.958    mem_reg_0_15_7_7/WCLK
    SLICE_X2Y65          RAMS32                                       r  mem_reg_0_15_7_7/SP/CLK

Slack:                    inf
  Source:                 data[9]
                            (input port)
  Destination:            mem_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.214ns (38.681%)  route 0.339ns (61.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  data[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[9]_inst/IO
    U17                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  data_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           0.339     0.553    mem_reg_0_15_9_9/D
    SLICE_X2Y65          RAMS32                                       r  mem_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     1.958    mem_reg_0_15_9_9/WCLK
    SLICE_X2Y65          RAMS32                                       r  mem_reg_0_15_9_9/SP/CLK

Slack:                    inf
  Source:                 data[4]
                            (input port)
  Destination:            mem_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.223ns (39.657%)  route 0.340ns (60.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  data[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[4]_inst/IO
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  data_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           0.340     0.563    mem_reg_0_15_4_4/D
    SLICE_X2Y61          RAMS32                                       r  mem_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.873     1.962    mem_reg_0_15_4_4/WCLK
    SLICE_X2Y61          RAMS32                                       r  mem_reg_0_15_4_4/SP/CLK

Slack:                    inf
  Source:                 data[22]
                            (input port)
  Destination:            mem_reg_0_15_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.180ns (31.918%)  route 0.384ns (68.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  data[22] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[22]_inst/IO
    M16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  data_IOBUF[22]_inst/IBUF/O
                         net (fo=1, routed)           0.384     0.564    mem_reg_0_15_22_22/D
    SLICE_X2Y79          RAMS32                                       r  mem_reg_0_15_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.953    mem_reg_0_15_22_22/WCLK
    SLICE_X2Y79          RAMS32                                       r  mem_reg_0_15_22_22/SP/CLK

Slack:                    inf
  Source:                 data[10]
                            (input port)
  Destination:            mem_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.207ns (36.354%)  route 0.362ns (63.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[10]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  data_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           0.362     0.568    mem_reg_0_15_10_10/D
    SLICE_X2Y67          RAMS32                                       r  mem_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.867     1.956    mem_reg_0_15_10_10/WCLK
    SLICE_X2Y67          RAMS32                                       r  mem_reg_0_15_10_10/SP/CLK

Slack:                    inf
  Source:                 data[25]
                            (input port)
  Destination:            mem_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.618%)  route 0.362ns (63.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  data[25] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[25]_inst/IO
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  data_IOBUF[25]_inst/IBUF/O
                         net (fo=1, routed)           0.362     0.570    mem_reg_0_15_25_25/D
    SLICE_X2Y83          RAMS32                                       r  mem_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     1.957    mem_reg_0_15_25_25/WCLK
    SLICE_X2Y83          RAMS32                                       r  mem_reg_0_15_25_25/SP/CLK

Slack:                    inf
  Source:                 data[24]
                            (input port)
  Destination:            mem_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.190ns (33.288%)  route 0.382ns (66.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  data[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[24]_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  data_IOBUF[24]_inst/IBUF/O
                         net (fo=1, routed)           0.382     0.572    mem_reg_0_15_24_24/D
    SLICE_X2Y83          RAMS32                                       r  mem_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     1.957    mem_reg_0_15_24_24/WCLK
    SLICE_X2Y83          RAMS32                                       r  mem_reg_0_15_24_24/SP/CLK

Slack:                    inf
  Source:                 data[18]
                            (input port)
  Destination:            mem_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.206ns (35.984%)  route 0.367ns (64.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[18]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  data_IOBUF[18]_inst/IBUF/O
                         net (fo=1, routed)           0.367     0.573    mem_reg_0_15_18_18/D
    SLICE_X2Y74          RAMS32                                       r  mem_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     1.948    mem_reg_0_15_18_18/WCLK
    SLICE_X2Y74          RAMS32                                       r  mem_reg_0_15_18_18/SP/CLK





