<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ram_2port_151/sim/req_C1TxRAM2PORT_ram_2port_151_t3axzby.v"
   type="VERILOG"
   library="ram_2port_151" />
 <file
   path="sim/req_C1TxRAM2PORT.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="req_C1TxRAM2PORT" />
 <deviceFamily name="arria10" />
</simPackage>
