m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/us1/github/MPSoC-RISCV/sim/mixed/regression/run/msim
vmpsoc_ahb3_mpram
Z1 DXx6 sv_std 3 std 0 22 ;edk3;YfCLjCm[Hd=`UGQ2
Z2 !s110 1582853091
!i10b 1
!s100 KF9hZZ1e^m3;QMFZDPFUF2
I@Ba8@kL5:glU<4?n91GMH0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 mpsoc_ahb3_mpram_sv_unit
S1
R0
Z4 w1582852392
8/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv
F/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv
Z5 L0 45
Z6 OV;L;10.6d;65
r1
!s85 0
31
Z7 !s108 1582853091.000000
Z8 !s107 /home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/mpsoc_pkg.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg/riscv_mpsoc_pkg.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_output.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_input.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_mux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_demux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_buffer.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv|/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_soc.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_simd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_misd.sv|
Z9 !s90 -work|work|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_misd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_simd.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_soc.sv|/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv|/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv|/home/us1/github/MPSoC-RISCV/soc/mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_buffer.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_demux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_mux.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_input.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_output.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router.sv|/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv|/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv|-sv|+incdir+/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg|
!i113 1
Z10 o-work work -sv
Z11 !s92 -work work -sv +incdir+/home/us1/github/MPSoC-RISCV/rtl/verilog/pkg
Z12 tCvgOpt 0
Empsoc_ahb3_peripheral_bridge
R4
Z13 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
Z14 DPx4 work 9 mpsoc_pkg 0 22 hMOO:7`Y=2Nm<ZI]IgU4H1
Z15 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z16 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z17 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z18 8/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/mpsoc_ahb3_peripheral_bridge.vhd
Z19 F/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/mpsoc_ahb3_peripheral_bridge.vhd
l0
L53
VcB?aZ@D^dUEf:aJA[aGV;2
!s100 Q[lkl5;DDWaW;^@dli?UR0
Z20 OV;C;10.6d;65
33
Z21 !s110 1582853092
!i10b 1
R7
Z22 !s90 -work|work|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dbg_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dma_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_noc_pkg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_ahb3_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_ahb3_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_jsp_apb_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_jsp_apb_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_top_ahb3.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_bus_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_bytefifo.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_crc32.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_jsp_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_status_reg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_syncflop.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_syncreg.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator_nocres.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator_req.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_interface.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_target.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_top.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_arbitrer_rr.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_initiator_nocreq.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_packet_buffer.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_request_table.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/mpsoc_ahb3_peripheral_bridge.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/core/mpsoc_apb_gpio.vhd|/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/core/mpsoc_noc_arbitrer_rr.vhd|/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/core/mpsoc_noc_vchannel_mux.vhd|/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/router/mpsoc_noc_router_lookup_slice.vhd|/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/router/mpsoc_noc_router_lookup.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/cache/riscv_dext.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_div.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_mul.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_mmu.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_memory.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_wb.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1rw.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/core/mpsoc_ram_1r1w_generic.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/core/mpsoc_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/mpsoc_ahb3_uart.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_fifo.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_interrupt.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_rx.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_tx.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd|-2008|
Z23 !s107 /home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_tx.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_rx.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_interrupt.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_fifo.vhd|/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/mpsoc_ahb3_uart.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/core/mpsoc_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/core/mpsoc_ram_1r1w_generic.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1rw.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_wb.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_memory.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_mmu.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_mul.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_div.vhd|/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/cache/riscv_dext.vhd|/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/router/mpsoc_noc_router_lookup.vhd|/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/router/mpsoc_noc_router_lookup_slice.vhd|/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/core/mpsoc_noc_vchannel_mux.vhd|/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/core/mpsoc_noc_arbitrer_rr.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/core/mpsoc_apb_gpio.vhd|/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/ahb3/mpsoc_ahb3_peripheral_bridge.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_request_table.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_packet_buffer.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_initiator_nocreq.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_arbitrer_rr.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_top.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_target.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_interface.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator_req.vhd|/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator_nocres.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_syncreg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_syncflop.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_status_reg.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_jsp_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_crc32.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_bytefifo.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_bus_module_core.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_top_ahb3.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_jsp_apb_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_jsp_apb_biu.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_ahb3_module.vhd|/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_ahb3_biu.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_noc_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dma_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dbg_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_pkg.vhd|/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd|
!i113 1
Z24 o-work work -2008
Z25 tExplicit 1 CvgOpt 0
Artl
R13
R14
R15
R16
R17
Z26 DEx4 work 28 mpsoc_ahb3_peripheral_bridge 0 22 cB?aZ@D^dUEf:aJA[aGV;2
l293
L95
Z27 V2]mjMjUighJ9j^I]I^`7X0
Z28 !s100 IPMfn5g6COg8K1mA6TRLX2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vmpsoc_ahb3_spram
R1
R2
!i10b 1
!s100 FPfWb=<][FMNHC_NE>BBQ2
In0[XW9<zPP1;bn>_HIe[P2
R3
!s105 mpsoc_ahb3_spram_sv_unit
S1
R0
Z29 w1582852393
8/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv
F/home/us1/github/MPSoC-RISCV/soc/spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Empsoc_ahb3_uart
R29
R13
R15
R16
R17
R0
Z30 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/mpsoc_ahb3_uart.vhd
Z31 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/ahb3/mpsoc_ahb3_uart.vhd
l0
L51
V1gAcTg:^@LnACB:jfEefJ0
!s100 j0HEVDV7I[aEbHfelQcnI1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R15
R16
R17
Z32 DEx4 work 15 mpsoc_ahb3_uart 0 22 1gAcTg:^@LnACB:jfEefJ0
l261
L75
Z33 V<oR36EmJzH2zNk<806<`a3
Z34 !s100 h?_a6mBjib?:TYzU=Al4A3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_apb_gpio
R4
R15
R16
R17
R0
Z35 8/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/core/mpsoc_apb_gpio.vhd
Z36 F/home/us1/github/MPSoC-RISCV/soc/gpio/rtl/vhdl/core/mpsoc_apb_gpio.vhd
l0
L50
VYKN^d4LU5e3iOm]4O?XMI0
!s100 bBH=3KRi1EN;l6_O^9d=T2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z37 DEx4 work 14 mpsoc_apb_gpio 0 22 YKN^d4LU5e3iOm]4O?XMI0
l162
L75
Z38 VQhk08?IXaS=j9h@:]PNX<2
Z39 !s100 `g@MIdTW2kFGSE0lQ;ZYC2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_ahb3_biu
Z40 w1582852381
R13
Z41 DPx4 work 13 mpsoc_dbg_pkg 0 22 naWzk:T]`<MLJUb>P4[F71
R15
R16
R17
R0
Z42 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_ahb3_biu.vhd
Z43 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_ahb3_biu.vhd
l0
L53
VAM0T]m^m8J`]z]ZCC_`^X0
!s100 g7SkFLe``d<OeloNkd>c^3
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R41
R15
R16
R17
Z44 DEx4 work 18 mpsoc_dbg_ahb3_biu 0 22 AM0T]m^m8J`]z]ZCC_`^X0
l144
L90
Z45 VK_9Z?z[Ef71BD17_oUzM<0
Z46 !s100 @h^aJNWgghj[@6Tk=?GiH2
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_ahb3_module
R40
R13
R41
R15
R16
R17
R0
Z47 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_ahb3_module.vhd
Z48 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_ahb3_module.vhd
l0
L52
VE0[c;gcbf]jUT29IUzjSE1
!s100 CK;VPEEaEmcUCT6g7W65I3
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R41
R15
R16
R17
Z49 DEx4 work 21 mpsoc_dbg_ahb3_module 0 22 E0[c;gcbf]jUT29IUzjSE1
l187
L93
Z50 VN`fgZUfAA5Zom_f2KWEJO1
Z51 !s100 f7X[@HoGVzL3khXj>2cEJ1
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_bus_module_core
R40
R15
R16
R17
R0
Z52 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_bus_module_core.vhd
Z53 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_bus_module_core.vhd
l0
L51
VRnbcLh`OJ1=UEFIdOKez;2
!s100 kESO5]_L<^XhPkT3zbQOY2
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z54 DEx4 work 25 mpsoc_dbg_bus_module_core 0 22 RnbcLh`OJ1=UEFIdOKez;2
l232
L92
Z55 VVJ2R7LT]X48^A1@H<S8ng0
Z56 !s100 fdL8`PTm2N=?5T@Uficb83
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_bytefifo
R40
R15
R16
R17
R0
Z57 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_bytefifo.vhd
Z58 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_bytefifo.vhd
l0
L52
Vm7bG7kni6IV@6[L>JBD`O2
!s100 P;Z529=L0H@ZVDe4kaF;91
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z59 DEx4 work 18 mpsoc_dbg_bytefifo 0 22 m7bG7kni6IV@6[L>JBD`O2
l92
L65
Z60 V_Ti8Yzl25]gbB]Sn2R>H=0
Z61 !s100 5XMLc[j7ZglYc94[Ng@[C3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_crc32
R40
R15
R16
R17
R0
Z62 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_crc32.vhd
Z63 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_crc32.vhd
l0
L51
VoQD`4>SEf=]gSW:o>Ym1W0
!s100 nSSgA_]A;LFkaIda^<cP?1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z64 DEx4 work 15 mpsoc_dbg_crc32 0 22 oQD`4>SEf=]gSW:o>Ym1W0
l72
L64
Z65 VXF1S;HW8lS><PPnenSdP40
Z66 !s100 [`g@1@AYAn:<Loa<5=]9D2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_jsp_apb_biu
R40
R13
R15
R16
R17
R41
R0
Z67 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_jsp_apb_biu.vhd
Z68 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_jsp_apb_biu.vhd
l0
L53
V7^k:3ngXCPhzGGCEm_`K<3
!s100 U^igl8P<Y>_Hbg7R<9P1a0
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R15
R16
R17
R41
Z69 DEx4 work 21 mpsoc_dbg_jsp_apb_biu 0 22 7^k:3ngXCPhzGGCEm_`K<3
l229
L82
Z70 VgHNJR7c6>RPeA9QENLJ=a2
Z71 !s100 ZWHVT@Th9ERZ[:Kd:3nX;1
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_jsp_apb_module
R40
R13
R41
R15
R16
R17
R0
Z72 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_jsp_apb_module.vhd
Z73 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_jsp_apb_module.vhd
l0
L54
VKzOSIUeVTKZLQMhn:QeVB1
!s100 QH]0AN2AoZEK[Dk6LPXSC2
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R41
R15
R16
R17
Z74 DEx4 work 24 mpsoc_dbg_jsp_apb_module 0 22 KzOSIUeVTKZLQMhn:QeVB1
l169
L93
Z75 VJBz7Jj:?jkoVW`A6583g72
Z76 !s100 5V5gD8G1kcQhVo]j<Z29l0
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_jsp_module_core
R40
R13
R41
R15
R16
R17
R0
Z77 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_jsp_module_core.vhd
Z78 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_jsp_module_core.vhd
l0
L54
VRD:H?c47aN^cHe1UgU9K`1
!s100 7[LKFmfL[_YSXn2jJ[FJ73
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R41
R15
R16
R17
Z79 DEx4 work 25 mpsoc_dbg_jsp_module_core 0 22 RD:H?c47aN^cHe1UgU9K`1
l187
L87
Z80 VK6]<GX8foE>o5dGNAH:d?1
Z81 !s100 i^kT3dHnN9>h84`mB]ZM53
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_or1k_biu
R40
R13
R41
R15
R16
R17
R0
Z82 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_biu.vhd
Z83 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_biu.vhd
l0
L53
Vg;CNFZIfSloYlkMbmQF:b1
!s100 ac?<MX=;z^:F>5UiAng4X0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R41
R15
R16
R17
Z84 DEx4 work 18 mpsoc_dbg_or1k_biu 0 22 g;CNFZIfSloYlkMbmQF:b1
l147
L86
Z85 VR@GW9nU6gB<QC]7_j?dWX1
Z86 !s100 [zLUz70XY;QG_UDJ?99Jh1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_or1k_module
R40
R13
R41
R15
R16
R17
R0
Z87 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_module.vhd
Z88 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_module.vhd
l0
L54
VQnhAMLdFnNg27T8=kPC`P1
!s100 >e5S263JITW]5gM2RhJF01
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R41
R15
R16
R17
Z89 DEx4 work 21 mpsoc_dbg_or1k_module 0 22 QnhAMLdFnNg27T8=kPC`P1
l291
L94
Z90 VoM9b>F]U`dR5F=Y5ED@V^1
Z91 !s100 =f]ccoaeSZmBL1_IC=>WH0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_or1k_status_reg
R40
R13
R41
R15
R16
R17
R0
Z92 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_status_reg.vhd
Z93 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_or1k_status_reg.vhd
l0
L53
VFUfWMh8zSfKW0K?TRPoeb0
!s100 2^QzDeTK3P4O9BOeG_W2l2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R41
R15
R16
R17
Z94 DEx4 work 25 mpsoc_dbg_or1k_status_reg 0 22 FUfWMh8zSfKW0K?TRPoeb0
l83
L75
Z95 VJ4]Y9ShW0SzOcf@gK>Tc80
Z96 !s100 GkP1jUi2I>LS>FN7i_MaL2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Pmpsoc_dbg_pkg
R13
R15
R16
R17
Z97 w1582852377
R0
8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dbg_pkg.vhd
F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dbg_pkg.vhd
l0
L52
VnaWzk:T]`<MLJUb>P4[F71
!s100 T>8M4kTV4VDV4Lo2_Egj62
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_syncflop
R40
R15
R16
R17
R0
Z98 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_syncflop.vhd
Z99 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_syncflop.vhd
l0
L52
Vd]NJagg>?jKXPLKBT]h9@2
!s100 WfzYm9EXBF:z6WLC_hJ?32
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z100 DEx4 work 18 mpsoc_dbg_syncflop 0 22 d]NJagg>?jKXPLKBT]h9@2
l76
L64
Z101 V;K40Na`<b5_cU]Zmlh2RX2
Z102 !s100 SChlkLPiDSe9bOzIgak6[3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_syncreg
R40
R15
R16
R17
R0
Z103 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_syncreg.vhd
Z104 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/core/mpsoc_dbg_syncreg.vhd
l0
L52
Vz>BQhVDO;0`CiRla;jkeb3
!s100 [JL>4_VDmfIR_B4e5Y3Ta2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z105 DEx4 work 17 mpsoc_dbg_syncreg 0 22 z>BQhVDO;0`CiRla;jkeb3
l103
L62
Z106 VJ[k6nna]Qjz8O_eIU7jAA2
Z107 !s100 W610mj_Z5U>XU@2bZTimc3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dbg_top_ahb3
R40
R41
R13
R15
R16
R17
R0
Z108 8/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_top_ahb3.vhd
Z109 F/home/us1/github/MPSoC-RISCV/dbg/rtl/vhdl/ahb3/mpsoc_dbg_top_ahb3.vhd
l0
L55
VQ6O7Pe2aNFbB_3R?:RjMe0
!s100 Gz7CDChl:h@;kd25T?c^@3
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R41
R13
R15
R16
R17
Z110 DEx4 work 18 mpsoc_dbg_top_ahb3 0 22 Q6O7Pe2aNFbB_3R?:RjMe0
l293
L127
Z111 V9mbdazfd0BoLYWm_RMOJ30
Z112 !s100 8E@XHNf<XK=eSRl^g14fN3
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_ahb3_initiator
R4
Z113 DPx4 work 13 mpsoc_dma_pkg 0 22 WhS50KTLnG54MWSRaP_Q;1
R13
R15
R16
R17
R0
Z114 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator.vhd
Z115 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator.vhd
l0
L53
V]Pe9AmQjJTaQScCRi2Mli2
!s100 8W70^R^Y:k2_]8aI2@l9_1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R113
R13
R15
R16
R17
Z116 DEx4 work 24 mpsoc_dma_ahb3_initiator 0 22 ]Pe9AmQjJTaQScCRi2Mli2
l239
L110
Z117 V77j<gT?czceM56HX0WTo^3
Z118 !s100 nYoT[T8V_AbJ=]T_TJjfz0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_ahb3_initiator_nocres
R4
R113
R13
R15
R16
R17
R0
Z119 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator_nocres.vhd
Z120 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator_nocres.vhd
l0
L53
V@_cRzE3n_XehP5Id<`8CL3
!s100 >@CI631?JN9RaQLHh`OkJ2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R113
R13
R15
R16
R17
Z121 DEx4 work 31 mpsoc_dma_ahb3_initiator_nocres 0 22 @_cRzE3n_XehP5Id<`8CL3
l160
L93
Z122 VZMH[?zLaUoQoU=5i?cz_z0
Z123 !s100 2k1McbQH1SBOR`j:kGlR[3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_ahb3_initiator_req
R4
R113
R15
R16
R17
R0
Z124 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator_req.vhd
Z125 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_initiator_req.vhd
l0
L52
V1<V`nn9^QejZE8ffOU<S30
!s100 RYNT3GD=f0<NVVO?>3;Yk0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R113
R15
R16
R17
Z126 DEx4 work 28 mpsoc_dma_ahb3_initiator_req 0 22 1<V`nn9^QejZE8ffOU<S30
l154
L82
Z127 Voag_2>B235gZSUW[UVQU51
Z128 !s100 @LZ;=OIGi0g1<LlEdIkfI3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_ahb3_interface
R4
R113
R15
R16
R17
R0
Z129 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_interface.vhd
Z130 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_interface.vhd
l0
L52
VW>E1b=_WdAUN;oTmaaBnW1
!s100 ?[;dm?QY`UfSVA1:W[?562
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R113
R15
R16
R17
Z131 DEx4 work 24 mpsoc_dma_ahb3_interface 0 22 W>E1b=_WdAUN;oTmaaBnW1
l109
L87
Z132 V6;EdI>ZYF4NdgWML^nFij2
Z133 !s100 9mQ7VXmR]7zJ7K;NSAnIP0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_ahb3_target
R4
R113
R13
R15
R16
R17
R0
Z134 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_target.vhd
Z135 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_target.vhd
l0
L53
V>E?jV9O^heZozbUfO:8M?2
!s100 `eC>PFN=]NCbHVS>KU6Ol3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R113
R13
R15
R16
R17
Z136 DEx4 work 21 mpsoc_dma_ahb3_target 0 22 >E?jV9O^heZozbUfO:8M?2
l236
L102
Z137 VdG]<`O9dme6g=?If?dh]F3
Z138 !s100 iSYX7_1kSF2Q39W=Hm24X2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_ahb3_top
R4
R113
R13
R15
R16
R17
R0
Z139 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_top.vhd
Z140 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/ahb3/mpsoc_dma_ahb3_top.vhd
l0
L53
V5IF_S]=gl5h0^0hf^cSN:3
!s100 [d2oOGh>g6`e9_ABl71^<3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R113
R13
R15
R16
R17
Z141 DEx4 work 18 mpsoc_dma_ahb3_top 0 22 5IF_S]=gl5h0^0hf^cSN:3
l373
L108
Z142 V3ii9PYMH]RhU8aeZ9b?LA1
Z143 !s100 A_D4eIiY:HRa7OVTkZ3]F3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_arbitrer_rr
R4
R15
R16
R17
R0
Z144 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_arbitrer_rr.vhd
Z145 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_arbitrer_rr.vhd
l0
L51
VFEMK3CBo3HRH3Joc@`JBh1
!s100 F=Qz8RgIBADm0=MFljZ<a0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z146 DEx4 work 21 mpsoc_dma_arbitrer_rr 0 22 FEMK3CBo3HRH3Joc@`JBh1
l90
L62
Z147 Vk=;Ll@NzLQ@CJJSZoKJ;I0
Z148 !s100 k@TVF3:Ng1>9H6QAO;MQ20
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_initiator_nocreq
R4
R113
R13
R15
R16
R17
R0
Z149 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_initiator_nocreq.vhd
Z150 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_initiator_nocreq.vhd
l0
L53
VGFjol9Z_QGfUCZ^E7UH;F3
!s100 Z0=lAYlOeWM=FH9;RK[fJ0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R113
R13
R15
R16
R17
Z151 DEx4 work 26 mpsoc_dma_initiator_nocreq 0 22 GFjol9Z_QGfUCZ^E7UH;F3
l211
L94
Z152 VgB]=4_?ETXfdEnYK=D2D[2
Z153 !s100 ZDhTIPYU2gII@;O8V1VZ<3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_packet_buffer
R4
R113
R13
R15
R16
R17
R0
Z154 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_packet_buffer.vhd
Z155 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_packet_buffer.vhd
l0
L54
Vd0F7HIZ57:HEJF1Qo2;Y00
!s100 V2U]lKkEW6`d`YZZb1olI1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R113
R13
R15
R16
R17
Z156 DEx4 work 23 mpsoc_dma_packet_buffer 0 22 d0F7HIZ57:HEJF1Qo2;Y00
l141
L80
Z157 VXij2DRTM]ClXPY50OF4JT2
Z158 !s100 I<XfJ8c6:1=SHVQ[Uh9TO3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Pmpsoc_dma_pkg
R15
R16
R17
R97
R0
8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dma_pkg.vhd
F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_dma_pkg.vhd
l0
L51
VWhS50KTLnG54MWSRaP_Q;1
!s100 O2;HUO<2N0VLn8BCF@TIz3
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_dma_request_table
R4
R113
R13
R15
R16
R17
R0
Z159 8/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_request_table.vhd
Z160 F/home/us1/github/MPSoC-RISCV/soc/dma/rtl/vhdl/core/mpsoc_dma_request_table.vhd
l0
L54
VXe7kYYK5YnLInPK5@SS<i2
!s100 X6iLoWid:UnW;>IZgT<cg0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R113
R13
R15
R16
R17
Z161 DEx4 work 23 mpsoc_dma_request_table 0 22 Xe7kYYK5YnLInPK5@SS<i2
l111
L91
Z162 V:g>3AY9Mk3^`L25JW;7Mg2
Z163 !s100 EYz7=of4[aEeMRRMlFV;J3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vmpsoc_msi_ahb3_interface
R1
R2
!i10b 1
!s100 h3ckOOVb?X2CAfm602T]:1
I3j>J]<o7Fki:4aeD2m_dK3
R3
!s105 mpsoc_msi_ahb3_interface_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv
F/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv
Z164 L0 43
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmpsoc_msi_ahb3_master_port
R1
R2
!i10b 1
!s100 z4;1Ea535ac9L5QWV2Sk`1
Ih6BVUF?AQiYXP9>PcGF?F0
R3
!s105 mpsoc_msi_ahb3_master_port_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv
F/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmpsoc_msi_ahb3_slave_port
R1
R2
!i10b 1
!s100 ogg?COzclVOzDce_Bem7Z3
ITlZo4zBLWaCWD[J_G<5Df3
R3
!s105 mpsoc_msi_ahb3_slave_port_sv_unit
S1
R0
R4
8/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv
F/home/us1/github/MPSoC-RISCV/soc/msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv
R164
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Empsoc_noc_arbitrer_rr
R40
R15
R16
R17
R0
Z165 8/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/core/mpsoc_noc_arbitrer_rr.vhd
Z166 F/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/core/mpsoc_noc_arbitrer_rr.vhd
l0
L51
VB:XYgf4Y<RJNFHG_a`bCE1
!s100 <jT:jVmnD4DO02iaB>7Ni3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z167 DEx4 work 21 mpsoc_noc_arbitrer_rr 0 22 B:XYgf4Y<RJNFHG_a`bCE1
l91
L63
Z168 VbbYiITX6`=dM4;>8iK][32
Z169 !s100 0:VUS8ga7iB7D<ob=]QOc3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vmpsoc_noc_buffer
R1
R2
!i10b 1
!s100 :6U5zjf;zi?SLYFYFR]OY2
I:G@VW3?GU7KlzJJaDbC<E2
R3
!s105 mpsoc_noc_buffer_sv_unit
S1
R0
R40
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_buffer.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_buffer.sv
Z170 L0 44
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmpsoc_noc_demux
R1
R2
!i10b 1
!s100 JMLDV7Wo_R4eA>ajDeYB71
Io7bQ74:fScazOPFMGG9:_3
R3
!s105 mpsoc_noc_demux_sv_unit
S1
R0
R40
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_demux.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_demux.sv
R170
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmpsoc_noc_mesh
R1
R2
!i10b 1
!s100 KJglK@m^M:>26gkGU;NzA1
IcFa>Cd]WaYVRTIX^Qiok22
R3
!s105 mpsoc_noc_mesh_sv_unit
S1
R0
R40
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/topology/mpsoc_noc_mesh.sv
R170
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmpsoc_noc_mux
R1
R2
!i10b 1
!s100 :?eW2k?3T8GjiSm<G8R>]1
I>z@`el5m3oe^7`>ROM6131
R3
!s105 mpsoc_noc_mux_sv_unit
S1
R0
R40
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_mux.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/core/mpsoc_noc_mux.sv
R170
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Pmpsoc_noc_pkg
R15
R16
R17
R97
R0
8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_noc_pkg.vhd
F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_noc_pkg.vhd
l0
L51
VBNKfTV[khmS>dZ=48@Wg90
!s100 K4eC6jcMP<nfzF5ol`59W2
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vmpsoc_noc_router
R1
R2
!i10b 1
!s100 ;LddzfLH?KQf]A?2gY6C12
I0m;0QP8=^b2L??BW9lRAH3
R3
!s105 mpsoc_noc_router_sv_unit
S1
R0
R40
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router.sv
R170
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmpsoc_noc_router_input
R1
R2
!i10b 1
!s100 iYQQi0PI9>fA4MVjW?Chk3
IATBJPVQ4h:DJ?;I<EcJmB3
R3
!s105 mpsoc_noc_router_input_sv_unit
S1
R0
R40
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_input.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_input.sv
R170
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Empsoc_noc_router_lookup
R40
Z171 DPx4 work 13 mpsoc_noc_pkg 0 22 BNKfTV[khmS>dZ=48@Wg90
R15
R16
R17
R0
Z172 8/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/router/mpsoc_noc_router_lookup.vhd
Z173 F/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/router/mpsoc_noc_router_lookup.vhd
l0
L53
VKOU>9?:nATh?Zf_=WzfY50
!s100 RaP]>Q7CaDSO3O6PDoo@X0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R171
R15
R16
R17
Z174 DEx4 work 23 mpsoc_noc_router_lookup 0 22 KOU>9?:nATh?Zf_=WzfY50
l136
L77
Z175 V_SfF`<Ez_83dEB>ghS=AW0
Z176 !s100 gbdg45_aa7hjX2LCU0H631
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_noc_router_lookup_slice
R40
R15
R16
R17
R0
Z177 8/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/router/mpsoc_noc_router_lookup_slice.vhd
Z178 F/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/router/mpsoc_noc_router_lookup_slice.vhd
l0
L51
Vo4E0:S;RL<XV48MoLzN:l1
!s100 aeN=1JBEMgVCj`>chFPPk1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z179 DEx4 work 29 mpsoc_noc_router_lookup_slice 0 22 o4E0:S;RL<XV48MoLzN:l1
l113
L72
Z180 VZ]mlgl7=PBUEE^TL[Id023
Z181 !s100 YBFD;2U8N<jkY7?hc^34<0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vmpsoc_noc_router_output
R1
R2
!i10b 1
!s100 ojc;QZfTnkdcLS9]jD_XF1
I[7EJ9;]]V?_o[fF:9HeM:0
R3
!s105 mpsoc_noc_router_output_sv_unit
S1
R0
R40
8/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_output.sv
F/home/us1/github/MPSoC-RISCV/noc/rtl/verilog/router/mpsoc_noc_router_output.sv
R170
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Empsoc_noc_vchannel_mux
R40
R171
R15
R16
R17
R0
Z182 8/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/core/mpsoc_noc_vchannel_mux.vhd
Z183 F/home/us1/github/MPSoC-RISCV/noc/rtl/vhdl/core/mpsoc_noc_vchannel_mux.vhd
l0
L53
VRaTnSS?oFeoH?^oc7V6PI1
!s100 S53:mlHFFk1Socd;@44PO3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R171
R15
R16
R17
Z184 DEx4 work 22 mpsoc_noc_vchannel_mux 0 22 RaTnSS?oFeoH?^oc7V6PI1
l96
L74
Z185 VZRemN04CILXk2bVn1^aG[1
Z186 !s100 FLTgl<DOOVVl6Ndl6Mbkz0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Pmpsoc_pkg
R13
R15
R16
R17
R97
R0
8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_pkg.vhd
F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/mpsoc_pkg.vhd
l0
L51
VhMOO:7`Y=2Nm<ZI]IgU4H1
!s100 3oj[=9_mF?K9nbaXj@jMe3
R20
33
R2
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_ram_1r1w
R29
R15
R16
R17
R0
Z187 8/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/core/mpsoc_ram_1r1w.vhd
Z188 F/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/core/mpsoc_ram_1r1w.vhd
l0
L50
V;9m7c;eo]<F2FRgM4ZJOo2
!s100 GlSN6MJDliVhFa4YHcQRG0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z189 DEx4 work 14 mpsoc_ram_1r1w 0 22 ;9m7c;eo]<F2FRgM4ZJOo2
l102
L73
Z190 VGf^hMCk[IM8eY41T=>F8U3
Z191 !s100 BT0URDG^=e=WH0L>FHkZB1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_ram_1r1w_generic
R29
R15
R16
R17
R0
Z192 8/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/core/mpsoc_ram_1r1w_generic.vhd
Z193 F/home/us1/github/MPSoC-RISCV/soc/spram/rtl/vhdl/core/mpsoc_ram_1r1w_generic.vhd
l0
L50
VV;X>Cc7fM<1QbziG;JDf:2
!s100 E^?aPbE?94O`^HGPJVSKY1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z194 DEx4 work 22 mpsoc_ram_1r1w_generic 0 22 V;X>Cc7fM<1QbziG;JDf:2
l84
L71
Z195 VT:6WX[6ARPC>g4V^SMIAa3
Z196 !s100 XTd=_inXgnd0BAQS5Ja:h3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_uart_fifo
R29
R13
R15
R16
R17
R0
Z197 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_fifo.vhd
Z198 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_fifo.vhd
l0
L51
VngPIF[gI6^]F@YOiBhJI50
!s100 ]^S>HQ6?FU=TBZ?4MUVhj1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R15
R16
R17
Z199 DEx4 work 15 mpsoc_uart_fifo 0 22 ngPIF[gI6^]F@YOiBhJI50
l111
L75
Z200 VJCkd>z?B7I3ZFckRGG]1P0
Z201 !s100 V^Aj0nQG@LE9SL^ZkomT83
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_uart_interrupt
R29
R13
R15
R16
R17
R0
Z202 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_interrupt.vhd
Z203 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_interrupt.vhd
l0
L51
V_okJb?F4M]nCenj`zDh:40
!s100 KT8^8QFf0`JG<ch[5:zZQ0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R15
R16
R17
Z204 DEx4 work 20 mpsoc_uart_interrupt 0 22 _okJb?F4M]nCenj`zDh:40
l87
L78
Z205 V24XF:H6]>12^Ee?3io<DJ2
Z206 !s100 Od>D;765IOKm9LW9LU2GO1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_uart_rx
R29
R15
R16
R17
R0
Z207 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_rx.vhd
Z208 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_rx.vhd
l0
L50
V=;4Mc@LMgJ82OJbmb7>GK2
!s100 ZFH_A1@AK?6GG6IagVaK00
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z209 DEx4 work 13 mpsoc_uart_rx 0 22 =;4Mc@LMgJ82OJbmb7>GK2
l126
L68
Z210 V5oBm>[VNWdE903jYbiXXZ2
Z211 !s100 I:UCl_Fk42TW1l^IiVY;z3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Empsoc_uart_tx
R29
R15
R16
R17
R0
Z212 8/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_tx.vhd
Z213 F/home/us1/github/MPSoC-RISCV/soc/uart/rtl/vhdl/core/mpsoc_uart_tx.vhd
l0
L50
V?B;8D8iaMHU9[Y7L3?bL_2
!s100 UKYFnn2c1XNj[o<gX:`5`2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z214 DEx4 work 13 mpsoc_uart_tx 0 22 ?B;8D8iaMHU9[Y7L3?bL_2
l119
L67
Z215 Vl79K8PE`0ZGBFIe2T5D`?3
Z216 !s100 SW1S^eRQN`2QY[O=5[eU61
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vriscv_alu
R1
R2
!i10b 1
!s100 Y=VYd9U57FfJ1LVFYH6@j0
IdOnb2iInnTAIRE4@5g2N^0
R3
!s105 riscv_alu_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_alu.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_biu
R1
R2
!i10b 1
!s100 _i;Z5gmDo4j3YN>m65P992
I[X5Xh;f6?XXoC:9J^5:3_1
R3
!s105 riscv_biu_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_biu.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_bp
R1
R2
!i10b 1
!s100 IiDzFLA14C@K9bHKXCK9;0
IPfj44m4];ZoEgk3T=@V_Y2
R3
!s105 riscv_bp_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_bp.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_bu
R1
R2
!i10b 1
!s100 BP7[DZBCe?ZRIIzHogBGW3
I19C?bgioL3lb3z[;kMCT20
R3
!s105 riscv_bu_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_bu.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_core
R1
R2
!i10b 1
!s100 T@=O[EEF>0I@K>288RW7G0
IPHU1EPYZ<1FM0R_XVSfDM0
R3
!s105 riscv_core_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_core.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_dbg_bfm
R1
R2
!i10b 1
!s100 clcnMYUKLE]6]4i3=jah50
IFd;k?HQmWRZ?i1gOi6zI01
R3
!s105 riscv_dbg_bfm_sv_unit
S1
R0
R97
8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv
F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_dbg_bfm.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_dcache_core
R1
R2
!i10b 1
!s100 emBHG:RLmbX^=OKXUE4Xh0
I_c:[QE3@jUB]YXbI`6Ch92
R3
!s105 riscv_dcache_core_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Eriscv_dext
R29
Z217 DPx4 work 15 riscv_mpsoc_pkg 0 22 Zl[Do9lYOJW`J69DYX8ST1
R13
R15
R16
R17
R0
Z218 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/cache/riscv_dext.vhd
Z219 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/cache/riscv_dext.vhd
l0
L53
VY=FYG94MN2VI>4<9;z>jS3
!s100 QffH0b8L2:TAOLP;ZHM`i0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R217
R13
R15
R16
R17
Z220 DEx4 work 10 riscv_dext 0 22 Y=FYG94MN2VI>4<9;z>jS3
l130
L96
Z221 V]]8cz6BTL<gLzo6J^FE1H1
Z222 !s100 UVhRZozG;OQ1eo]ZKGZH10
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Eriscv_div
R29
R217
R13
R15
R16
R17
R0
Z223 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_div.vhd
Z224 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_div.vhd
l0
L53
Vn8JQkck3FmBii[Z<A]nSl3
!s100 k0R:7zz<Wa^`i>CCCWd4<3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R217
R13
R15
R16
R17
Z225 DEx4 work 9 riscv_div 0 22 n8JQkck3FmBii[Z<A]nSl3
l199
L82
Z226 Vc`4=gKUWnYYeLAh>F`@KD3
Z227 !s100 j1jPmbHzkFzZa9Hm<IFRE3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vriscv_dmem_ctrl
R1
R2
!i10b 1
!s100 @[n4;N5]B=30L_oiMN5F01
IGmDP_YU1iiYX1QJZH3zg`0
R3
!s105 riscv_dmem_ctrl_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_du
R1
R2
!i10b 1
!s100 76bloH2THIzoCcSSI]1Kh2
I;1gPQN]La5nbSCPC]cCje0
R3
!s105 riscv_du_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_du.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_execution
R1
R2
!i10b 1
!s100 J3O;jlVZdRzoJRNIgT;UI0
I7N3HgacYlNdP<z3FZ<SZY3
R3
!s105 riscv_execution_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_execution.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_htif
R1
R2
!i10b 1
!s100 YPQT9Fi>`omMDlh_j30YW0
IEo@Gz88=FIXYh3==fSMzY0
R3
Z228 !s105 riscv_testbench_sv_unit
S1
R0
R97
Z229 8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv
Z230 F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_testbench.sv
L0 1372
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_icache_core
R1
R2
!i10b 1
!s100 hBMYbzNh;cQ2[8`EB:c;_2
Ii`J@e1M6[V>fnLMbA09Ak1
R3
!s105 riscv_icache_core_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_id
R1
R2
!i10b 1
!s100 ^IJQk2Q:3:99?i3VZ`d<F3
IG9RUYXKl?0<AUl3AXKX?61
R3
!s105 riscv_id_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_id.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_if
R1
R2
!i10b 1
!s100 ^Al>oR?=:LIBVHb6ziFAh0
IVF1:cDh:3@aXnP`HDofOS1
R3
!s105 riscv_if_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_if.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_imem_ctrl
R1
R2
!i10b 1
!s100 F7okg7QGjVIERPK?W12Ic1
ITd:RcN2OJ:e@QmRCO1>?71
R3
!s105 riscv_imem_ctrl_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_lsu
R1
R2
!i10b 1
!s100 mMOmigFgSIcDeNzGQhP<K3
IHcRA=A4eDhF;WYCXSTKnU3
R3
!s105 riscv_lsu_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_membuf
R1
R2
!i10b 1
!s100 LhkLbHG]PTEO:2IB7Fh5_3
IDBG6`Znk;Mhl0NOgcM<6]2
R3
!s105 riscv_membuf_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Eriscv_memmisaligned
R29
R13
R217
R15
R16
R17
R0
Z231 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd
Z232 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd
l0
L53
VnLbnn6?G^7?;2ThoIhdPo1
!s100 3=ENTGF_5MLn;bEzA6KgG3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R217
R15
R16
R17
Z233 DEx4 work 19 riscv_memmisaligned 0 22 nLbnn6?G^7?;2ThoIhdPo1
l94
L72
Z234 VAR]Gl2E^lJe?^_b6ffKlT1
Z235 !s100 Hnk6ITUZZCbGVO`QG9WfX2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Eriscv_memory
R29
R13
R217
R15
R16
R17
R0
Z236 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_memory.vhd
Z237 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_memory.vhd
l0
L52
VF1Yfaz0@O9j<@4LET=gVW1
!s100 _ONckCS0R0?TbnUHjQG3i2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R217
R15
R16
R17
Z238 DEx4 work 12 riscv_memory 0 22 F1Yfaz0@O9j<@4LET=gVW1
l113
L91
Z239 V`6IaObQo>WU`T`11H`N9_1
Z240 !s100 eBnO8P`=Q5flnk7NGlW8@1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vriscv_memory_model
R1
R2
!i10b 1
!s100 <>cW3bUf:zlPkPzF`f9^Z1
I_@I2E]z=LFgf`iN7LZPfm1
R3
!s105 riscv_memory_model_sv_unit
S1
R0
R97
8/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv
F/home/us1/github/MPSoC-RISCV/bench/verilog/regression/riscv_memory_model.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_misd
R1
R2
!i10b 1
!s100 ^H3XGI4]06zUR4S371obD0
IaCenUBO^T6?4DcBLEV:M40
R3
!s105 riscv_misd_sv_unit
S1
R0
R97
8/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_misd.sv
F/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_misd.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_mmio_if
R1
R2
!i10b 1
!s100 ZBn:McV1Q0j9I@8eDZ3^k2
I24;A3lE5l41ao[zhZEmjj2
R3
R228
S1
R0
R97
R229
R230
L0 1252
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Eriscv_mmu
R29
R13
R217
R15
R16
R17
R0
Z241 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_mmu.vhd
Z242 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/memory/riscv_mmu.vhd
l0
L52
V8gA=W=;TB^K5EMfj1_NZJ2
!s100 INQB^c3[;b]>I19klajEP0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R217
R15
R16
R17
Z243 DEx4 work 9 riscv_mmu 0 22 8gA=W=;TB^K5EMfj1_NZJ2
l91
L90
Z244 VS5c26g<GgB7aLGRk5]E3W2
Z245 !s100 ifiTf]`Oz=EeHd]5C_zP<2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vriscv_mpsoc
R1
R2
!i10b 1
!s100 a3_Ehj8M2mh<UnROK[[H=2
IkZG6X0X?V[ic[?3F5C:V[1
R3
!s105 riscv_mpsoc_sv_unit
S1
R0
R97
8/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv
F/home/us1/github/MPSoC-RISCV/rtl/verilog/mpsoc/riscv_mpsoc.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Priscv_mpsoc_pkg
R13
DBx4 ieee 11 numeric_std 4 body 22 I914AMN_?Qk;P<9Bm[VT=2
R16
R17
R97
R0
8/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd
F/home/us1/github/MPSoC-RISCV/rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd
l0
L51
VZl[Do9lYOJW`J69DYX8ST1
!s100 ?e2Hc?5j4VbMSmoa40UCH1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Eriscv_mul
R29
R13
R217
R15
R16
R17
R0
Z246 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_mul.vhd
Z247 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/execution/riscv_mul.vhd
l0
L52
V^oXa<K]N3`fkaAK7F344Q3
!s100 ONQmf[UomcIP5EE]?o3CZ0
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R217
R15
R16
R17
Z248 DEx4 work 9 riscv_mul 0 22 ^oXa<K]N3`fkaAK7F344Q3
l202
L81
Z249 V8E]j>?UJQ>VSilklC_7I<2
Z250 !s100 ZHOhKGeMgQ_6?:=V5ij:M1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vriscv_mux
R1
R2
!i10b 1
!s100 NLX:_=I^>:>B^;T;@z3UD0
IjT^;Kz95TiS@DO0hbdOHC1
R3
!s105 riscv_mux_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_mux.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_pmachk
R1
R2
!i10b 1
!s100 Ae^8CjM1VcEZDZSaThe5V3
IN0hDV@0cX`]ScXoEmkCAL1
R3
!s105 riscv_pmachk_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_pmpchk
R1
R2
!i10b 1
!s100 OjXe;J>k7kN1`Radk^AJE2
IdCne^X4Z>LIB?^;EgPEC^1
R3
!s105 riscv_pmpchk_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_pu
R1
R2
!i10b 1
!s100 l0G6`kPhEVk]h85c:BQ920
I7i>0^=b0zGgiB6MF:`e>10
R3
!s105 riscv_pu_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/pu/riscv_pu.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Eriscv_ram_1r1w
R29
R15
R16
R17
R0
Z251 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd
Z252 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd
l0
L50
Vafk:jPbKXlJPMeO:>]Tjl1
!s100 `cRGe2llk0IEgmRz5WFNK3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z253 DEx4 work 14 riscv_ram_1r1w 0 22 afk:jPbKXlJPMeO:>]Tjl1
l102
L73
Z254 Vaa58SRP];T2hdUgMSG;@I3
Z255 !s100 :@D7>zJ7LK<Ch3I?`G@Gl2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vriscv_ram_1r1w_generic
R1
R2
!i10b 1
!s100 0;@XMh3fU9VEA13Bh=Dlk2
I:X=dhhP9>dGeUb=bVhSAh2
R3
!s105 riscv_ram_1r1w_generic_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
R164
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Eriscv_ram_1rw
R29
R15
R16
R17
R0
Z256 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1rw.vhd
Z257 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/memory/riscv_ram_1rw.vhd
l0
L50
V^ZdU00`Mf1C;eQ:kDZ2GC3
!s100 H5Y0GCNJ`XYI2iiUa6V?83
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R15
R16
R17
Z258 DEx4 work 13 riscv_ram_1rw 0 22 ^ZdU00`Mf1C;eQ:kDZ2GC3
l86
L68
Z259 VWHG>Lf_JNzTFnEEjU8LMI0
Z260 !s100 :[OH:OgQFWF`YK01:GUCa2
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
vriscv_ram_1rw_generic
R1
R2
!i10b 1
!s100 l_A4ReAeM:TH^>N^EB9TJ3
I1LgMmVBOB2`X2_`MakKk`1
R3
!s105 riscv_ram_1rw_generic_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
R164
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_ram_queue
R1
R2
!i10b 1
!s100 P4`aTR098Th@X8_WbPlL41
IPY<05G:ST?Vd3eae4P0KF0
R3
!s105 riscv_ram_queue_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
R164
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_rf
R1
R2
!i10b 1
!s100 Q<3=fjROQfFXb5gzW=>`c0
I;LC;8Hdnm_RLhofm@KKQ33
R3
!s105 riscv_rf_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_rf.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_simd
R1
R2
!i10b 1
!s100 AoQ29XfEKHz1D241Maj:a0
IH[A7>zZn>gU<gEd^JOW:^3
R3
!s105 riscv_simd_sv_unit
S1
R0
R97
8/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_simd.sv
F/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_simd.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_soc
R1
R2
!i10b 1
!s100 3:X2FJXAVMzkPQQ>aCk600
Imz9=R3B3]IOKDQ]ke4Icz0
R3
!s105 riscv_soc_sv_unit
S1
R0
R97
8/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_soc.sv
F/home/us1/github/MPSoC-RISCV/rtl/verilog/soc/riscv_soc.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_state
R1
R2
!i10b 1
!s100 4XF12j];]AWL99Z5ST7kf3
I^gi?;RM0Kb^=JAKfJ:2kn0
R3
!s105 riscv_state_sv_unit
S1
R0
R29
8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv
F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/verilog/core/riscv_state.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vriscv_testbench
R1
R2
!i10b 1
!s100 ez6dbLR=[41mK?FYDXV>c0
IzO6HeFkW=hS^o35Fc@QN62
R3
R228
S1
R0
R97
R229
R230
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
Eriscv_wb
R29
R13
R217
R15
R16
R17
R0
Z261 8/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_wb.vhd
Z262 F/home/us1/github/MPSoC-RISCV/soc/pu/rtl/vhdl/core/riscv_wb.vhd
l0
L52
VHzKVSk@fD]lRimS4WF?D02
!s100 S]o2IKX1]9OjZe1TBoEW`3
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
Artl
R13
R217
R15
R16
R17
Z263 DEx4 work 8 riscv_wb 0 22 HzKVSk@fD]lRimS4WF?D02
l132
L96
Z264 VLdJ;Ud@1ang3W?mRCBWF91
Z265 !s100 m3VDTV]Xa::oKCh^12<G`1
R20
33
R21
!i10b 1
R7
R22
R23
!i113 1
R24
R25
