{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458068768393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458068768398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 00:36:08 2016 " "Processing started: Wed Mar 16 00:36:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458068768398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068768398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068768398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458068768789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behavioural " "Found design unit 1: Adder-behavioural" {  } { { "Adder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780133 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780133 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Test.vhd " "Can't analyze file -- file Test.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1458068780143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_Processor-behavioural " "Found design unit 1: RISC_Processor-behavioural" {  } { { "RISC_Processor.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/RISC_Processor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_Processor " "Found entity 1: RISC_Processor" {  } { { "RISC_Processor.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/RISC_Processor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUnit-behavioural " "Found design unit 1: ALUnit-behavioural" {  } { { "ALUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/ALUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUnit " "Found entity 1: ALUnit" {  } { { "ALUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/ALUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-behavioural " "Found design unit 1: Register_File-behavioural" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Register_File.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Register_File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavioural " "Found design unit 1: Shifter-behavioural" {  } { { "Shifter.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "munit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file munit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUnit-behavioural " "Found design unit 1: MUnit-behavioural" {  } { { "MUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/MUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUnit " "Found entity 1: MUnit" {  } { { "MUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/MUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-behavioural " "Found design unit 1: Multiplier-behavioural" {  } { { "Multiplier.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Multiplier.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Mem-behavioural " "Found design unit 1: Instr_Mem-behavioural" {  } { { "Instr_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Instr_Mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Instr_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-behavioural " "Found design unit 1: Data_Mem-behavioural" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780153 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1458068780153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behavioural " "Found design unit 1: Mux-behavioural" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddUnit-behavioural " "Found design unit 1: AddUnit-behavioural" {  } { { "AddUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/AddUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddUnit " "Found entity 1: AddUnit" {  } { { "AddUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/AddUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Andder-behavioural " "Found design unit 1: Andder-behavioural" {  } { { "Andder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Andder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Andder " "Found entity 1: Andder" {  } { { "Andder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Andder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose.vhd 2 1 " "Found 2 design units, including 1 entities, in source file choose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Choose-behavioural " "Found design unit 1: Choose-behavioural" {  } { { "Choose.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Choose.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Choose " "Found entity 1: Choose" {  } { { "Choose.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Choose.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender-behavioural " "Found design unit 1: Sign_Extender-behavioural" {  } { { "Sign_Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Sign_Extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extender " "Found entity 1: Sign_Extender" {  } { { "Sign_Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Sign_Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-behavioural " "Found design unit 1: Extender-behavioural" {  } { { "Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-behavioural " "Found design unit 1: Mux4-behavioural" {  } { { "Mux4.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioural " "Found design unit 1: PC-behavioural" {  } { { "PC.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-behavioural " "Found design unit 1: Flags-behavioural" {  } { { "Flags.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Flags.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Path-behavioural " "Found design unit 1: Data_Path-behavioural" {  } { { "Data_Path.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Path.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavioural " "Found design unit 1: Controller-behavioural" {  } { { "Controller.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file actrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Actrl-behavioural " "Found design unit 1: Actrl-behavioural" {  } { { "Actrl.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Actrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780173 ""} { "Info" "ISGN_ENTITY_NAME" "1 Actrl " "Found entity 1: Actrl" {  } { { "Actrl.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Actrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bctrl-behavioural " "Found design unit 1: Bctrl-behavioural" {  } { { "Bctrl.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Bctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780173 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bctrl " "Found entity 1: Bctrl" {  } { { "Bctrl.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Bctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068780173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Mem " "Elaborating entity \"Data_Mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458068780223 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en Data_Mem.vhd(25) " "VHDL Process Statement warning at Data_Mem.vhd(25): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory1 Data_Mem.vhd(26) " "VHDL Process Statement warning at Data_Mem.vhd(26): signal \"Memory1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en2 Data_Mem.vhd(31) " "VHDL Process Statement warning at Data_Mem.vhd(31): signal \"en2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indata Data_Mem.vhd(32) " "VHDL Process Statement warning at Data_Mem.vhd(32): signal \"indata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outdata Data_Mem.vhd(23) " "VHDL Process Statement warning at Data_Mem.vhd(23): inferring latch(es) for signal or variable \"outdata\", which holds its previous value in one or more paths through the process" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[0\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[0\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[1\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[1\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[2\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[2\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[3\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[3\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[4\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[4\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[5\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[5\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[6\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[6\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[7\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[7\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[8\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[8\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[9\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[9\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[10\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[10\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[11\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[11\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[12\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[12\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[13\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[13\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[14\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[14\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[15\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[15\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[16\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[16\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[17\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[17\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[18\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[18\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[19\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[19\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[20\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[20\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[21\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[21\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[22\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[22\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[23\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[23\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[24\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[24\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[25\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[25\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[26\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[26\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[27\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[27\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[28\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[28\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[29\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[29\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[30\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[30\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdata\[31\] Data_Mem.vhd(23) " "Inferred latch for \"outdata\[31\]\" at Data_Mem.vhd(23)" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780243 "|Data_Mem"}
{ "Error" "EINFER_CANT_SYNTHESIZE_INITIALIZED_RAM" "Memory1 " "Cannot synthesize initialized RAM logic \"Memory1\"" {  } { { "Data_Mem.vhd" "Memory1" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 19 -1 0 } }  } 0 276000 "Cannot synthesize initialized RAM logic \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458068780624 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "920 " "Peak virtual memory: 920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458068780833 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 16 00:36:20 2016 " "Processing ended: Wed Mar 16 00:36:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458068780833 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458068780833 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458068780833 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068780833 ""}
