{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720040590289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720040590290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 18:03:10 2024 " "Processing started: Wed Jul 03 18:03:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720040590290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720040590290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyect5 -c Proyect5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyect5 -c Proyect5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720040590291 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720040591080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verde_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verde_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verde_reg-SYN " "Found design unit 1: verde_reg-SYN" {  } { { "Verde_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591936 ""} { "Info" "ISGN_ENTITY_NAME" "1 Verde_reg " "Found entity 1: Verde_reg" {  } { { "Verde_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rojo_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rojo_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rojo_reg-SYN " "Found design unit 1: rojo_reg-SYN" {  } { { "Rojo_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591941 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rojo_reg " "Found entity 1: Rojo_reg" {  } { { "Rojo_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_imagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_imagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_imagen-rtl " "Found design unit 1: control_imagen-rtl" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591945 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_imagen " "Found entity 1: control_imagen" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "azul_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file azul_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 azul_reg-SYN " "Found design unit 1: azul_reg-SYN" {  } { { "Azul_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Azul_reg " "Found entity 1: Azul_reg" {  } { { "Azul_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyect5-rtl " "Found design unit 1: Proyect5-rtl" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591959 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyect5 " "Found entity 1: Proyect5" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-arch " "Found design unit 1: decod-arch" {  } { { "decod.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/decod.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591966 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuadrado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuadrado-arch " "Found design unit 1: cuadrado-arch" {  } { { "cuadrado.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591971 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuadrado " "Found entity 1: cuadrado" {  } { { "cuadrado.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b " "Found entity 1: b" {  } { { "b.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c " "Found entity 1: c" {  } { { "c.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrado_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuadrado_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuadrado_b-arch " "Found design unit 1: cuadrado_b-arch" {  } { { "cuadrado_b.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado_b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591982 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuadrado_b " "Found entity 1: cuadrado_b" {  } { { "cuadrado_b.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_sel-arch " "Found design unit 1: color_sel-arch" {  } { { "color_sel.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/color_sel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591986 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_sel " "Found entity 1: color_sel" {  } { { "color_sel.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/color_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect5_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect5_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyect5_8bit-rtl " "Found design unit 1: Proyect5_8bit-rtl" {  } { { "Proyect5_8bit.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5_8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyect5_8bit " "Found entity 1: Proyect5_8bit" {  } { { "Proyect5_8bit.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d " "Found entity 1: d" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040591993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040591993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d " "Elaborating entity \"d\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720040592185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Proyect5_8bit Proyect5_8bit:inst " "Elaborating entity \"Proyect5_8bit\" for hierarchy \"Proyect5_8bit:inst\"" {  } { { "d.bdf" "inst" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 16 560 776 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst1 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst1\"" {  } { { "d.bdf" "inst1" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592194 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE rojo.mif " "Can't find a definition for parameter LPM_FILE -- assuming rojo.mif was intended to be a quoted string" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 128 664 776 224 "inst2" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1720040592215 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE verde.mif " "Can't find a definition for parameter LPM_FILE -- assuming verde.mif was intended to be a quoted string" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1720040592215 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE azul.mif " "Can't find a definition for parameter LPM_FILE -- assuming azul.mif was intended to be a quoted string" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1720040592216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Block1:inst1\|LPM_ROM:inst5 " "Elaborating entity \"LPM_ROM\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst1\|LPM_ROM:inst5 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\"" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720040592280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst1\|LPM_ROM:inst5 " "Instantiated megafunction \"Block1:inst1\|LPM_ROM:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL UNREGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE azul.mif " "Parameter \"LPM_FILE\" = \"azul.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 14 " "Parameter \"LPM_WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592280 ""}  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720040592280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Block1:inst1\|LPM_ROM:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592332 ""}
{ "Warning" "WTDFX_ASSERTION" "Can't convert ROM for Cyclone II device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different. " "Assertion warning: Can't convert ROM for Cyclone II device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different." {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 176 2 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1720040592346 ""}
{ "Info" "ITDFX_ASSERTION" "Clocko port is used as clock for the address input port " "Assertion information: Clocko port is used as clock for the address input port" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 252 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Quartus II" 0 -1 1720040592351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst1\|LPM_ROM:inst5\|altrom:srom Block1:inst1\|LPM_ROM:inst5 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\", which is child of megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block Block1:inst1\|LPM_ROM:inst5 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g201.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g201 " "Found entity 1: altsyncram_g201" {  } { { "db/altsyncram_g201.tdf" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_g201.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040592624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040592624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g201 Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_g201:auto_generated " "Elaborating entity \"altsyncram_g201\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_g201:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592626 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 5040 C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/azul.mif " "Memory depth (16384) in the design file differs from memory depth (5040) in the Memory Initialization File \"C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/azul.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1720040592701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040592875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040592875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_g201:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_g201:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_g201.tdf" "deep_decode" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_g201.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040592972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040592972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_g201:auto_generated\|mux_kib:mux2 " "Elaborating entity \"mux_kib\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_g201:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_g201.tdf" "mux2" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_g201.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Block1:inst1\|LPM_ROM:inst2 " "Elaborating entity \"LPM_ROM\" for hierarchy \"Block1:inst1\|LPM_ROM:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 128 664 776 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst1\|LPM_ROM:inst2 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst2\"" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 128 664 776 224 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720040592983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst1\|LPM_ROM:inst2 " "Instantiated megafunction \"Block1:inst1\|LPM_ROM:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL UNREGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE rojo.mif " "Parameter \"LPM_FILE\" = \"rojo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 14 " "Parameter \"LPM_WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592983 ""}  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 128 664 776 224 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720040592983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Block1:inst1\|LPM_ROM:inst2\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"Block1:inst1\|LPM_ROM:inst2\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040592998 ""}
{ "Warning" "WTDFX_ASSERTION" "Can't convert ROM for Cyclone II device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different. " "Assertion warning: Can't convert ROM for Cyclone II device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different." {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 176 2 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1720040593000 ""}
{ "Info" "ITDFX_ASSERTION" "Clocko port is used as clock for the address input port " "Assertion information: Clocko port is used as clock for the address input port" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 252 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Quartus II" 0 -1 1720040593000 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst1\|LPM_ROM:inst2\|altrom:srom Block1:inst1\|LPM_ROM:inst2 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst2\|altrom:srom\", which is child of megafunction instantiation \"Block1:inst1\|LPM_ROM:inst2\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 128 664 776 224 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Block1:inst1\|LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"Block1:inst1\|LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst1\|LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block Block1:inst1\|LPM_ROM:inst2 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Block1:inst1\|LPM_ROM:inst2\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 128 664 776 224 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e201.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e201 " "Found entity 1: altsyncram_e201" {  } { { "db/altsyncram_e201.tdf" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_e201.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040593137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040593137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e201 Block1:inst1\|LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_e201:auto_generated " "Elaborating entity \"altsyncram_e201\" for hierarchy \"Block1:inst1\|LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_e201:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Block1:inst1\|LPM_ROM:inst3 " "Elaborating entity \"LPM_ROM\" for hierarchy \"Block1:inst1\|LPM_ROM:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst1\|LPM_ROM:inst3 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst3\"" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720040593164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst1\|LPM_ROM:inst3 " "Instantiated megafunction \"Block1:inst1\|LPM_ROM:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL UNREGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE verde.mif " "Parameter \"LPM_FILE\" = \"verde.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 14 " "Parameter \"LPM_WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593165 ""}  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720040593165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Block1:inst1\|LPM_ROM:inst3\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"Block1:inst1\|LPM_ROM:inst3\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593177 ""}
{ "Warning" "WTDFX_ASSERTION" "Can't convert ROM for Cyclone II device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different. " "Assertion warning: Can't convert ROM for Cyclone II device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different." {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 176 2 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1720040593185 ""}
{ "Info" "ITDFX_ASSERTION" "Clocko port is used as clock for the address input port " "Assertion information: Clocko port is used as clock for the address input port" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 252 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Quartus II" 0 -1 1720040593186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst1\|LPM_ROM:inst3\|altrom:srom Block1:inst1\|LPM_ROM:inst3 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst3\|altrom:srom\", which is child of megafunction instantiation \"Block1:inst1\|LPM_ROM:inst3\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Block1:inst1\|LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"Block1:inst1\|LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593262 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst1\|LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block Block1:inst1\|LPM_ROM:inst3 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Block1:inst1\|LPM_ROM:inst3\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a501 " "Found entity 1: altsyncram_a501" {  } { { "db/altsyncram_a501.tdf" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_a501.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040593388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040593388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a501 Block1:inst1\|LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block\|altsyncram_a501:auto_generated " "Elaborating entity \"altsyncram_a501\" for hierarchy \"Block1:inst1\|LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block\|altsyncram_a501:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593391 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 5040 C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/verde.mif " "Memory depth (16384) in the design file differs from memory depth (5040) in the Memory Initialization File \"C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/verde.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1720040593460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_imagen control_imagen:inst2 " "Elaborating entity \"control_imagen\" for hierarchy \"control_imagen:inst2\"" {  } { { "d.bdf" "inst2" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 48 8 224 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040593547 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[7\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[6\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[5\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[4\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[3\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[2\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[1\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[0\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[7\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[6\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[5\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[4\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[3\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[2\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[1\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[0\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[7\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[6\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[5\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[4\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[3\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[2\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[1\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[0\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040593804 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1720040593804 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1720040594652 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1720040594652 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNK GND " "Pin \"SYNK\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 88 880 1056 104 "SYNK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040594767 "|d|SYNK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[1\] GND " "Pin \"AZUL\[1\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 184 880 1056 200 "AZUL\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040594767 "|d|AZUL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[0\] GND " "Pin \"AZUL\[0\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 184 880 1056 200 "AZUL\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040594767 "|d|AZUL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[1\] GND " "Pin \"ROJO\[1\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 152 880 1056 168 "ROJO\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040594767 "|d|ROJO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[0\] GND " "Pin \"ROJO\[0\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 152 880 1056 168 "ROJO\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040594767 "|d|ROJO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[1\] GND " "Pin \"VERDE\[1\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 168 880 1056 184 "VERDE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040594767 "|d|VERDE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[0\] GND " "Pin \"VERDE\[0\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 168 880 1056 184 "VERDE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040594767 "|d|VERDE[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720040594767 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|col_n\[4\] High " "Register control_imagen:inst2\|col_n\[4\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040594772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|col_n\[7\] High " "Register control_imagen:inst2\|col_n\[7\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040594772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|fila_n\[0\] High " "Register control_imagen:inst2\|fila_n\[0\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040594772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|fila_n\[1\] High " "Register control_imagen:inst2\|fila_n\[1\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040594772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|fila_n\[5\] High " "Register control_imagen:inst2\|fila_n\[5\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040594772 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1720040594772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720040595468 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720040595468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720040595602 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720040595602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Implemented 256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720040595602 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1720040595602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720040595602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720040595665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 18:03:15 2024 " "Processing ended: Wed Jul 03 18:03:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720040595665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720040595665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720040595665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720040595665 ""}
