<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="b200.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../coregen/fifo_4k_2clk.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../coregen/fifo_4k_2clk.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="../coregen/fifo_4k_2clk.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../coregen/fifo_4k_2clk.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../coregen/fifo_short_2clk.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../coregen/fifo_short_2clk.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="../coregen/fifo_short_2clk.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../coregen/fifo_short_2clk.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../coregen_dsp/hbdec1.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../coregen_dsp/hbdec1.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../coregen_dsp/hbdec1.v" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../coregen_dsp/hbdec1.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../coregen_dsp/hbdec2.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../coregen_dsp/hbdec2.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../coregen_dsp/hbdec2.v" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../coregen_dsp/hbdec2.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="b200.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="b200.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="b200.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="b200.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="b200.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="b200_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1493771550" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1493771550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493771550" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3731490539531989623" xil_pn:start_ts="1493771550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493771550" xil_pn:in_ck="8771441571222805191" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-983037182985899333" xil_pn:start_ts="1493771550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../coregen/fifo_4k_2clk.ngc"/>
      <outfile xil_pn:name="../coregen/fifo_4k_2clk.v"/>
      <outfile xil_pn:name="../coregen/fifo_short_2clk.ngc"/>
      <outfile xil_pn:name="../coregen/fifo_short_2clk.v"/>
      <outfile xil_pn:name="../coregen_dsp/hbdec1.ngc"/>
      <outfile xil_pn:name="../coregen_dsp/hbdec1.v"/>
      <outfile xil_pn:name="../coregen_dsp/hbdec2.ngc"/>
      <outfile xil_pn:name="../coregen_dsp/hbdec2.v"/>
    </transform>
    <transform xil_pn:end_ts="1493771550" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1493771550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493771550" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6923619256386240885" xil_pn:start_ts="1493771550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493771550" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6952878091411927959" xil_pn:start_ts="1493771550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493771550" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7169568547597261509" xil_pn:start_ts="1493771550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493771557" xil_pn:in_ck="7230251212208620784" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6129091409972173313" xil_pn:start_ts="1493771550">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="b200.lso"/>
      <outfile xil_pn:name="b200.prj"/>
      <outfile xil_pn:name="b200.syr"/>
      <outfile xil_pn:name="b200.xst"/>
      <outfile xil_pn:name="b200_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1493771557" xil_pn:in_ck="-7266987542839006870" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435479222" xil_pn:start_ts="1493771557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
