;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; E
E__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
E__0__MASK EQU 0x08
E__0__PC EQU CYREG_PRT3_PC3
E__0__PORT EQU 3
E__0__SHIFT EQU 3
E__AG EQU CYREG_PRT3_AG
E__AMUX EQU CYREG_PRT3_AMUX
E__BIE EQU CYREG_PRT3_BIE
E__BIT_MASK EQU CYREG_PRT3_BIT_MASK
E__BYP EQU CYREG_PRT3_BYP
E__CTL EQU CYREG_PRT3_CTL
E__DM0 EQU CYREG_PRT3_DM0
E__DM1 EQU CYREG_PRT3_DM1
E__DM2 EQU CYREG_PRT3_DM2
E__DR EQU CYREG_PRT3_DR
E__INP_DIS EQU CYREG_PRT3_INP_DIS
E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
E__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
E__LCD_EN EQU CYREG_PRT3_LCD_EN
E__MASK EQU 0x08
E__PORT EQU 3
E__PRT EQU CYREG_PRT3_PRT
E__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
E__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
E__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
E__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
E__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
E__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
E__PS EQU CYREG_PRT3_PS
E__SHIFT EQU 3
E__SLW EQU CYREG_PRT3_SLW

; D4
D4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
D4__0__MASK EQU 0x10
D4__0__PC EQU CYREG_PRT3_PC4
D4__0__PORT EQU 3
D4__0__SHIFT EQU 4
D4__AG EQU CYREG_PRT3_AG
D4__AMUX EQU CYREG_PRT3_AMUX
D4__BIE EQU CYREG_PRT3_BIE
D4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
D4__BYP EQU CYREG_PRT3_BYP
D4__CTL EQU CYREG_PRT3_CTL
D4__DM0 EQU CYREG_PRT3_DM0
D4__DM1 EQU CYREG_PRT3_DM1
D4__DM2 EQU CYREG_PRT3_DM2
D4__DR EQU CYREG_PRT3_DR
D4__INP_DIS EQU CYREG_PRT3_INP_DIS
D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
D4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
D4__LCD_EN EQU CYREG_PRT3_LCD_EN
D4__MASK EQU 0x10
D4__PORT EQU 3
D4__PRT EQU CYREG_PRT3_PRT
D4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
D4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
D4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
D4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
D4__PS EQU CYREG_PRT3_PS
D4__SHIFT EQU 4
D4__SLW EQU CYREG_PRT3_SLW

; D5
D5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
D5__0__MASK EQU 0x20
D5__0__PC EQU CYREG_PRT3_PC5
D5__0__PORT EQU 3
D5__0__SHIFT EQU 5
D5__AG EQU CYREG_PRT3_AG
D5__AMUX EQU CYREG_PRT3_AMUX
D5__BIE EQU CYREG_PRT3_BIE
D5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
D5__BYP EQU CYREG_PRT3_BYP
D5__CTL EQU CYREG_PRT3_CTL
D5__DM0 EQU CYREG_PRT3_DM0
D5__DM1 EQU CYREG_PRT3_DM1
D5__DM2 EQU CYREG_PRT3_DM2
D5__DR EQU CYREG_PRT3_DR
D5__INP_DIS EQU CYREG_PRT3_INP_DIS
D5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
D5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
D5__LCD_EN EQU CYREG_PRT3_LCD_EN
D5__MASK EQU 0x20
D5__PORT EQU 3
D5__PRT EQU CYREG_PRT3_PRT
D5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
D5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
D5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
D5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
D5__PS EQU CYREG_PRT3_PS
D5__SHIFT EQU 5
D5__SLW EQU CYREG_PRT3_SLW

; D6
D6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
D6__0__MASK EQU 0x40
D6__0__PC EQU CYREG_PRT3_PC6
D6__0__PORT EQU 3
D6__0__SHIFT EQU 6
D6__AG EQU CYREG_PRT3_AG
D6__AMUX EQU CYREG_PRT3_AMUX
D6__BIE EQU CYREG_PRT3_BIE
D6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
D6__BYP EQU CYREG_PRT3_BYP
D6__CTL EQU CYREG_PRT3_CTL
D6__DM0 EQU CYREG_PRT3_DM0
D6__DM1 EQU CYREG_PRT3_DM1
D6__DM2 EQU CYREG_PRT3_DM2
D6__DR EQU CYREG_PRT3_DR
D6__INP_DIS EQU CYREG_PRT3_INP_DIS
D6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
D6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
D6__LCD_EN EQU CYREG_PRT3_LCD_EN
D6__MASK EQU 0x40
D6__PORT EQU 3
D6__PRT EQU CYREG_PRT3_PRT
D6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
D6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
D6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
D6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
D6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
D6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
D6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
D6__PS EQU CYREG_PRT3_PS
D6__SHIFT EQU 6
D6__SLW EQU CYREG_PRT3_SLW

; D7
D7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
D7__0__MASK EQU 0x80
D7__0__PC EQU CYREG_PRT3_PC7
D7__0__PORT EQU 3
D7__0__SHIFT EQU 7
D7__AG EQU CYREG_PRT3_AG
D7__AMUX EQU CYREG_PRT3_AMUX
D7__BIE EQU CYREG_PRT3_BIE
D7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
D7__BYP EQU CYREG_PRT3_BYP
D7__CTL EQU CYREG_PRT3_CTL
D7__DM0 EQU CYREG_PRT3_DM0
D7__DM1 EQU CYREG_PRT3_DM1
D7__DM2 EQU CYREG_PRT3_DM2
D7__DR EQU CYREG_PRT3_DR
D7__INP_DIS EQU CYREG_PRT3_INP_DIS
D7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
D7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
D7__LCD_EN EQU CYREG_PRT3_LCD_EN
D7__MASK EQU 0x80
D7__PORT EQU 3
D7__PRT EQU CYREG_PRT3_PRT
D7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
D7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
D7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
D7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
D7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
D7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
D7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
D7__PS EQU CYREG_PRT3_PS
D7__SHIFT EQU 7
D7__SLW EQU CYREG_PRT3_SLW

; RS
RS__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
RS__0__MASK EQU 0x04
RS__0__PC EQU CYREG_PRT3_PC2
RS__0__PORT EQU 3
RS__0__SHIFT EQU 2
RS__AG EQU CYREG_PRT3_AG
RS__AMUX EQU CYREG_PRT3_AMUX
RS__BIE EQU CYREG_PRT3_BIE
RS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RS__BYP EQU CYREG_PRT3_BYP
RS__CTL EQU CYREG_PRT3_CTL
RS__DM0 EQU CYREG_PRT3_DM0
RS__DM1 EQU CYREG_PRT3_DM1
RS__DM2 EQU CYREG_PRT3_DM2
RS__DR EQU CYREG_PRT3_DR
RS__INP_DIS EQU CYREG_PRT3_INP_DIS
RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RS__LCD_EN EQU CYREG_PRT3_LCD_EN
RS__MASK EQU 0x04
RS__PORT EQU 3
RS__PRT EQU CYREG_PRT3_PRT
RS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RS__PS EQU CYREG_PRT3_PS
RS__SHIFT EQU 2
RS__SLW EQU CYREG_PRT3_SLW

; ZC
ZC_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
ZC_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
ZC_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
ZC_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
ZC_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ZC_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
ZC_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
ZC_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
ZC_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B1_UDB07_A0
ZC_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B1_UDB07_A1
ZC_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
ZC_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B1_UDB07_D0
ZC_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B1_UDB07_D1
ZC_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ZC_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
ZC_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B1_UDB07_F0
ZC_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B1_UDB07_F1
ZC_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ZC_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; LCD
LCD_Sync_ctrl_reg__0__MASK EQU 0x01
LCD_Sync_ctrl_reg__0__POS EQU 0
LCD_Sync_ctrl_reg__1__MASK EQU 0x02
LCD_Sync_ctrl_reg__1__POS EQU 1
LCD_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LCD_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
LCD_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
LCD_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
LCD_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
LCD_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
LCD_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
LCD_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
LCD_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
LCD_Sync_ctrl_reg__2__MASK EQU 0x04
LCD_Sync_ctrl_reg__2__POS EQU 2
LCD_Sync_ctrl_reg__3__MASK EQU 0x08
LCD_Sync_ctrl_reg__3__POS EQU 3
LCD_Sync_ctrl_reg__4__MASK EQU 0x10
LCD_Sync_ctrl_reg__4__POS EQU 4
LCD_Sync_ctrl_reg__5__MASK EQU 0x20
LCD_Sync_ctrl_reg__5__POS EQU 5
LCD_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LCD_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
LCD_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
LCD_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
LCD_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
LCD_Sync_ctrl_reg__MASK EQU 0x3F
LCD_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
LCD_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
LCD_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; CERO
CERO__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
CERO__0__MASK EQU 0x02
CERO__0__PC EQU CYREG_PRT0_PC1
CERO__0__PORT EQU 0
CERO__0__SHIFT EQU 1
CERO__AG EQU CYREG_PRT0_AG
CERO__AMUX EQU CYREG_PRT0_AMUX
CERO__BIE EQU CYREG_PRT0_BIE
CERO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CERO__BYP EQU CYREG_PRT0_BYP
CERO__CTL EQU CYREG_PRT0_CTL
CERO__DM0 EQU CYREG_PRT0_DM0
CERO__DM1 EQU CYREG_PRT0_DM1
CERO__DM2 EQU CYREG_PRT0_DM2
CERO__DR EQU CYREG_PRT0_DR
CERO__INP_DIS EQU CYREG_PRT0_INP_DIS
CERO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CERO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CERO__LCD_EN EQU CYREG_PRT0_LCD_EN
CERO__MASK EQU 0x02
CERO__PORT EQU 0
CERO__PRT EQU CYREG_PRT0_PRT
CERO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CERO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CERO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CERO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CERO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CERO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CERO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CERO__PS EQU CYREG_PRT0_PS
CERO__SHIFT EQU 1
CERO__SLW EQU CYREG_PRT0_SLW

; btns
btns_sts_intr_sts_reg__0__MASK EQU 0x01
btns_sts_intr_sts_reg__0__POS EQU 0
btns_sts_intr_sts_reg__1__MASK EQU 0x02
btns_sts_intr_sts_reg__1__POS EQU 1
btns_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
btns_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
btns_sts_intr_sts_reg__2__MASK EQU 0x04
btns_sts_intr_sts_reg__2__POS EQU 2
btns_sts_intr_sts_reg__MASK EQU 0x07
btns_sts_intr_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
btns_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
btns_sts_intr_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
btns_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
btns_sts_intr_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
btns_sts_intr_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
btns_sts_intr_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

; clock
clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clock__CFG2_SRC_SEL_MASK EQU 0x07
clock__INDEX EQU 0x00
clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock__PM_ACT_MSK EQU 0x01
clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock__PM_STBY_MSK EQU 0x01

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; botones
botones__0__AG EQU CYREG_PRT3_AG
botones__0__AMUX EQU CYREG_PRT3_AMUX
botones__0__BIE EQU CYREG_PRT3_BIE
botones__0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
botones__0__BYP EQU CYREG_PRT3_BYP
botones__0__CTL EQU CYREG_PRT3_CTL
botones__0__DM0 EQU CYREG_PRT3_DM0
botones__0__DM1 EQU CYREG_PRT3_DM1
botones__0__DM2 EQU CYREG_PRT3_DM2
botones__0__DR EQU CYREG_PRT3_DR
botones__0__INP_DIS EQU CYREG_PRT3_INP_DIS
botones__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
botones__0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
botones__0__LCD_EN EQU CYREG_PRT3_LCD_EN
botones__0__MASK EQU 0x01
botones__0__PC EQU CYREG_PRT3_PC0
botones__0__PORT EQU 3
botones__0__PRT EQU CYREG_PRT3_PRT
botones__0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
botones__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
botones__0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
botones__0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
botones__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
botones__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
botones__0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
botones__0__PS EQU CYREG_PRT3_PS
botones__0__SHIFT EQU 0
botones__0__SLW EQU CYREG_PRT3_SLW
botones__1__AG EQU CYREG_PRT3_AG
botones__1__AMUX EQU CYREG_PRT3_AMUX
botones__1__BIE EQU CYREG_PRT3_BIE
botones__1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
botones__1__BYP EQU CYREG_PRT3_BYP
botones__1__CTL EQU CYREG_PRT3_CTL
botones__1__DM0 EQU CYREG_PRT3_DM0
botones__1__DM1 EQU CYREG_PRT3_DM1
botones__1__DM2 EQU CYREG_PRT3_DM2
botones__1__DR EQU CYREG_PRT3_DR
botones__1__INP_DIS EQU CYREG_PRT3_INP_DIS
botones__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
botones__1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
botones__1__LCD_EN EQU CYREG_PRT3_LCD_EN
botones__1__MASK EQU 0x02
botones__1__PC EQU CYREG_PRT3_PC1
botones__1__PORT EQU 3
botones__1__PRT EQU CYREG_PRT3_PRT
botones__1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
botones__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
botones__1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
botones__1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
botones__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
botones__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
botones__1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
botones__1__PS EQU CYREG_PRT3_PS
botones__1__SHIFT EQU 1
botones__1__SLW EQU CYREG_PRT3_SLW
botones__2__AG EQU CYREG_PRT15_AG
botones__2__AMUX EQU CYREG_PRT15_AMUX
botones__2__BIE EQU CYREG_PRT15_BIE
botones__2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
botones__2__BYP EQU CYREG_PRT15_BYP
botones__2__CTL EQU CYREG_PRT15_CTL
botones__2__DM0 EQU CYREG_PRT15_DM0
botones__2__DM1 EQU CYREG_PRT15_DM1
botones__2__DM2 EQU CYREG_PRT15_DM2
botones__2__DR EQU CYREG_PRT15_DR
botones__2__INP_DIS EQU CYREG_PRT15_INP_DIS
botones__2__INTTYPE EQU CYREG_PICU15_INTTYPE0
botones__2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
botones__2__LCD_EN EQU CYREG_PRT15_LCD_EN
botones__2__MASK EQU 0x01
botones__2__PC EQU CYREG_IO_PC_PRT15_PC0
botones__2__PORT EQU 15
botones__2__PRT EQU CYREG_PRT15_PRT
botones__2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
botones__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
botones__2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
botones__2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
botones__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
botones__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
botones__2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
botones__2__PS EQU CYREG_PRT15_PS
botones__2__SHIFT EQU 0
botones__2__SLW EQU CYREG_PRT15_SLW

; contador
contador__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
contador__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
contador__INTC_MASK EQU 0x02
contador__INTC_NUMBER EQU 1
contador__INTC_PRIOR_NUM EQU 7
contador__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
contador__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
contador__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Actuador_0
Actuador_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Actuador_0__0__MASK EQU 0x01
Actuador_0__0__PC EQU CYREG_PRT0_PC0
Actuador_0__0__PORT EQU 0
Actuador_0__0__SHIFT EQU 0
Actuador_0__AG EQU CYREG_PRT0_AG
Actuador_0__AMUX EQU CYREG_PRT0_AMUX
Actuador_0__BIE EQU CYREG_PRT0_BIE
Actuador_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Actuador_0__BYP EQU CYREG_PRT0_BYP
Actuador_0__CTL EQU CYREG_PRT0_CTL
Actuador_0__DM0 EQU CYREG_PRT0_DM0
Actuador_0__DM1 EQU CYREG_PRT0_DM1
Actuador_0__DM2 EQU CYREG_PRT0_DM2
Actuador_0__DR EQU CYREG_PRT0_DR
Actuador_0__INP_DIS EQU CYREG_PRT0_INP_DIS
Actuador_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Actuador_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Actuador_0__LCD_EN EQU CYREG_PRT0_LCD_EN
Actuador_0__MASK EQU 0x01
Actuador_0__PORT EQU 0
Actuador_0__PRT EQU CYREG_PRT0_PRT
Actuador_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Actuador_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Actuador_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Actuador_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Actuador_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Actuador_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Actuador_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Actuador_0__PS EQU CYREG_PRT0_PS
Actuador_0__SHIFT EQU 0
Actuador_0__SLW EQU CYREG_PRT0_SLW

; Actuador_1
Actuador_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Actuador_1__0__MASK EQU 0x80
Actuador_1__0__PC EQU CYREG_PRT0_PC7
Actuador_1__0__PORT EQU 0
Actuador_1__0__SHIFT EQU 7
Actuador_1__AG EQU CYREG_PRT0_AG
Actuador_1__AMUX EQU CYREG_PRT0_AMUX
Actuador_1__BIE EQU CYREG_PRT0_BIE
Actuador_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Actuador_1__BYP EQU CYREG_PRT0_BYP
Actuador_1__CTL EQU CYREG_PRT0_CTL
Actuador_1__DM0 EQU CYREG_PRT0_DM0
Actuador_1__DM1 EQU CYREG_PRT0_DM1
Actuador_1__DM2 EQU CYREG_PRT0_DM2
Actuador_1__DR EQU CYREG_PRT0_DR
Actuador_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Actuador_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Actuador_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Actuador_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Actuador_1__MASK EQU 0x80
Actuador_1__PORT EQU 0
Actuador_1__PRT EQU CYREG_PRT0_PRT
Actuador_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Actuador_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Actuador_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Actuador_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Actuador_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Actuador_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Actuador_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Actuador_1__PS EQU CYREG_PRT0_PS
Actuador_1__SHIFT EQU 7
Actuador_1__SLW EQU CYREG_PRT0_SLW

; Actuador_2
Actuador_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Actuador_2__0__MASK EQU 0x08
Actuador_2__0__PC EQU CYREG_PRT0_PC3
Actuador_2__0__PORT EQU 0
Actuador_2__0__SHIFT EQU 3
Actuador_2__AG EQU CYREG_PRT0_AG
Actuador_2__AMUX EQU CYREG_PRT0_AMUX
Actuador_2__BIE EQU CYREG_PRT0_BIE
Actuador_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Actuador_2__BYP EQU CYREG_PRT0_BYP
Actuador_2__CTL EQU CYREG_PRT0_CTL
Actuador_2__DM0 EQU CYREG_PRT0_DM0
Actuador_2__DM1 EQU CYREG_PRT0_DM1
Actuador_2__DM2 EQU CYREG_PRT0_DM2
Actuador_2__DR EQU CYREG_PRT0_DR
Actuador_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Actuador_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Actuador_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Actuador_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Actuador_2__MASK EQU 0x08
Actuador_2__PORT EQU 0
Actuador_2__PRT EQU CYREG_PRT0_PRT
Actuador_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Actuador_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Actuador_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Actuador_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Actuador_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Actuador_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Actuador_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Actuador_2__PS EQU CYREG_PRT0_PS
Actuador_2__SHIFT EQU 3
Actuador_2__SLW EQU CYREG_PRT0_SLW

; Actuador_3
Actuador_3__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Actuador_3__0__MASK EQU 0x08
Actuador_3__0__PC EQU CYREG_IO_PC_PRT15_PC3
Actuador_3__0__PORT EQU 15
Actuador_3__0__SHIFT EQU 3
Actuador_3__AG EQU CYREG_PRT15_AG
Actuador_3__AMUX EQU CYREG_PRT15_AMUX
Actuador_3__BIE EQU CYREG_PRT15_BIE
Actuador_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Actuador_3__BYP EQU CYREG_PRT15_BYP
Actuador_3__CTL EQU CYREG_PRT15_CTL
Actuador_3__DM0 EQU CYREG_PRT15_DM0
Actuador_3__DM1 EQU CYREG_PRT15_DM1
Actuador_3__DM2 EQU CYREG_PRT15_DM2
Actuador_3__DR EQU CYREG_PRT15_DR
Actuador_3__INP_DIS EQU CYREG_PRT15_INP_DIS
Actuador_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Actuador_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Actuador_3__LCD_EN EQU CYREG_PRT15_LCD_EN
Actuador_3__MASK EQU 0x08
Actuador_3__PORT EQU 15
Actuador_3__PRT EQU CYREG_PRT15_PRT
Actuador_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Actuador_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Actuador_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Actuador_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Actuador_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Actuador_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Actuador_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Actuador_3__PS EQU CYREG_PRT15_PS
Actuador_3__SHIFT EQU 3
Actuador_3__SLW EQU CYREG_PRT15_SLW

; Actuador_4
Actuador_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Actuador_4__0__MASK EQU 0x04
Actuador_4__0__PC EQU CYREG_PRT12_PC2
Actuador_4__0__PORT EQU 12
Actuador_4__0__SHIFT EQU 2
Actuador_4__AG EQU CYREG_PRT12_AG
Actuador_4__BIE EQU CYREG_PRT12_BIE
Actuador_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Actuador_4__BYP EQU CYREG_PRT12_BYP
Actuador_4__DM0 EQU CYREG_PRT12_DM0
Actuador_4__DM1 EQU CYREG_PRT12_DM1
Actuador_4__DM2 EQU CYREG_PRT12_DM2
Actuador_4__DR EQU CYREG_PRT12_DR
Actuador_4__INP_DIS EQU CYREG_PRT12_INP_DIS
Actuador_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Actuador_4__MASK EQU 0x04
Actuador_4__PORT EQU 12
Actuador_4__PRT EQU CYREG_PRT12_PRT
Actuador_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Actuador_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Actuador_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Actuador_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Actuador_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Actuador_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Actuador_4__PS EQU CYREG_PRT12_PS
Actuador_4__SHIFT EQU 2
Actuador_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Actuador_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Actuador_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Actuador_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Actuador_4__SLW EQU CYREG_PRT12_SLW

; Actuador_5
Actuador_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Actuador_5__0__MASK EQU 0x10
Actuador_5__0__PC EQU CYREG_PRT0_PC4
Actuador_5__0__PORT EQU 0
Actuador_5__0__SHIFT EQU 4
Actuador_5__AG EQU CYREG_PRT0_AG
Actuador_5__AMUX EQU CYREG_PRT0_AMUX
Actuador_5__BIE EQU CYREG_PRT0_BIE
Actuador_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Actuador_5__BYP EQU CYREG_PRT0_BYP
Actuador_5__CTL EQU CYREG_PRT0_CTL
Actuador_5__DM0 EQU CYREG_PRT0_DM0
Actuador_5__DM1 EQU CYREG_PRT0_DM1
Actuador_5__DM2 EQU CYREG_PRT0_DM2
Actuador_5__DR EQU CYREG_PRT0_DR
Actuador_5__INP_DIS EQU CYREG_PRT0_INP_DIS
Actuador_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Actuador_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Actuador_5__LCD_EN EQU CYREG_PRT0_LCD_EN
Actuador_5__MASK EQU 0x10
Actuador_5__PORT EQU 0
Actuador_5__PRT EQU CYREG_PRT0_PRT
Actuador_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Actuador_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Actuador_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Actuador_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Actuador_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Actuador_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Actuador_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Actuador_5__PS EQU CYREG_PRT0_PS
Actuador_5__SHIFT EQU 4
Actuador_5__SLW EQU CYREG_PRT0_SLW

; Actuador_6
Actuador_6__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Actuador_6__0__MASK EQU 0x08
Actuador_6__0__PC EQU CYREG_PRT12_PC3
Actuador_6__0__PORT EQU 12
Actuador_6__0__SHIFT EQU 3
Actuador_6__AG EQU CYREG_PRT12_AG
Actuador_6__BIE EQU CYREG_PRT12_BIE
Actuador_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Actuador_6__BYP EQU CYREG_PRT12_BYP
Actuador_6__DM0 EQU CYREG_PRT12_DM0
Actuador_6__DM1 EQU CYREG_PRT12_DM1
Actuador_6__DM2 EQU CYREG_PRT12_DM2
Actuador_6__DR EQU CYREG_PRT12_DR
Actuador_6__INP_DIS EQU CYREG_PRT12_INP_DIS
Actuador_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Actuador_6__MASK EQU 0x08
Actuador_6__PORT EQU 12
Actuador_6__PRT EQU CYREG_PRT12_PRT
Actuador_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Actuador_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Actuador_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Actuador_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Actuador_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Actuador_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Actuador_6__PS EQU CYREG_PRT12_PS
Actuador_6__SHIFT EQU 3
Actuador_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Actuador_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Actuador_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Actuador_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Actuador_6__SLW EQU CYREG_PRT12_SLW

; Actuador_7
Actuador_7__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Actuador_7__0__MASK EQU 0x20
Actuador_7__0__PC EQU CYREG_PRT0_PC5
Actuador_7__0__PORT EQU 0
Actuador_7__0__SHIFT EQU 5
Actuador_7__AG EQU CYREG_PRT0_AG
Actuador_7__AMUX EQU CYREG_PRT0_AMUX
Actuador_7__BIE EQU CYREG_PRT0_BIE
Actuador_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Actuador_7__BYP EQU CYREG_PRT0_BYP
Actuador_7__CTL EQU CYREG_PRT0_CTL
Actuador_7__DM0 EQU CYREG_PRT0_DM0
Actuador_7__DM1 EQU CYREG_PRT0_DM1
Actuador_7__DM2 EQU CYREG_PRT0_DM2
Actuador_7__DR EQU CYREG_PRT0_DR
Actuador_7__INP_DIS EQU CYREG_PRT0_INP_DIS
Actuador_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Actuador_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Actuador_7__LCD_EN EQU CYREG_PRT0_LCD_EN
Actuador_7__MASK EQU 0x20
Actuador_7__PORT EQU 0
Actuador_7__PRT EQU CYREG_PRT0_PRT
Actuador_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Actuador_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Actuador_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Actuador_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Actuador_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Actuador_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Actuador_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Actuador_7__PS EQU CYREG_PRT0_PS
Actuador_7__SHIFT EQU 5
Actuador_7__SLW EQU CYREG_PRT0_SLW

; Actuadores
Actuadores_Sync_ctrl_reg__0__MASK EQU 0x01
Actuadores_Sync_ctrl_reg__0__POS EQU 0
Actuadores_Sync_ctrl_reg__1__MASK EQU 0x02
Actuadores_Sync_ctrl_reg__1__POS EQU 1
Actuadores_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Actuadores_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Actuadores_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Actuadores_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Actuadores_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Actuadores_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Actuadores_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Actuadores_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Actuadores_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Actuadores_Sync_ctrl_reg__2__MASK EQU 0x04
Actuadores_Sync_ctrl_reg__2__POS EQU 2
Actuadores_Sync_ctrl_reg__3__MASK EQU 0x08
Actuadores_Sync_ctrl_reg__3__POS EQU 3
Actuadores_Sync_ctrl_reg__4__MASK EQU 0x10
Actuadores_Sync_ctrl_reg__4__POS EQU 4
Actuadores_Sync_ctrl_reg__5__MASK EQU 0x20
Actuadores_Sync_ctrl_reg__5__POS EQU 5
Actuadores_Sync_ctrl_reg__6__MASK EQU 0x40
Actuadores_Sync_ctrl_reg__6__POS EQU 6
Actuadores_Sync_ctrl_reg__7__MASK EQU 0x80
Actuadores_Sync_ctrl_reg__7__POS EQU 7
Actuadores_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Actuadores_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Actuadores_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Actuadores_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Actuadores_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Actuadores_Sync_ctrl_reg__MASK EQU 0xFF
Actuadores_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Actuadores_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Actuadores_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; actualizar
actualizar__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
actualizar__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
actualizar__INTC_MASK EQU 0x01
actualizar__INTC_NUMBER EQU 0
actualizar__INTC_PRIOR_NUM EQU 7
actualizar__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
actualizar__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
actualizar__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
