<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='603' type='llvm::MachineInstr * llvm::MachineRegisterInfo::getVRegDef(llvm::Register Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='600'>/// getVRegDef - Return the machine instr that defines the specified virtual
  /// register or null if none is found.  This assumes that the code is in SSA
  /// form, so there should only be one definition.</doc>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='274' u='c' c='_ZN12_GLOBAL__N_19SSAIfConv28InstrDependenciesAllowIfConvEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='163' u='c' c='_ZN4llvm14MIPatternMatch11bind_helperIPNS_12MachineInstrEE4bindERKNS_19MachineRegisterInfoERS3_NS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='182' u='c' c='_ZN4llvm14CombinerHelper25matchCombineConcatVectorsERNS_12MachineInstrERbRNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='723' u='c' c='_ZN4llvm14CombinerHelper20applySextInRegOfLoadERNS_12MachineInstrERSt5tupleIJNS_8RegisterEjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1890' u='c' c='_ZN4llvm14CombinerHelper37matchCombineUnmergeMergeToPlainValuesERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1938' u='c' c='_ZN4llvm14CombinerHelper27matchCombineUnmergeConstantERNS_12MachineInstrERNS_15SmallVectorImplINS_5APIntEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2042' u='c' c='_ZN4llvm14CombinerHelper29applyCombineUnmergeZExtToZExtERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2311' u='c' c='_ZN4llvm14CombinerHelper20matchCombineExtOfExtERNS_12MachineInstrERSt5tupleIJNS_8RegisterEjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2397' u='c' c='_ZN4llvm14CombinerHelper22matchCombineTruncOfExtERNS_12MachineInstrERSt4pairINS_8RegisterEjE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2459' u='c' c='_ZN4llvm14CombinerHelper22applyCombineTruncOfShlERNS_12MachineInstrERSt4pairINS_8RegisterES4_E'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3044' u='c' c='_ZN4llvm14CombinerHelper11matchNotCmpERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3079' u='c' c='_ZN4llvm14CombinerHelper11matchNotCmpERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3098' u='c' c='_ZN4llvm14CombinerHelper11applyNotCmpERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3188' u='c' c='_ZN4llvm14CombinerHelper15matchPtrAddZeroERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='35' u='c' c='_ZN4llvm14GISelKnownBits21computeKnownAlignmentENS_8RegisterEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='119' u='c' c='_ZN4llvm14GISelKnownBits20computeKnownBitsImplENS_8RegisterERNS_9KnownBitsERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='486' u='c' c='_ZN4llvm14GISelKnownBits18computeNumSignBitsENS_8RegisterERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelector.cpp' l='50' u='c' c='_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelector.cpp' l='55' u='c' c='_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='63' u='c' c='_ZN4llvm28LegalizationArtifactCombiner16tryCombineAnyExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='82' u='c' c='_ZN4llvm28LegalizationArtifactCombiner16tryCombineAnyExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='125' u='c' c='_ZN4llvm28LegalizationArtifactCombiner14tryCombineZExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='137' u='c' c='_ZN4llvm28LegalizationArtifactCombiner14tryCombineZExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='143' u='c' c='_ZN4llvm28LegalizationArtifactCombiner14tryCombineZExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='179' u='c' c='_ZN4llvm28LegalizationArtifactCombiner14tryCombineSExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='193' u='c' c='_ZN4llvm28LegalizationArtifactCombiner14tryCombineSExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='212' u='c' c='_ZN4llvm28LegalizationArtifactCombiner15tryCombineTruncERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='295' u='c' c='_ZN4llvm28LegalizationArtifactCombiner15tryCombineTruncERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='745' u='c' c='_ZN4llvm28LegalizationArtifactCombiner17tryCombineExtractERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='912' u='c' c='_ZN4llvm28LegalizationArtifactCombiner11markDefDeadERNS_12MachineInstrES2_RNS_15SmallVectorImplIPS1_EEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='82' u='c' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='310' u='c' c='_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='365' u='c' c='_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='374' u='c' c='_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='383' u='c' c='_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='479' u='c' c='_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='525' u='c' c='_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='166' u='c' c='_ZN4llvm13LiveVariables16HandleVirtRegUseENS_8RegisterEPNS_17MachineBasicBlockERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='178' u='c' c='_ZN4llvm13LiveVariables16HandleVirtRegUseENS_8RegisterEPNS_17MachineBasicBlockERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='594' u='c' c='_ZN4llvm13LiveVariables10runOnBlockEPNS_17MachineBasicBlockEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='658' u='c' c='_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='729' u='c' c='_ZN4llvm13LiveVariables7VarInfo8isLiveInERKNS_17MachineBasicBlockENS_8RegisterERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRVRegNamerUtils.cpp' l='81' u='c' c='_ZN4llvm11VRegRenamer24getInstructionOpcodeHashB5cxx11ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MIRVRegNamerUtils.cpp' l='141' u='c' c='_ZN4llvm11VRegRenamer21createVirtualRegisterEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='176' u='c' c='_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLoopInfo.cpp' l='197' u='c' c='_ZNK4llvm11MachineLoop15isLoopInvariantERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2166' u='c' c='_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2169' u='c' c='_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2204' u='c' c='_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2213' u='c' c='_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2284' u='c' c='_ZN4llvm17SwingSchedulerDAG13findDefInLoopENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2290' u='c' c='_ZN4llvm17SwingSchedulerDAG13findDefInLoopENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2350' u='c' c='_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2356' u='c' c='_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2701' u='c' c='_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2724' u='c' c='_ZN4llvm10SMSchedule21isLoopCarriedDefOfUseEPNS_17SwingSchedulerDAGEPNS_12MachineInstrERNS_14MachineOperandE'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='400' ll='406' type='llvm::MachineInstr * llvm::MachineRegisterInfo::getVRegDef(llvm::Register Reg) const'/>
<doc f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='397'>/// getVRegDef - Return the machine instr that defines the specified virtual
/// register or null if none is found.  This assumes that the code is in SSA
/// form, so there should only be one definition.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineSSAUpdater.cpp' l='332' u='c' c='_ZN4llvm16SSAUpdaterTraitsINS_17MachineSSAUpdaterEE10ValueIsPHIENS_8RegisterEPS1_'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='265' u='c' c='_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='517' u='c' c='_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='714' u='c' c='_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652'/>
<use f='llvm/llvm/lib/CodeGen/MachineStableHash.cpp' l='67' u='c' c='_ZN4llvm15stableHashValueERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='770' u='c' c='_ZN4llvm19MachineTraceMetrics8Ensemble29computeCrossBlockCriticalPathERKNS0_14TraceBlockInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='1032' u='c' c='_ZN4llvm19MachineTraceMetrics8Ensemble19computeInstrHeightsEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='1136' u='c' c='_ZN4llvm19MachineTraceMetrics8Ensemble19computeInstrHeightsEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='399' u='c' c='_ZN4llvm22ModuloScheduleExpander20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI14427243'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='450' u='c' c='_ZN4llvm22ModuloScheduleExpander20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI14427243'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='458' u='c' c='_ZN4llvm22ModuloScheduleExpander20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI14427243'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='472' u='c' c='_ZN4llvm22ModuloScheduleExpander20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI14427243'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='476' u='c' c='_ZN4llvm22ModuloScheduleExpander20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI14427243'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='643' u='c' c='_ZN4llvm22ModuloScheduleExpander12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERN4376473'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='654' u='c' c='_ZN4llvm22ModuloScheduleExpander12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERN4376473'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='800' u='c' c='_ZN4llvm22ModuloScheduleExpander14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='930' u='c' c='_ZN4llvm22ModuloScheduleExpander12computeDeltaERNS_12MachineInstrERj'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='933' u='c' c='_ZN4llvm22ModuloScheduleExpander12computeDeltaERNS_12MachineInstrERj'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1044' u='c' c='_ZN4llvm22ModuloScheduleExpander17updateInstructionEPNS_12MachineInstrEbjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1065' u='c' c='_ZN4llvm22ModuloScheduleExpander13findDefInLoopEj'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1071' u='c' c='_ZN4llvm22ModuloScheduleExpander13findDefInLoopEj'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1084' u='c' c='_ZN4llvm22ModuloScheduleExpander13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1121' u='c' c='_ZN4llvm22ModuloScheduleExpander16rewritePhiValuesEPNS_17MachineBasicBlockEjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERNS3_I5310813'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1122' u='c' c='_ZN4llvm22ModuloScheduleExpander16rewritePhiValuesEPNS_17MachineBasicBlockEjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERNS3_I5310813'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1203' u='c' c='_ZN4llvm22ModuloScheduleExpander13isLoopCarriedERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1481' u='c' c='_ZN12_GLOBAL__N_114KernelRewriter3phiEN4llvm8RegisterENS1_8OptionalIS2_EEPKNS1_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1539' u='c' c='_ZN12_GLOBAL__N_117KernelOperandInfoC1EPN4llvm14MachineOperandERNS1_19MachineRegisterInfoERKNS1_15SmallPtrSetImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1572' u='c' c='_ZN12_GLOBAL__N_117KernelOperandInfo11isRegInLoopEPN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1658' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander22moveStageBetweenBlocksEPNS_17MachineBasicBlockES2_j'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1720' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander18getPhiCanonicalRegEPNS_12MachineInstrES2_'/>
<use f='llvm/llvm/lib/CodeGen/OptimizePHIs.cpp' l='116' u='c' c='_ZN12_GLOBAL__N_112OptimizePHIs21IsSingleValuePHICycleEPN4llvm12MachineInstrERjRNS1_11SmallPtrSetIS3_Lj16EEE'/>
<use f='llvm/llvm/lib/CodeGen/OptimizePHIs.cpp' l='123' u='c' c='_ZN12_GLOBAL__N_112OptimizePHIs21IsSingleValuePHICycleEPN4llvm12MachineInstrERjRNS1_11SmallPtrSetIS3_Lj16EEE'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='166' u='c' c='_ZN12_GLOBAL__N_114PHIElimination20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='444' u='c' c='_ZN12_GLOBAL__N_114PHIElimination12LowerPHINodeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='474' u='c' c='_ZN12_GLOBAL__N_114PHIElimination12LowerPHINodeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='426' u='c' c='_ZN12_GLOBAL__N_112ValueTrackerC1EN4llvm8RegisterEjRKNS1_19MachineRegisterInfoEPKNS1_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2168' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2187' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='385' u='c' c='_ZN4llvm8FastISel22materializeRegForValueEPKNS_5ValueENS_3MVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='509' u='c' c='_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='582' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='597' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='201' u='c' c='_ZN4llvm14TailDuplicator22tailDuplicateAndUpdateEbPNS_17MachineBasicBlockES2_PNS_15SmallVectorImplIS2_EEPNS_12function_refIFvS2_EEES5_'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='517' u='c' c='_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='539' u='c' c='_ZNK4llvm18TargetRegisterInfo26lookThruSingleUseCopyChainENS_8RegisterEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='530' u='c' c='_ZL12removeCopiesRKN4llvm19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='548' u='c' c='_ZL15canFoldIntoCSelRKN4llvm19MachineRegisterInfoEjPj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='5784' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='5793' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='128' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1610' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1613' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1651' u='c' c='_ZL17getVectorShiftImmN4llvm8RegisterERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1906' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2251' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2956' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4406' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4431' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5205' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5216' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5289' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectExtendedSHLERN4llvm14MachineOperandES3_S3_jb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5360' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector28selectAddrModeRegisterOffsetERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5540' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5547' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5575' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector20tryFoldAddLowIntoImmERN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5613' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5635' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5636' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5697' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectShiftedRegisterERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5851' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector27selectArithExtendedRegisterERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5947' u='c' c='_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='74' u='c' c='_Z29matchExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt5tupleIJjNS_3LLTENS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='77' u='c' c='_Z29matchExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt5tupleIJjNS_3LLTENS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='82' u='c' c='_Z29matchExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt5tupleIJjNS_3LLTENS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='110' u='c' c='_ZL14isSignExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='116' u='c' c='_ZL14isZeroExtendedN4llvm8RegisterERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='387' u='c' c='_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='500' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo16hasFPConstraintsERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='668' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='745' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='794' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='870' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='874' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4587' u='c' c='_ZNK4llvm20AMDGPUTargetLowering32computeNumSignBitsForTargetInstrERNS_14GISelKnownBitsENS_8RegisterERKNS_5APIntERKNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3280' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3288' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3687' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3691' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3692' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3791' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3856' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='314' u='c' c='_ZNK4llvm18R600TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='624' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='735' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='826' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='835' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='850' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1022' u='c' c='_ZL23getImmOrMaterializedImmRN4llvm19MachineRegisterInfoERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1363' u='c' c='_ZN12_GLOBAL__N_114SIFoldOperands12tryFoldClampERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1487' u='c' c='_ZN12_GLOBAL__N_114SIFoldOperands11tryFoldOModERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4203' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11515' u='c' c='_ZNK4llvm16SITargetLowering30computeKnownBitsForTargetInstrERNS_14GISelKnownBitsENS_8RegisterERNS_9KnownBitsERKNS_5APIntERKNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11557' u='c' c='_ZNK4llvm16SITargetLowering31computeKnownAlignForTargetInstrERNS_14GISelKnownBitsENS_8RegisterERKNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4782' u='c' c='_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7207' u='c' c='_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7218' u='c' c='_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7226' u='c' c='_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='693' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='157' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer14getPrefSPRLaneEj'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='251' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='252' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='303' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='346' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='374' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='382' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='605' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer16runOnInstructionEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1895' u='c' c='_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1896' u='c' c='_ZNK4llvm16ARMBaseInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2278' u='c' c='_ZNK4llvm16ARMBaseInstrInfo16canFoldIntoMOVCCENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2744' u='c' c='_ZL19MatchingStackOffsetN4llvm7SDValueEjNS_3ISD10ArgFlagsTyERNS_16MachineFrameInfoEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='94' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion11getAccDefMIEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='101' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion11getAccDefMIEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='107' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion11getAccDefMIEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='146' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion13hasLoopHazardEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='157' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion13hasLoopHazardEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='165' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion13hasLoopHazardEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='171' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion13hasLoopHazardEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='95' u='c' c='_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='144' u='c' c='_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='153' u='c' c='_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='166' u='c' c='_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='324' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='753' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='764' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='782' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='799' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='107' u='c' c='_ZN12_GLOBAL__N_113BPFMIPeephole15isCopyFrom32DefEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='122' u='c' c='_ZN12_GLOBAL__N_113BPFMIPeephole14isPhiFrom32DefEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='161' u='c' c='_ZN12_GLOBAL__N_113BPFMIPeephole14isMovFrom32DefEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='196' u='c' c='_ZN12_GLOBAL__N_113BPFMIPeephole16eliminateZExtSeqEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='210' u='c' c='_ZN12_GLOBAL__N_113BPFMIPeephole16eliminateZExtSeqEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='478' u='c' c='_ZN12_GLOBAL__N_122BPFMIPeepholeTruncElim17eliminateTruncSeqEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='488' u='c' c='_ZN12_GLOBAL__N_122BPFMIPeepholeTruncElim17eliminateTruncSeqEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='495' u='c' c='_ZN12_GLOBAL__N_122BPFMIPeepholeTruncElim17eliminateTruncSeqEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='521' u='c' c='_ZN12_GLOBAL__N_122BPFMIPeepholeTruncElim17eliminateTruncSeqEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2274' u='c' c='_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2298' u='c' c='_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2670' u='c' c='_ZN12_GLOBAL__N_117BitSimplification13simplifyRCmp0EPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='3285' u='c' c='_ZN12_GLOBAL__N_123HexagonLoopRescheduling11processLoopERNS0_8LoopCandE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='408' u='c' c='_ZNK12_GLOBAL__N_124HexagonEarlyIfConversion13usesUndefVRegEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='480' u='c' c='_ZNK12_GLOBAL__N_124HexagonEarlyIfConversion14computePhiCostEPKN4llvm17MachineBasicBlockERKNS_11FlowPatternE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='481' u='c' c='_ZNK12_GLOBAL__N_124HexagonEarlyIfConversion14computePhiCostEPKN4llvm17MachineBasicBlockERKNS_11FlowPatternE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1025' u='c' c='_ZNK12_GLOBAL__N_116HexagonGenInsert22findRemovableRegistersEjNS_8IFRecordERNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1077' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert16pruneCoveredSetsEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1156' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert15pruneUsesTooFarEjRKNS_11UnsignedMapERN4llvm8DenseMapISt4pairIjjEjNS4_12DenseMapInfoIS7_EENS4_6detail12DenseMapPairIS7_jEEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1160' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert15pruneUsesTooFarEjRKNS_11UnsignedMapERN4llvm8DenseMapISt4pairIjjEjNS4_12DenseMapInfoIS7_EENS4_6detail12DenseMapPairIS7_jEEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1161' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert15pruneUsesTooFarEjRKNS_11UnsignedMapERN4llvm8DenseMapISt4pairIjjEjNS4_12DenseMapInfoIS7_EENS4_6detail12DenseMapPairIS7_jEEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1347' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert16selectCandidatesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1411' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1445' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='234' u='c' c='_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_14RegisterSubRegE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='256' u='c' c='_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_14RegisterSubRegE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='330' u='c' c='_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_14RegisterSubRegE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='440' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='448' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='466' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='502' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='605' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='651' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='699' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='705' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='709' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='715' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='738' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='744' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='929' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops12computeCountEPN4llvm11MachineLoopEPKNS1_14MachineOperandES6_jlNS0_10Comparison4KindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1213' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops21convertToHardwareLoopEPN4llvm11MachineLoopERbS4_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1377' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops12isLoopFeederEPN4llvm11MachineLoopEPNS1_17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_14MachineOperandERSt3ma4305052'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1438' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1515' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops17checkForImmediateERKN4llvm14MachineOperandERl'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1587' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops12setImmediateERN4llvm14MachineOperandEl'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1639' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1647' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1707' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1776' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1784' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1828' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops22fixupInductionVariableEPN4llvm11MachineLoopE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='295' u='c' c='_ZL24canCompareBeNewValueJumpPKN4llvm16HexagonInstrInfoEPKNS_18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbbS8_RNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='235' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='405' u='c' c='_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='427' u='c' c='_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isProfitableERKSt3setIjSt4lessIjESaIjEERSt3mapIPKN4llvm11MachineLoopES5_S2_ISC_ESaISt4pairIKSC_S5_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='508' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs21collectIndRegsForLoopEPKN4llvm11MachineLoopERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='510' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs21collectIndRegsForLoopEPKN4llvm11MachineLoopERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='1137' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs14splitPartitionERKSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='78' u='c' c='_ZN12_GLOBAL__N_115HexagonVExtract11genElemLoadEPN4llvm12MachineInstrEjRNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='149' u='c' c='_ZN12_GLOBAL__N_115HexagonVExtract20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='183' u='c' c='_ZN12_GLOBAL__N_115HexagonVExtract20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='463' u='c' c='_ZL17canFoldIntoSelectN4llvm8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='452' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='454' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp' l='280' u='c' c='_ZNK12_GLOBAL__N_115OptimizePICCall17isCallViaRegisterERN4llvm12MachineInstrERjRNS1_12PointerUnionIJPKNS1_5ValueEPKNS1_17PseudoSourceValueEEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='200' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='226' u='c' c='_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXReplaceImageHandles.cpp' l='140' u='c' c='_ZN12_GLOBAL__N_124NVPTXReplaceImageHandles18findIndexForHandleERN4llvm14MachineOperandERNS1_15MachineFunctionERj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='367' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing17identicalOperandsEN4llvm8ArrayRefINS1_14MachineOperandEEES4_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='368' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing17identicalOperandsEN4llvm8ArrayRefINS1_14MachineOperandEEES4_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='467' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing12canMoveToEndERKN4llvm12MachineInstrERKNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10696' u='c' c='_ZNK4llvm17PPCTargetLowering24EmitPartwordAtomicBinaryERNS_12MachineInstrEPNS_17MachineBasicBlockEbjjj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='482' u='c' c='_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='483' u='c' c='_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='576' u='c' c='_ZNK4llvm12PPCInstrInfo17finalizeInsInstrsERNS_12MachineInstrERNS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='751' u='c' c='_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='831' u='c' c='_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='837' u='c' c='_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3222' u='c' c='_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3329' u='c' c='_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='3690' u='c' c='_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5231' u='c' c='_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5255' u='c' c='_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5284' u='c' c='_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5311' u='c' c='_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5312' u='c' c='_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_116getVRegDefOrNullEPN4llvm14MachineOperandEPNS0_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='288' u='c' c='_ZN12_GLOBAL__N_122collectUnprimedAccPHIsEPN4llvm19MachineRegisterInfoEPNS0_12MachineInstrERNS0_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='333' u='c' c='_ZN12_GLOBAL__N_122convertUnprimedAccPHIsEPKN4llvm12PPCInstrInfoEPNS0_19MachineRegisterInfoERNS0_15SmallVectorImplIPNS0_12MachineInstrEEENS0_8RegisterE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='450' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='514' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='531' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='624' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='634' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='687' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='699' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='700' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='750' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='794' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='863' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='869' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='870' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='877' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1108' u='c' c='_ZN12_GLOBAL__N_110getSrcVRegEjPN4llvm17MachineBasicBlockES2_PNS0_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1142' u='c' c='_ZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1200' u='c' c='_ZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1203' u='c' c='_ZN12_GLOBAL__N_129eligibleForCompareEliminationERN4llvm17MachineBasicBlockERPS1_S4_PNS0_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1299' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1302' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1469' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole25eliminateRedundantCompareEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1526' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole31emitRLDICWhenLoweringJumpTablesERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='1614' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole17combineSEXTAndSHLERN4llvm12MachineInstrERPS2_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='68' u='c' c='_ZL10updatePHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='541' u='c' c='_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='565' u='c' c='_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='558' u='c' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='618' u='c' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemoval8formWebsEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='723' u='c' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemoval23recordUnoptimizableWebsEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='800' u='c' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemoval19markSwapsForRemovalEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2755' u='c' c='_ZL9addVSetVLRN4llvm12MachineInstrEPNS_17MachineBasicBlockEijNS_10RISCVVLMULEb'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='146' u='c' c='_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='155' u='c' c='_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp' l='189' u='c' c='_ZL15findStartOfTreeRN4llvm14MachineOperandERNS_19MachineRegisterInfoERKNS_23WebAssemblyFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFixBrTableDefaults.cpp' l='61' u='c' c='_ZN12_GLOBAL__N_115fixBrTableIndexERN4llvm12MachineInstrEPNS0_17MachineBasicBlockERNS0_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFixBrTableDefaults.cpp' l='123' u='c' c='_ZN12_GLOBAL__N_117fixBrTableDefaultERN4llvm12MachineInstrEPNS0_17MachineBasicBlockERNS0_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyLowerBrUnless.cpp' l='77' u='c' c='_ZN12_GLOBAL__N_124WebAssemblyLowerBrUnless20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallFrameOptimization.cpp' l='620' u='c' c='_ZN12_GLOBAL__N_124X86CallFrameOptimization18canFoldIntoRegPushEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8RegisterE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='555' u='c' c='_ZN12_GLOBAL__N_121X86DomainReassignment12buildClosureERNS_7ClosureEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='397' u='c' c='_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4527' u='c' c='_ZL19MatchingStackOffsetN4llvm7SDValueEjNS_3ISD10ArgFlagsTyERNS_16MachineFrameInfoEPKNS_19MachineRegisterInfoEPKNS_12X86InstrInfoERKNS_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4422' u='c' c='_ZNK4llvm12X86InstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERNS_8RegisterERPS1_'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='535' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1051' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector11selectUaddeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1054' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector11selectUaddeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1246' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector12selectInsertERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='65' u='c' c='_ZN12_GLOBAL__N_131AArch64GISelMITest_TestCSE_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='70' u='c' c='_ZN12_GLOBAL__N_131AArch64GISelMITest_TestCSE_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='20' u='c' c='_ZN40AArch64GISelMITest_TestKnownBitsCst_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='40' u='c' c='_ZN49AArch64GISelMITest_TestKnownBitsCstWithClass_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='79' u='c' c='_ZN43AArch64GISelMITest_TestKnownBitsCstPHI_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='113' u='c' c='_ZN58AArch64GISelMITest_TestKnownBitsCstPHIToNonGenericReg_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='151' u='c' c='_ZN47AArch64GISelMITest_TestKnownBitsUnknownPHI_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='188' u='c' c='_ZN51AArch64GISelMITest_TestKnownBitsCstPHIWithLoop_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='227' u='c' c='_ZN61AArch64GISelMITest_TestKnownBitsDecreasingCstPHIWithLoop_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='255' u='c' c='_ZN54AArch64GISelMITest_TestKnownBitsPtrToIntViceVersa_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='271' u='c' c='_ZN40AArch64GISelMITest_TestKnownBitsXOR_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='298' u='c' c='_ZN37AArch64GISelMITest_TestKnownBits_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='624' u='c' c='_ZN36AArch64GISelMITest_TestMetadata_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='629' u='c' c='_ZN36AArch64GISelMITest_TestMetadata_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='630' u='c' c='_ZN36AArch64GISelMITest_TestMetadata_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='631' u='c' c='_ZN36AArch64GISelMITest_TestMetadata_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='682' u='c' c='_ZN40AArch64GISelMITest_TestKnownBitsExt_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='689' u='c' c='_ZN40AArch64GISelMITest_TestKnownBitsExt_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='696' u='c' c='_ZN40AArch64GISelMITest_TestKnownBitsExt_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='747' u='c' c='_ZN46AArch64GISelMITest_TestKnownBitsSextInReg_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='897' u='c' c='_ZN42AArch64GISelMITest_TestInvalidQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp' l='901' u='c' c='_ZN42AArch64GISelMITest_TestInvalidQueries_Test8TestBodyEv'/>
