<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3910' ll='3917' type='bool llvm::TargetLowering::CanLowerReturn(CallingConv::ID , llvm::MachineFunction &amp; , bool , const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp; , llvm::LLVMContext &amp; ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3907'>/// This hook should be implemented to check whether the return values
  /// described by the Outs array can fit into the return registers.  If false
  /// is returned, an sret-demotion is performed.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3910'>/*CallConv*/</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1057' u='c' c='_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='98' u='c' c='_ZN4llvm20FunctionLoweringInfo3setERKNS_8FunctionERNS_15MachineFunctionEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9190' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5681' c='_ZNK4llvm21AArch64TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2428' c='_ZNK4llvm16SITargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2906' c='_ZNK4llvm17ARMTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1381' c='_ZNK4llvm17AVRTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='182' c='_ZNK4llvm21HexagonTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='723' c='_ZNK4llvm20MSP430TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3762' c='_ZNK4llvm18MipsTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7018' c='_ZNK4llvm17PPCTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3922' c='_ZNK4llvm19RISCVTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1716' c='_ZNK4llvm21SystemZTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1055' c='_ZNK4llvm25WebAssemblyTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2604' c='_ZNK4llvm17X86TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1422' c='_ZNK4llvm19XCoreTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
