Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 29 23:24:12 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'phi_matrix_0'

1. Summary
----------

SUCCESS in the upgrade of phi_matrix_0 (xilinx.com:user:phi_matrix:1.0) from (Rev. 4) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 29 13:40:06 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'modulo_30_2'

1. Summary
----------

SUCCESS in the upgrade of modulo_30_2 (xilinx.com:user:modulo_30:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 29 13:40:06 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'modulo_30_1'

1. Summary
----------

SUCCESS in the upgrade of modulo_30_1 (xilinx.com:user:modulo_30:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 29 13:40:06 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'modulo_30_0'

1. Summary
----------

SUCCESS in the upgrade of modulo_30_0 (xilinx.com:user:modulo_30:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 24 23:16:09 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'scramble_sequence_1bit_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of scramble_sequence_1bit_0 (xilinx.com:user:scramble_sequence_1bit:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'scramble_sequence_1bit_0'. These changes may impact your design.


-Upgraded port 'ID' width 31 differs from original width 13

-Upgraded port 'markP' width 31 differs from original width 8







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 24 23:10:22 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'scramble_sequence_1bit_0'

1. Summary
----------

SUCCESS in the upgrade of scramble_sequence_1bit_0 (xilinx.com:user:scramble_sequence_1bit:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 23 00:15:49 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'phi_matrix_0'

1. Summary
----------

SUCCESS in the upgrade of phi_matrix_0 (xilinx.com:user:phi_matrix:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 22 23:42:18 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'phi_matrix_0'

1. Summary
----------

SUCCESS in the upgrade of phi_matrix_0 (xilinx.com:user:phi_matrix:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 22 16:30:40 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'scramble_sequence_1bit_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of scramble_sequence_1bit_0 (xilinx.com:user:scramble_sequence_1bit:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'scramble_sequence_1bit_0'. These changes may impact your design.


-Upgraded port 'ID' width 13 differs from original width 6







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 22 15:19:32 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'scramble_sequence_1bit_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of scramble_sequence_1bit_0 (xilinx.com:user:scramble_sequence_1bit:1.0) from (Rev. 3) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'scramble_sequence_1bit_0'. These changes may impact your design.


-Upgraded port 'scramble' width 1 differs from original width 8







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 21 23:20:28 2025
| Host         : LAPTOP-CHCSI1R5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcvu9p-flga2104-2L-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'modulo_30_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of modulo_30_0 (xilinx.com:user:modulo_30:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'modulo_30_0'. These changes may impact your design.


-Upgrade has added port 'in_valid'

-Upgrade has added port 'out_valid'


