

================================================================
== Vivado HLS Report for 'Threshold'
================================================================
* Date:           Sat Jun  4 16:23:45 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.704|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  1026401|    1|  1026401|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  1026400| 3 ~ 1283 |          -|          -|  0 ~ 800 |    no    |
        | + loop_width  |    0|     1280|         2|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     141|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     105|    -|
|Register         |        -|      -|     168|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     168|     246|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_126_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_137_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_fu_121_p2             |   icmp   |      0|  0|  20|          32|          32|
    |exitcond_i_fu_132_p2              |   icmp   |      0|  0|  20|          32|          32|
    |tmp_3_i_fu_143_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |dst_data_stream_V_din             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 141|         143|          82|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |dst_cols_V_blk_n         |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |dst_rows_V_blk_n         |   9|          2|    1|          2|
    |src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_102            |   9|          2|   32|         64|
    |t_V_reg_91               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   71|        146|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_163           |  32|   0|   32|          0|
    |exitcond_i_reg_177       |   1|   0|    1|          0|
    |i_V_reg_172              |  32|   0|   32|          0|
    |rows_V_reg_158           |  32|   0|   32|          0|
    |t_V_2_reg_102            |  32|   0|   32|          0|
    |t_V_reg_91               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 168|   0|  168|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     Threshold     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     Threshold     | return value |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|dst_rows_V_dout            |  in |    9|   ap_fifo  |     dst_rows_V    |    pointer   |
|dst_rows_V_empty_n         |  in |    1|   ap_fifo  |     dst_rows_V    |    pointer   |
|dst_rows_V_read            | out |    1|   ap_fifo  |     dst_rows_V    |    pointer   |
|dst_cols_V_dout            |  in |   10|   ap_fifo  |     dst_cols_V    |    pointer   |
|dst_cols_V_empty_n         |  in |    1|   ap_fifo  |     dst_cols_V    |    pointer   |
|dst_cols_V_read            | out |    1|   ap_fifo  |     dst_cols_V    |    pointer   |
|dst_data_stream_V_din      | out |    8|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_write    | out |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

