#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018bbde0d8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018bbddd47f0 .scope module, "game_tb" "game_tb" 3 4;
 .timescale -9 -12;
v0000018bbde7fbf0_0 .var "btnu", 0 0;
v0000018bbde80050_0 .var "clk", 0 0;
v0000018bbde80b90_0 .net "game_stat", 2 0, v0000018bbde79e40_0;  1 drivers
v0000018bbde80e10_0 .var "hcount", 10 0;
v0000018bbde800f0_0 .net "opponent_x", 10 0, v0000018bbde7ffb0_0;  1 drivers
v0000018bbde7f5b0_0 .net "opponent_y", 10 0, v0000018bbde7f650_0;  1 drivers
v0000018bbde7f290_0 .net "player_direction", 8 0, v0000018bbde80910_0;  1 drivers
v0000018bbde80c30_0 .net "player_x", 10 0, v0000018bbde7f510_0;  1 drivers
v0000018bbde7f6f0_0 .net "player_y", 10 0, v0000018bbde802d0_0;  1 drivers
v0000018bbde80690_0 .var "r_opp_dir", 8 0;
v0000018bbde7fb50_0 .var "r_opp_game", 2 0;
v0000018bbde80ff0_0 .var "r_opp_rst", 0 0;
v0000018bbde807d0_0 .var "rst", 0 0;
v0000018bbde80370_0 .var "sw", 15 0;
v0000018bbde80190_0 .var "vcount", 9 0;
S_0000018bbde23c50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 73, 3 73 0, S_0000018bbddd47f0;
 .timescale -9 -12;
v0000018bbde136b0_0 .var/2s "i", 31 0;
S_0000018bbde23f70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0000018bbde23c50;
 .timescale -9 -12;
v0000018bbde13cf0_0 .var/2s "j", 31 0;
S_0000018bbdddd340 .scope module, "uut" "game" 3 27, 4 7 0, S_0000018bbddd47f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "sw";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "btnu";
    .port_info 4 /INPUT 11 "hcount";
    .port_info 5 /INPUT 10 "vcount";
    .port_info 6 /INPUT 9 "r_opp_dir";
    .port_info 7 /INPUT 3 "r_opp_game";
    .port_info 8 /INPUT 1 "r_opp_rst";
    .port_info 9 /OUTPUT 11 "player_x";
    .port_info 10 /OUTPUT 11 "player_y";
    .port_info 11 /OUTPUT 9 "player_direction";
    .port_info 12 /OUTPUT 11 "opponent_x";
    .port_info 13 /OUTPUT 11 "opponent_y";
    .port_info 14 /OUTPUT 3 "game_stat";
v0000018bbde7a7a0_0 .net "btnu", 0 0, v0000018bbde7fbf0_0;  1 drivers
v0000018bbde7aca0_0 .net "clk", 0 0, v0000018bbde80050_0;  1 drivers
v0000018bbde79e40_0 .var "game_stat", 2 0;
v0000018bbde79300_0 .var "game_state", 0 0;
v0000018bbde794e0_0 .var "game_status", 2 0;
v0000018bbde79580_0 .net "hcount", 10 0, v0000018bbde80e10_0;  1 drivers
v0000018bbde796c0_0 .var/s "i_opp_x", 11 0;
v0000018bbde7ad40_0 .var/s "i_opp_y", 11 0;
v0000018bbde79a80_0 .var/s "i_player_x", 11 0;
v0000018bbde7a2a0_0 .var/s "i_player_y", 11 0;
v0000018bbde79b20_0 .var "laps", 2 0;
v0000018bbde7ade0_0 .net/s "o_c", 10 0, L_0000018bbde0e090;  1 drivers
v0000018bbde7ae80_0 .net/s "o_s", 10 0, L_0000018bbde0e4f0;  1 drivers
v0000018bbde79120_0 .var "opp_dir", 8 0;
v0000018bbde7ffb0_0 .var "opponent_x", 10 0;
v0000018bbde7f650_0 .var "opponent_y", 10 0;
v0000018bbde7fdd0_0 .net/s "p_c", 10 0, L_0000018bbde0e9c0;  1 drivers
v0000018bbde80410_0 .net/s "p_s", 10 0, L_0000018bbde0e2c0;  1 drivers
v0000018bbde80910_0 .var "player_direction", 8 0;
v0000018bbde7f510_0 .var "player_x", 10 0;
v0000018bbde802d0_0 .var "player_y", 10 0;
v0000018bbde804b0_0 .net "r_opp_dir", 8 0, v0000018bbde80690_0;  1 drivers
v0000018bbde7f830_0 .net "r_opp_game", 2 0, v0000018bbde7fb50_0;  1 drivers
v0000018bbde80af0_0 .net "r_opp_rst", 0 0, v0000018bbde80ff0_0;  1 drivers
v0000018bbde7fe70_0 .net "rst", 0 0, v0000018bbde807d0_0;  1 drivers
L_0000018bbdea0088 .functor BUFT 1, C4<00000000110>, C4<0>, C4<0>, C4<0>;
v0000018bbde7fab0_0 .net "speed", 10 0, L_0000018bbdea0088;  1 drivers
v0000018bbde7fd30_0 .net "sw", 15 0, v0000018bbde80370_0;  1 drivers
v0000018bbde80eb0_0 .net "vcount", 9 0, v0000018bbde80190_0;  1 drivers
S_0000018bbdddd5d0 .scope module, "o_cos" "xilinx_single_port_ram_read_first" 4 89, 5 10 0, S_0000018bbdddd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000018bbde11330 .param/str "INIT_FILE" 0 5 14, "data/cos.mem";
P_0000018bbde11368 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000101101000>;
P_0000018bbde113a0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018bbde113d8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001011>;
v0000018bbde13e30 .array "BRAM", 0 359, 10 0;
v0000018bbde137f0_0 .net "addra", 8 0, v0000018bbde80690_0;  alias, 1 drivers
v0000018bbde14510_0 .net "clka", 0 0, v0000018bbde80050_0;  alias, 1 drivers
L_0000018bbdea0310 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000018bbde14150_0 .net "dina", 10 0, L_0000018bbdea0310;  1 drivers
v0000018bbde13890_0 .net "douta", 10 0, L_0000018bbde0e090;  alias, 1 drivers
L_0000018bbdea03a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018bbde13930_0 .net "ena", 0 0, L_0000018bbdea03a0;  1 drivers
v0000018bbde139d0_0 .var "ram_data", 10 0;
L_0000018bbdea03e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018bbde13a70_0 .net "regcea", 0 0, L_0000018bbdea03e8;  1 drivers
v0000018bbde13bb0_0 .net "rsta", 0 0, v0000018bbde807d0_0;  alias, 1 drivers
L_0000018bbdea0358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018bbde13ed0_0 .net "wea", 0 0, L_0000018bbdea0358;  1 drivers
S_0000018bbdda2ae0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018bbdddd5d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018bbdda2ae0
v0000018bbde14470_0 .var/i "depth", 31 0;
TD_game_tb.uut.o_cos.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000018bbde14470_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000018bbde14470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018bbde14470_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000018bbdda2c70 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018bbdddd5d0;
 .timescale -9 -12;
L_0000018bbde0e090 .functor BUFZ 11, v0000018bbde13750_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0000018bbde13750_0 .var "douta_reg", 10 0;
E_0000018bbde1a870 .event posedge, v0000018bbde14510_0;
S_0000018bbde78200 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018bbdddd5d0;
 .timescale -9 -12;
S_0000018bbde78840 .scope module, "o_sin" "xilinx_single_port_ram_read_first" 4 105, 5 10 0, S_0000018bbdddd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000018bbdda2e00 .param/str "INIT_FILE" 0 5 14, "data/sin.mem";
P_0000018bbdda2e38 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000101101000>;
P_0000018bbdda2e70 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018bbdda2ea8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001011>;
v0000018bbde79440 .array "BRAM", 0 359, 10 0;
v0000018bbde7a3e0_0 .net "addra", 8 0, v0000018bbde80690_0;  alias, 1 drivers
v0000018bbde79da0_0 .net "clka", 0 0, v0000018bbde80050_0;  alias, 1 drivers
L_0000018bbdea0430 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000018bbde7a520_0 .net "dina", 10 0, L_0000018bbdea0430;  1 drivers
v0000018bbde7a5c0_0 .net "douta", 10 0, L_0000018bbde0e4f0;  alias, 1 drivers
L_0000018bbdea04c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018bbde79260_0 .net "ena", 0 0, L_0000018bbdea04c0;  1 drivers
v0000018bbde7a160_0 .var "ram_data", 10 0;
L_0000018bbdea0508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018bbde7a840_0 .net "regcea", 0 0, L_0000018bbdea0508;  1 drivers
v0000018bbde7aa20_0 .net "rsta", 0 0, v0000018bbde807d0_0;  alias, 1 drivers
L_0000018bbdea0478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018bbde7af20_0 .net "wea", 0 0, L_0000018bbdea0478;  1 drivers
S_0000018bbde789d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018bbde78840;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018bbde789d0
v0000018bbde14010_0 .var/i "depth", 31 0;
TD_game_tb.uut.o_sin.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000018bbde14010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000018bbde14010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018bbde14010_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000018bbde78b60 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018bbde78840;
 .timescale -9 -12;
L_0000018bbde0e4f0 .functor BUFZ 11, v0000018bbde141f0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0000018bbde141f0_0 .var "douta_reg", 10 0;
S_0000018bbde78e80 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018bbde78840;
 .timescale -9 -12;
S_0000018bbde78cf0 .scope module, "p_cos" "xilinx_single_port_ram_read_first" 4 57, 5 10 0, S_0000018bbdddd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000018bbde7b040 .param/str "INIT_FILE" 0 5 14, "data/cos.mem";
P_0000018bbde7b078 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000101101000>;
P_0000018bbde7b0b0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018bbde7b0e8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001011>;
v0000018bbde79bc0 .array "BRAM", 0 359, 10 0;
v0000018bbde79c60_0 .net "addra", 8 0, v0000018bbde80910_0;  alias, 1 drivers
v0000018bbde7aac0_0 .net "clka", 0 0, v0000018bbde80050_0;  alias, 1 drivers
L_0000018bbdea00d0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000018bbde7ac00_0 .net "dina", 10 0, L_0000018bbdea00d0;  1 drivers
v0000018bbde79ee0_0 .net "douta", 10 0, L_0000018bbde0e9c0;  alias, 1 drivers
L_0000018bbdea0160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018bbde79080_0 .net "ena", 0 0, L_0000018bbdea0160;  1 drivers
v0000018bbde7a340_0 .var "ram_data", 10 0;
L_0000018bbdea01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018bbde79800_0 .net "regcea", 0 0, L_0000018bbdea01a8;  1 drivers
v0000018bbde7a8e0_0 .net "rsta", 0 0, v0000018bbde807d0_0;  alias, 1 drivers
L_0000018bbdea0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018bbde798a0_0 .net "wea", 0 0, L_0000018bbdea0118;  1 drivers
S_0000018bbde78070 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018bbde78cf0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018bbde78070
v0000018bbde79f80_0 .var/i "depth", 31 0;
TD_game_tb.uut.p_cos.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000018bbde79f80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000018bbde79f80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018bbde79f80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000018bbde78390 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018bbde78cf0;
 .timescale -9 -12;
L_0000018bbde0e9c0 .functor BUFZ 11, v0000018bbde7a0c0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0000018bbde7a0c0_0 .var "douta_reg", 10 0;
S_0000018bbde78520 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018bbde78cf0;
 .timescale -9 -12;
S_0000018bbde786b0 .scope module, "p_sin" "xilinx_single_port_ram_read_first" 4 73, 5 10 0, S_0000018bbdddd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000018bbde7d140 .param/str "INIT_FILE" 0 5 14, "data/sin.mem";
P_0000018bbde7d178 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000101101000>;
P_0000018bbde7d1b0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000018bbde7d1e8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001011>;
v0000018bbde79620 .array "BRAM", 0 359, 10 0;
v0000018bbde7a660_0 .net "addra", 8 0, v0000018bbde80910_0;  alias, 1 drivers
v0000018bbde7a980_0 .net "clka", 0 0, v0000018bbde80050_0;  alias, 1 drivers
L_0000018bbdea01f0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000018bbde799e0_0 .net "dina", 10 0, L_0000018bbdea01f0;  1 drivers
v0000018bbde7a480_0 .net "douta", 10 0, L_0000018bbde0e2c0;  alias, 1 drivers
L_0000018bbdea0280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018bbde7a020_0 .net "ena", 0 0, L_0000018bbdea0280;  1 drivers
v0000018bbde79d00_0 .var "ram_data", 10 0;
L_0000018bbdea02c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018bbde791c0_0 .net "regcea", 0 0, L_0000018bbdea02c8;  1 drivers
v0000018bbde7ab60_0 .net "rsta", 0 0, v0000018bbde807d0_0;  alias, 1 drivers
L_0000018bbdea0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018bbde7a200_0 .net "wea", 0 0, L_0000018bbdea0238;  1 drivers
S_0000018bbde7d8c0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000018bbde786b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018bbde7d8c0
v0000018bbde79760_0 .var/i "depth", 31 0;
TD_game_tb.uut.p_sin.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000018bbde79760_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000018bbde79760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018bbde79760_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000018bbde7eea0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000018bbde786b0;
 .timescale -9 -12;
L_0000018bbde0e2c0 .functor BUFZ 11, v0000018bbde793a0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0000018bbde793a0_0 .var "douta_reg", 10 0;
S_0000018bbde7e6d0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000018bbde786b0;
 .timescale -9 -12;
    .scope S_0000018bbde78520;
T_4 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018bbde7b040, v0000018bbde79bc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000018bbde78390;
T_5 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018bbde7a0c0_0, 0, 11;
    %end;
    .thread T_5, $init;
    .scope S_0000018bbde78390;
T_6 ;
    %wait E_0000018bbde1a870;
    %load/vec4 v0000018bbde7a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000018bbde7a0c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000018bbde79800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000018bbde7a340_0;
    %assign/vec4 v0000018bbde7a0c0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018bbde78cf0;
T_7 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018bbde7a340_0, 0, 11;
    %end;
    .thread T_7, $init;
    .scope S_0000018bbde78cf0;
T_8 ;
    %wait E_0000018bbde1a870;
    %load/vec4 v0000018bbde79080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000018bbde798a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000018bbde7ac00_0;
    %load/vec4 v0000018bbde79c60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018bbde79bc0, 0, 4;
T_8.2 ;
    %load/vec4 v0000018bbde79c60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018bbde79bc0, 4;
    %assign/vec4 v0000018bbde7a340_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018bbde7e6d0;
T_9 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018bbde7d140, v0000018bbde79620, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000018bbde7eea0;
T_10 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018bbde793a0_0, 0, 11;
    %end;
    .thread T_10, $init;
    .scope S_0000018bbde7eea0;
T_11 ;
    %wait E_0000018bbde1a870;
    %load/vec4 v0000018bbde7ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000018bbde793a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018bbde791c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000018bbde79d00_0;
    %assign/vec4 v0000018bbde793a0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000018bbde786b0;
T_12 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018bbde79d00_0, 0, 11;
    %end;
    .thread T_12, $init;
    .scope S_0000018bbde786b0;
T_13 ;
    %wait E_0000018bbde1a870;
    %load/vec4 v0000018bbde7a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000018bbde7a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000018bbde799e0_0;
    %load/vec4 v0000018bbde7a660_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018bbde79620, 0, 4;
T_13.2 ;
    %load/vec4 v0000018bbde7a660_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018bbde79620, 4;
    %assign/vec4 v0000018bbde79d00_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000018bbde78200;
T_14 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018bbde11330, v0000018bbde13e30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000018bbdda2c70;
T_15 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018bbde13750_0, 0, 11;
    %end;
    .thread T_15, $init;
    .scope S_0000018bbdda2c70;
T_16 ;
    %wait E_0000018bbde1a870;
    %load/vec4 v0000018bbde13bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000018bbde13750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000018bbde13a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000018bbde139d0_0;
    %assign/vec4 v0000018bbde13750_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000018bbdddd5d0;
T_17 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018bbde139d0_0, 0, 11;
    %end;
    .thread T_17, $init;
    .scope S_0000018bbdddd5d0;
T_18 ;
    %wait E_0000018bbde1a870;
    %load/vec4 v0000018bbde13930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000018bbde13ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000018bbde14150_0;
    %load/vec4 v0000018bbde137f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018bbde13e30, 0, 4;
T_18.2 ;
    %load/vec4 v0000018bbde137f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018bbde13e30, 4;
    %assign/vec4 v0000018bbde139d0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000018bbde78e80;
T_19 ;
    %vpi_call/w 5 33 "$readmemh", P_0000018bbdda2e00, v0000018bbde79440, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000018bbde78b60;
T_20 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018bbde141f0_0, 0, 11;
    %end;
    .thread T_20, $init;
    .scope S_0000018bbde78b60;
T_21 ;
    %wait E_0000018bbde1a870;
    %load/vec4 v0000018bbde7aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000018bbde141f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000018bbde7a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000018bbde7a160_0;
    %assign/vec4 v0000018bbde141f0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000018bbde78840;
T_22 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018bbde7a160_0, 0, 11;
    %end;
    .thread T_22, $init;
    .scope S_0000018bbde78840;
T_23 ;
    %wait E_0000018bbde1a870;
    %load/vec4 v0000018bbde79260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000018bbde7af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000018bbde7a520_0;
    %load/vec4 v0000018bbde7a3e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018bbde79440, 0, 4;
T_23.2 ;
    %load/vec4 v0000018bbde7a3e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018bbde79440, 4;
    %assign/vec4 v0000018bbde7a160_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000018bbdddd340;
T_24 ;
    %wait E_0000018bbde1a870;
    %load/vec4 v0000018bbde7fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018bbde79300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018bbde794e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018bbde79b20_0, 0;
    %pushi/vec4 1984, 0, 11;
    %assign/vec4 v0000018bbde7f510_0, 0;
    %pushi/vec4 100, 0, 11;
    %assign/vec4 v0000018bbde802d0_0, 0;
    %pushi/vec4 300, 0, 11;
    %assign/vec4 v0000018bbde7ffb0_0, 0;
    %pushi/vec4 100, 0, 11;
    %assign/vec4 v0000018bbde7f650_0, 0;
    %pushi/vec4 180, 0, 9;
    %assign/vec4 v0000018bbde80910_0, 0;
    %pushi/vec4 90, 0, 9;
    %assign/vec4 v0000018bbde79120_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018bbde79a80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018bbde7a2a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018bbde796c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018bbde7ad40_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000018bbde79300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018bbde79300_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018bbde794e0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0000018bbde79580_0;
    %pad/u 32;
    %pushi/vec4 1200, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018bbde80eb0_0;
    %pad/u 32;
    %pushi/vec4 800, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0000018bbde7f830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018bbde79300_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018bbde794e0_0, 0;
T_24.6 ;
    %load/vec4 v0000018bbde7f510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.11, 4;
    %load/vec4 v0000018bbde802d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.10, 9;
    %load/vec4 v0000018bbde80910_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.12, 5;
    %load/vec4 v0000018bbde80910_0;
    %pad/u 32;
    %cmpi/u 180, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_24.12;
    %and;
T_24.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0000018bbde79b20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018bbde79b20_0, 0;
T_24.8 ;
    %load/vec4 v0000018bbde79b20_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_24.13, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018bbde794e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018bbde79300_0, 0;
T_24.13 ;
    %load/vec4 v0000018bbde7fd30_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.18, 4;
    %load/vec4 v0000018bbde7fd30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.18;
    %flag_set/vec4 8;
    %jmp/1 T_24.17, 8;
    %load/vec4 v0000018bbde7fd30_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.19, 4;
    %load/vec4 v0000018bbde7fd30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.17;
    %jmp/0xz  T_24.15, 8;
    %load/vec4 v0000018bbde80910_0;
    %assign/vec4 v0000018bbde80910_0, 0;
    %jmp T_24.16;
T_24.15 ;
    %load/vec4 v0000018bbde7fd30_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.20, 4;
    %load/vec4 v0000018bbde80910_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000018bbde80910_0, 0;
    %load/vec4 v0000018bbde80910_0;
    %pad/u 32;
    %cmpi/e 359, 0, 32;
    %jmp/0xz  T_24.22, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000018bbde80910_0, 0;
T_24.22 ;
    %jmp T_24.21;
T_24.20 ;
    %load/vec4 v0000018bbde7fd30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.24, 4;
    %load/vec4 v0000018bbde80910_0;
    %subi 1, 0, 9;
    %assign/vec4 v0000018bbde80910_0, 0;
    %load/vec4 v0000018bbde80910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.26, 4;
    %pushi/vec4 359, 0, 9;
    %assign/vec4 v0000018bbde80910_0, 0;
T_24.26 ;
T_24.24 ;
T_24.21 ;
T_24.16 ;
    %load/vec4 v0000018bbde7f510_0;
    %pad/u 12;
    %load/vec4 v0000018bbde79a80_0;
    %add;
    %pad/s 32;
    %cmpi/s 1984, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.28, 5;
    %pushi/vec4 1984, 0, 11;
    %assign/vec4 v0000018bbde7f510_0, 0;
    %jmp T_24.29;
T_24.28 ;
    %load/vec4 v0000018bbde7f510_0;
    %pad/u 12;
    %load/vec4 v0000018bbde79a80_0;
    %add;
    %pad/s 32;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_24.30, 5;
    %pushi/vec4 64, 0, 11;
    %assign/vec4 v0000018bbde7f510_0, 0;
    %jmp T_24.31;
T_24.30 ;
    %load/vec4 v0000018bbde7f510_0;
    %pad/u 12;
    %load/vec4 v0000018bbde79a80_0;
    %add;
    %pad/u 11;
    %assign/vec4 v0000018bbde7f510_0, 0;
T_24.31 ;
T_24.29 ;
    %load/vec4 v0000018bbde802d0_0;
    %pad/u 12;
    %load/vec4 v0000018bbde7a2a0_0;
    %add;
    %pad/s 32;
    %cmpi/s 1984, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.32, 5;
    %pushi/vec4 1984, 0, 11;
    %assign/vec4 v0000018bbde802d0_0, 0;
    %jmp T_24.33;
T_24.32 ;
    %load/vec4 v0000018bbde802d0_0;
    %pad/u 12;
    %load/vec4 v0000018bbde7a2a0_0;
    %add;
    %pad/s 32;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_24.34, 5;
    %pushi/vec4 64, 0, 11;
    %assign/vec4 v0000018bbde802d0_0, 0;
    %jmp T_24.35;
T_24.34 ;
    %load/vec4 v0000018bbde802d0_0;
    %pad/u 12;
    %load/vec4 v0000018bbde7a2a0_0;
    %add;
    %pad/u 11;
    %assign/vec4 v0000018bbde802d0_0, 0;
T_24.35 ;
T_24.33 ;
    %load/vec4 v0000018bbde7ffb0_0;
    %pad/u 12;
    %load/vec4 v0000018bbde796c0_0;
    %add;
    %pad/s 32;
    %cmpi/s 1984, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.36, 5;
    %pushi/vec4 1984, 0, 11;
    %assign/vec4 v0000018bbde7ffb0_0, 0;
    %jmp T_24.37;
T_24.36 ;
    %load/vec4 v0000018bbde7ffb0_0;
    %pad/u 12;
    %load/vec4 v0000018bbde796c0_0;
    %add;
    %pad/s 32;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_24.38, 5;
    %pushi/vec4 64, 0, 11;
    %assign/vec4 v0000018bbde7ffb0_0, 0;
    %jmp T_24.39;
T_24.38 ;
    %load/vec4 v0000018bbde7ffb0_0;
    %pad/u 12;
    %load/vec4 v0000018bbde796c0_0;
    %add;
    %pad/u 11;
    %assign/vec4 v0000018bbde7ffb0_0, 0;
T_24.39 ;
T_24.37 ;
    %load/vec4 v0000018bbde7f650_0;
    %pad/u 12;
    %load/vec4 v0000018bbde7ad40_0;
    %add;
    %pad/s 32;
    %cmpi/s 1984, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.40, 5;
    %pushi/vec4 1984, 0, 11;
    %assign/vec4 v0000018bbde7f650_0, 0;
    %jmp T_24.41;
T_24.40 ;
    %load/vec4 v0000018bbde7f650_0;
    %pad/u 12;
    %load/vec4 v0000018bbde7ad40_0;
    %add;
    %pad/s 32;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_24.42, 5;
    %pushi/vec4 64, 0, 11;
    %assign/vec4 v0000018bbde7f650_0, 0;
    %jmp T_24.43;
T_24.42 ;
    %load/vec4 v0000018bbde7f650_0;
    %pad/u 12;
    %load/vec4 v0000018bbde7ad40_0;
    %add;
    %pad/u 11;
    %assign/vec4 v0000018bbde7f650_0, 0;
T_24.43 ;
T_24.41 ;
T_24.4 ;
    %load/vec4 v0000018bbde79580_0;
    %pad/u 32;
    %cmpi/e 1198, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.46, 4;
    %load/vec4 v0000018bbde80eb0_0;
    %pad/u 32;
    %pushi/vec4 800, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.44, 8;
    %load/vec4 v0000018bbde7fab0_0;
    %pad/s 32;
    %load/vec4 v0000018bbde7fdd0_0;
    %pad/s 32;
    %mul;
    %pushi/vec4 512, 0, 32;
    %div/s;
    %pad/s 12;
    %assign/vec4 v0000018bbde79a80_0, 0;
    %load/vec4 v0000018bbde7fab0_0;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0000018bbde80410_0;
    %pad/s 32;
    %mul;
    %pushi/vec4 512, 0, 32;
    %div/s;
    %pad/s 12;
    %assign/vec4 v0000018bbde7a2a0_0, 0;
    %load/vec4 v0000018bbde7fab0_0;
    %pad/s 32;
    %load/vec4 v0000018bbde7ade0_0;
    %pad/s 32;
    %mul;
    %pushi/vec4 512, 0, 32;
    %div/s;
    %pad/s 12;
    %assign/vec4 v0000018bbde796c0_0, 0;
    %load/vec4 v0000018bbde7fab0_0;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0000018bbde7ae80_0;
    %pad/s 32;
    %mul;
    %pushi/vec4 512, 0, 32;
    %div/s;
    %pad/s 12;
    %assign/vec4 v0000018bbde7ad40_0, 0;
T_24.44 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000018bbddd47f0;
T_25 ;
    %delay 10000, 0;
    %load/vec4 v0000018bbde80050_0;
    %nor/r;
    %store/vec4 v0000018bbde80050_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0000018bbddd47f0;
T_26 ;
    %vpi_call/w 3 49 "$dumpfile", "game.vcd" {0 0 0};
    %vpi_call/w 3 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018bbddd47f0 {0 0 0};
    %vpi_call/w 3 51 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bbde80050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018bbde807d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bbde807d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bbde7fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000018bbde80690_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018bbde80ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018bbde7fb50_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000018bbde80370_0, 0, 16;
    %pushi/vec4 800, 0, 10;
    %store/vec4 v0000018bbde80190_0, 0, 10;
    %delay 20000, 0;
    %fork t_1, S_0000018bbde23c50;
    %jmp t_0;
    .scope S_0000018bbde23c50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018bbde136b0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0000018bbde136b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_26.1, 5;
    %fork t_3, S_0000018bbde23f70;
    %jmp t_2;
    .scope S_0000018bbde23f70;
t_3 ;
    %pushi/vec4 1198, 0, 32;
    %store/vec4 v0000018bbde13cf0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0000018bbde13cf0_0;
    %cmpi/s 1201, 0, 32;
    %jmp/0xz T_26.3, 5;
    %load/vec4 v0000018bbde13cf0_0;
    %pad/s 11;
    %store/vec4 v0000018bbde80e10_0, 0, 11;
    %delay 20000, 0;
    %load/vec4 v0000018bbde13cf0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018bbde13cf0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %end;
    .scope S_0000018bbde23c50;
t_2 %join;
    %load/vec4 v0000018bbde136b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018bbde136b0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .scope S_0000018bbddd47f0;
t_0 %join;
    %delay 10000000, 0;
    %vpi_call/w 3 81 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/game_tb.sv";
    "src/game.sv";
    "src/xilinx_single_port_ram_read_first.v";
