/*
 * Copyright (c) 2014-2015, 2018, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	qcom,msm-cam@1800000{
		compatible = "qcom,msm-cam";
		reg = <0x1800000 0x10000>;
		reg-names = "msm-cam";
		status = "ok";
		bus-vectors = "suspend", "svs", "nominal", "turbo";
		qcom,bus-votes = <0 160000000 320000000 320000000>;
	};

	qcom,csiphy@1b0ac00 {
		cell-index = <0>;
		compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
		reg = <0x1b0ac00 0x200>,
			<0x1b00030 0x4>;
		reg-names = "csiphy", "csiphy_clk_mux";
		interrupts = <0 78 0>;
		interrupt-names = "csiphy";
		qcom,csi-vdd-voltage = <1200000>;
		qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
		mmagic-supply = <&stub_mmagic_camss>;
		gdscr-supply = <&stub_camss_top>;
		qcom,cam-vreg-name = "mmagic", "gdscr";
		clocks = <&clock_gcc GCC_CAMSS_TOP_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_ISPIF_AHB_CLK>,
			<&clock_gcc CSI0PHYTIMER_CLK_SRC>,
			<&clock_gcc GCC_CAMSS_CSI0PHYTIMER_CLK>,
			<&clock_gcc CAMSS_TOP_AHB_CLK_SRC>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>;
		clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
			"csiphy_timer_src_clk", "csiphy_timer_clk",
			"camss_ahb_src", "camss_ahb_clk";
		qcom,clock-rates = <0 80000000 200000000 0 0 0>;
	};

	qcom,csiphy@1b0b000 {
		cell-index = <1>;
		compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
		reg = <0x1b0b000 0x200>,
			<0x1b00038 0x4>;
		reg-names = "csiphy", "csiphy_clk_mux";
		interrupts = <0 79 0>;
		interrupt-names = "csiphy";
		qcom,csi-vdd-voltage = <1200000>;
		qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
		mmagic-supply = <&stub_mmagic_camss>;
		gdscr-supply = <&stub_camss_top>;
		qcom,cam-vreg-name = "mmagic", "gdscr";
		clocks = <&clock_gcc GCC_CAMSS_TOP_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_ISPIF_AHB_CLK>,
			<&clock_gcc CSI1PHYTIMER_CLK_SRC>,
			<&clock_gcc GCC_CAMSS_CSI1PHYTIMER_CLK>,
			<&clock_gcc CAMSS_TOP_AHB_CLK_SRC>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>;
		clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
			"csiphy_timer_src_clk", "csiphy_timer_clk",
			"camss_ahb_src", "camss_ahb_clk";
		qcom,clock-rates = <0 80000000 200000000 0 0 0>;
	};

	qcom,csid@1b08000  {
		cell-index = <0>;
		compatible = "qcom,csid-v3.1", "qcom,csid";
		reg = <0x1b08000 0x100>;
		reg-names = "csid";
		interrupts = <0 51 0>;
		interrupt-names = "csid";
		qcom,csi-vdd-voltage = <1200000>;
		qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
		mmagic-supply = <&stub_mmagic_camss>;
		gdscr-supply = <&stub_camss_top>;
		qcom,cam-vreg-name = "mmagic", "gdscr";
		clocks = <&clock_gcc GCC_CAMSS_TOP_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_ISPIF_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_CSI0_AHB_CLK>,
			<&clock_gcc CSI0_CLK_SRC>,
			<&clock_gcc GCC_CAMSS_CSI0PHY_CLK>,
			<&clock_gcc GCC_CAMSS_CSI0_CLK>,
			<&clock_gcc GCC_CAMSS_CSI0PIX_CLK>,
			<&clock_gcc GCC_CAMSS_CSI0RDI_CLK>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>;
		clock-names = "camss_top_ahb_clk",
			"ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
			"csi0_phy_clk", "csi_clk",  "csi_pix_clk",
			"csi_rdi_clk", "camss_ahb_clk";
		qcom,clock-rates = <0 80000000 0 200000000 0 0 0 0 0>;
     };

	qcom,csid@1b08400 {
		cell-index = <1>;
		compatible = "qcom,csid-v3.1", "qcom,csid";
		reg = <0x1b08400 0x100>;
		reg-names = "csid";
		interrupts = <0 52 0>;
		interrupt-names = "csid";
		qcom,csi-vdd-voltage = <1200000>;
		qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
		mmagic-supply = <&stub_mmagic_camss>;
		gdscr-supply = <&stub_camss_top>;
		qcom,cam-vreg-name = "mmagic", "gdscr";
		clocks = <&clock_gcc GCC_CAMSS_TOP_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_ISPIF_AHB_CLK>,
			<&clock_gcc clk_gcc_camss_csi1_ahb_clk>,
			<&clock_gcc clk_csi1_clk_src>,
			<&clock_gcc clk_gcc_camss_csi1phy_clk>,
			<&clock_gcc clk_gcc_camss_csi1_clk>,
			<&clock_gcc clk_gcc_camss_csi1pix_clk>,
			<&clock_gcc clk_gcc_camss_csi1rdi_clk>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>;
		clock-names = "camss_top_ahb_clk",
			"ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
			"csi1_phy_clk", "csi_clk", "csi_pix_clk",
			"csi_rdi_clk", "camss_ahb_clk";
		qcom,clock-rates = <0 80000000 0 200000000 0 0 0 0 0>;
	};

	qcom,csid@1b08800 {
		cell-index = <2>;
		compatible = "qcom,csid-v3.1", "qcom,csid";
		reg = <0x1b08800 0x100>;
		reg-names = "csid";
		interrupts = <0 153 0>;
		interrupt-names = "csid";
		qcom,csi-vdd-voltage = <1200000>;
		qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
		mmagic-supply = <&stub_mmagic_camss>;
		gdscr-supply = <&stub_camss_top>;
		qcom,cam-vreg-name = "mmagic", "gdscr";
		clocks = <&clock_gcc GCC_CAMSS_TOP_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_ISPIF_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_CSI2_AHB_CLK>,
			<&clock_gcc CSI2_CLK_SRC>,
			<&clock_gcc GCC_CAMSS_CSI2PHY_CLK>,
			<&clock_gcc GCC_CAMSS_CSI2_CLK>,
			<&clock_gcc GCC_CAMSS_CSI2PIX_CLK>,
			<&clock_gcc GCC_CAMSS_CSI2RDI_CLK>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>;
		clock-names = "camss_top_ahb_clk",
			"ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
			"csi2_phy_clk", "csi_clk", "csi_pix_clk",
			"csi_rdi_clk", "camss_ahb_clk";
		qcom,clock-rates = <0 80000000 0 200000000 0 0 0 0 0>;
	};

	qcom,ispif@1b0a000 {
		cell-index = <0>;
		compatible = "qcom,ispif-v3.0", "qcom,ispif";
		reg = <0x1b0a000 0x500>,
			<0x1b00020 0x10>;
		reg-names = "ispif", "csi_clk_mux";
		interrupts = <0 55 0>;
		interrupt-names = "ispif";
		mmagic-vdd-supply = <&stub_mmagic_camss>;
		camss-vdd-supply = <&stub_camss_top>;
		qcom,cam-vreg-name = "mmagic", "gdscr";
		vfe0-vdd-supply = <&gdsc_vfe>;
		vfe1-vdd-supply = <&gdsc_vfe>;
		qcom,vdd-names = "mmagic-vdd", "camss-vdd",
				 "vfe0-vdd", "vfe1-vdd";
		clocks = <&clock_gcc GCC_CAMSS_ISPIF_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_TOP_AHB_CLK>,
			<&clock_gcc CAMSS_TOP_AHB_CLK_SRC>,
			<&clock_gcc clk_csi0_clk_src>,
			<&clock_gcc clk_gcc_camss_csi0_clk>,
			<&clock_gcc clk_gcc_camss_csi0pix_clk>,
			<&clock_gcc clk_gcc_camss_csi0rdi_clk>,
			<&clock_gcc clk_csi1_clk_src>,
			<&clock_gcc clk_gcc_camss_csi1_clk>,
			<&clock_gcc clk_gcc_camss_csi1pix_clk>,
			<&clock_gcc clk_gcc_camss_csi1rdi_clk>,
			<&clock_gcc clk_csi1_clk_src>,
			<&clock_gcc clk_gcc_camss_csi1_clk>,
			<&clock_gcc clk_gcc_camss_csi1pix_clk>,
			<&clock_gcc clk_gcc_camss_csi1rdi_clk>,
			<&clock_gcc clk_csi1_clk_src>,
			<&clock_gcc clk_gcc_camss_csi1_clk>,
			<&clock_gcc clk_gcc_camss_csi1pix_clk>,
			<&clock_gcc clk_gcc_camss_csi1rdi_clk>,
			<&clock_gcc clk_vfe0_clk_src>,
			<&clock_gcc clk_gcc_camss_vfe0_clk>,
			<&clock_gcc clk_gcc_camss_csi_vfe0_clk>,
			<&clock_gcc clk_vfe0_clk_src>,
			<&clock_gcc clk_gcc_camss_vfe0_clk>,
			<&clock_gcc clk_gcc_camss_csi_vfe0_clk>;
		clock-names = "ispif_ahb_clk", "camss_ahb_clk",
			"camss_top_ahb_clk", "camss_ahb_src",
			"csi0_src_clk", "csi0_clk",
			"csi0_pix_clk","csi0_rdi_clk", "csi1_src_clk",
			"csi1_clk", "csi1_pix_clk", "csi1_rdi_clk",
			"csi2_src_clk","csi2_clk", "csi2_pix_clk","csi2_rdi_clk",
			"csi3_src_clk","csi3_clk", "csi3_pix_clk",
			"csi3_rdi_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk",
			"camss_csi_vfe0_clk","vfe1_clk_src","camss_vfe_vfe1_clk",
			"camss_csi_vfe1_clk";
		qcom,clock-rates = <80000000 0 0 0
					0 0 0 0
					0 0 0 0
					0 0 0 0
					0 0 0 0
					0 0 0 0
					0 0>;
		qcom,clock-cntl-support;
		qcom,clock-control = "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
					"NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
					"NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
					"NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
					"NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
					"NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
					"NO_SET_RATE", "NO_SET_RATE";
	};

	vfe0: qcom,vfe0@1b10000 {
		cell-index = <0>;
		compatible = "qcom,vfe40";
		reg = <0x1b10000 0x1000>,
			<0x1b40000 0x200>;
		reg-names = "vfe", "vfe_vbif";
		interrupts = <0 57 0>;
		interrupt-names = "vfe";
		vdd-supply = <&gdsc_vfe>;
		mmagic-vdd-supply = <&stub_mmagic_camss>;
		camss-vdd-supply = <&stub_camss_top>;
		clocks = <&clock_gcc GCC_CAMSS_TOP_AHB_CLK>,
			<&clock_gcc clk_vfe0_clk_src>,
			<&clock_gcc clk_gcc_camss_vfe0_clk>,
			<&clock_gcc clk_gcc_camss_csi_vfe0_clk>,
			<&clock_gcc clk_gcc_camss_vfe_ahb_clk>,
			<&clock_gcc clk_gcc_camss_vfe_axi_clk>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_ISPIF_AHB_CLK>;
		clock-names = "camss_top_ahb_clk", "vfe_clk_src",
			"camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk",
			"bus_clk", "camss_ahb_clk", "ispif_ahb_clk";
		qcom,clock-rates = <0 266670000 0 0 0 0 0 80000000>;
		qos-entries = <8>;
		qos-regs = <0x2C4 0x2C8 0x2CC 0x2D0 0x2D4 0x2D8
				0x2DC 0x2E0>;
		qos-settings = <0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
				0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
				0xAAA5AAA5 0x0001AAA5>;
		vbif-entries = <2>;
		vbif-regs = <0x30 0x34>;
		vbif-settings = <0x00000fff 0x00555000>;
		ds-entries = <17>;
		ds-regs = <0x988 0x98C 0x990 0x994 0x998
			0x99C 0x9A0 0x9A4 0x9A8 0x9AC 0x9B0
			0x9B4 0x9B8 0x9BC 0x9C0 0x9C4 0x9C8>;
		ds-settings = <0xCCCC1111 0xCCCC1111 0xCCCC1111
				0xCCCC1111 0xCCCC1111 0xCCCC1111
				0xCCCC1111 0xCCCC1111 0xCCCC1111
				0xCCCC1111 0xCCCC1111 0xCCCC1111
				0xCCCC1111 0xCCCC1111 0xCCCC1111
				0xCCCC1111 0x00000103>;
		max-clk-svs = <160000000>;
		max-clk-nominal = <320000000>;
		max-clk-turbo = <432000000>;
	};

	qcom,vfe {
		compatible = "qcom,vfe";
		num_child = <1>;
	};

	qcom,cam_smmu {
		status = "ok";
		compatible = "qcom,msm-cam-smmu";
		msm_cam_smmu_cb1: msm_cam_smmu_cb1 {
			compatible = "qcom,msm-cam-smmu-cb";
			iommus = <&apps_smmu 2>;
			label = "vfe";
		};

		msm_cam_smmu_cb3: msm_cam_smmu_cb3 {
			compatible = "qcom,msm-cam-smmu-cb";
			iommus = <&apps_smmu 5>;
			label = "cpp";
		};

		msm_cam_smmu_cb4: msm_cam_smmu_cb4 {
			compatible = "qcom,msm-cam-smmu-cb";
			iommus = <&apps_smmu 1>;
			label = "jpeg_enc0";
		};
	};

	qcom,jpeg@1b1c000 {
		cell-index = <0>;
		compatible = "qcom,jpeg";
		reg = <0x1b1c000 0x400>,
			<0x1b60000 0xc30>;
		reg-names = "jpeg_hw", "jpeg_vbif";
		interrupts = <0 59 0>;
		interrupt-names = "jpeg";
		mmagic-vdd-supply = <&stub_mmagic_camss>;
		camss-vdd-supply = <&stub_camss_top>;
		vdd-supply = <&gdsc_jpeg>;
		qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
		clocks = <&clock_gcc clk_gcc_camss_jpeg0_clk>,
			<&clock_gcc clk_gcc_camss_jpeg_ahb_clk>,
			<&clock_gcc clk_gcc_camss_jpeg_axi_clk>,
			<&clock_gcc GCC_CAMSS_TOP_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>;
		clock-names = "core_clk", "iface_clk",
			"bus_clk0", "camss_top_ahb_clk",
			"camss_ahb_clk";
		qcom,clock-rates = <266670000 0 0 0 0>;
		qcom,qos-reg-settings = <0x28 0x0000000e>,
				<0xc8 0x00000000>;
		qcom,vbif-reg-settings = <0xc 0x10101000>,
				<0xb0 0x10100010>;
		qcom,msm-bus,name = "msm_camera_jpeg0";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps = <62 512 0 0>,
				<62 512 800000 800000>;
	};

	qcom,irqrouter@1b00000 {
		cell-index = <0>;
		compatible = "qcom,irqrouter";
		reg = <0x1b00000 0x100>;
		reg-names = "irqrouter";
	};

	qcom,cpp@1b04000 {
		cell-index = <0>;
		compatible = "qcom,cpp";
		reg = <0x1b04000 0x100>,
			<0x1b40000 0x200>,
			<0x1b18000 0x018>,
			<0x1858078 0x4>;
		reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
		interrupts = <0 49 0>;
		interrupt-names = "cpp";
		mmagic-vdd-supply = <&stub_mmagic_camss>;
		camss-vdd-supply = <&stub_camss_top>;
		vdd-supply = <&gdsc_vfe>;
		qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
		clocks = <&clock_gcc GCC_CAMSS_ISPIF_AHB_CLK>,
			<&clock_gcc clk_vfe0_clk_src>,
			<&clock_gcc clk_gcc_camss_vfe0_clk>,
			<&clock_gcc clk_gcc_camss_vfe_ahb_clk>,
			<&clock_gcc clk_gcc_camss_cpp_clk>,
			<&clock_gcc clk_gcc_camss_cpp_ahb_clk>,
			<&clock_gcc clk_gcc_camss_vfe_axi_clk>,
			<&clock_gcc clk_gcc_camss_micro_ahb_clk>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_TOP_AHB_CLK>;
		clock-names = "ispif_ahb_clk", "vfe_clk_src",
			"camss_vfe_vfe_clk", "iface_clk", "cpp_core_clk",
			"cpp_iface_clk", "cpp_bus_clk", "micro_iface_clk",
			"camss_ahb_clk", "camss_top_ahb_clk";

		resets = <&clock_gcc GCC_CAMSS_MICRO_BCR>;
		reset-names = "micro_iface_reset";

		qcom,clock-rates = <80000000 320000000 0 0 320000000 0 0 0 0 0>;
		qcom,src-clock-rates = <160000000 320000000 465000000>;
		qcom,micro-reset;
		qcom,bus-master = <1>;
		qcom,msm-bus,name = "msm_camera_cpp";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
			<106 512 0 0>,
			<106 512 0 0>;
		qcom,msm-bus-vector-dyn-vote;
		qcom,cpp-fw-payload-info {
			qcom,stripe-base = <140>;
			qcom,plane-base = <125>;
			qcom,stripe-size = <27>;
			qcom,plane-size = <5>;
			qcom,fe-ptr-off = <5>;
			qcom,we-ptr-off = <11>;
		};
	};

	cci: qcom,cci@1b0c000 {
		cell-index = <0>;
		compatible = "qcom,cci";
		reg = <0x1b0c000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "cci";
		interrupts = <0 50 0>;
		interrupt-names = "cci";
		mmagic-supply = <&stub_mmagic_camss>;
		camss-supply = <&stub_camss_top>;
		qcom,cam-vreg-name = "mmagic", "gdscr";
		clocks = <&clock_gcc GCC_CAMSS_ISPIF_AHB_CLK>,
			<&clock_gcc GCC_CAMSS_TOP_AHB_CLK>,
			<&clock_gcc clk_cci_clk_src>,
			<&clock_gcc clk_gcc_camss_cci_ahb_clk>,
			<&clock_gcc clk_gcc_camss_cci_clk>,
			<&clock_gcc GCC_CAMSS_AHB_CLK>;
		clock-names = "ispif_ahb_clk", "camss_top_ahb_clk",
			"cci_src_clk", "cci_ahb_clk",
			"cci_clk", "camss_ahb_clk";
		qcom,clock-rates = <80000000 0 19200000 0 0 0>,
						<80000000 0 37500000 0 0 0>;
		pinctrl-names = "cci_default", "cci_suspend";
		pinctrl-0 = <&cci0_active>;
		pinctrl-1 = <&cci0_suspend>;
		gpios = <&msm_gpio 29 0>,
			<&msm_gpio 30 0>;
		qcom,gpio-tbl-num = <0 1>;
		qcom,gpio-tbl-flags = <1 1>;
		qcom,gpio-tbl-label = "CCI_I2C_DATA0",
					"CCI_I2C_CLK0";
		i2c_freq_100Khz: qcom,i2c_standard_mode {
			status = "disabled";
		};
		i2c_freq_400Khz: qcom,i2c_fast_mode {
			status = "disabled";
		};
		i2c_freq_custom: qcom,i2c_custom_mode {
			status = "disabled";
		};

		i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
			status = "disabled";
		};

	};
};

&i2c_freq_100Khz {
	qcom,hw-thigh = <78>;
	qcom,hw-tlow = <114>;
	qcom,hw-tsu-sto = <28>;
	qcom,hw-tsu-sta = <28>;
	qcom,hw-thd-dat = <10>;
	qcom,hw-thd-sta = <77>;
	qcom,hw-tbuf = <118>;
	qcom,hw-scl-stretch-en = <0>;
	qcom,hw-trdhld = <6>;
	qcom,hw-tsp = <1>;
	status = "ok";
};

&i2c_freq_400Khz {
	qcom,hw-thigh = <20>;
	qcom,hw-tlow = <28>;
	qcom,hw-tsu-sto = <21>;
	qcom,hw-tsu-sta = <21>;
	qcom,hw-thd-dat = <13>;
	qcom,hw-thd-sta = <18>;
	qcom,hw-tbuf = <32>;
	qcom,hw-scl-stretch-en = <0>;
	qcom,hw-trdhld = <6>;
	qcom,hw-tsp = <3>;
	status = "ok";
};

&i2c_freq_custom {
	qcom,hw-thigh = <15>;
	qcom,hw-tlow = <28>;
	qcom,hw-tsu-sto = <21>;
	qcom,hw-tsu-sta = <21>;
	qcom,hw-thd-dat = <13>;
	qcom,hw-thd-sta = <18>;
	qcom,hw-tbuf = <25>;
	qcom,hw-scl-stretch-en = <1>;
	qcom,hw-trdhld = <6>;
	qcom,hw-tsp = <3>;
	status = "ok";
};

&i2c_freq_1Mhz {
	qcom,hw-thigh = <16>;
	qcom,hw-tlow = <22>;
	qcom,hw-tsu-sto = <17>;
	qcom,hw-tsu-sta = <18>;
	qcom,hw-thd-dat = <16>;
	qcom,hw-thd-sta = <15>;
	qcom,hw-tbuf = <19>;
	qcom,hw-scl-stretch-en = <1>;
	qcom,hw-trdhld = <3>;
	qcom,hw-tsp = <3>;
	qcom,cci-clk-src = <37500000>;
	status = "ok";
};
