/*==========================================================================
  * Copyright (c)      Realtek Semiconductor Corporation, 2006
  * All rights reserved.
  * ========================================================================*/

/*================= File Description =======================================*/
/**
 * @file
 * 	This file is for scaler related functions.
 *
 * @author 	$Author$
 * @date		$Date$
 * @version	$Revision$
 * @ingroup	scaler
 */

/**
 * @addtogroup scaler
 * @{
 */


/*============================ Module dependency  ===========================*/
#ifndef BUILD_QUICK_SHOW
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/types.h>
#include <linux/string.h>
#include <tvscalercontrol/io/ioregdrv.h>
//#include <mach/io.h>
#ifdef CONFIG_ARM64
#include <asm/io.h>
#endif
#else
#include <no_os/printk.h>
#include <no_os/semaphore.h>
#include <no_os/spinlock.h>
#include <no_os/spinlock_types.h>
#include <malloc.h>
#include <div64.h>
#include <rtd_log/rtd_module_log.h>
#include <sysdefs.h>
#include <timer.h>
#endif

#include <tvscalercontrol/scaler/scalerstruct.h>
#include <tvscalercontrol/scalerdrv/mode.h>
#include <tvscalercontrol/scaler/source.h>
#include <tvscalercontrol/vip/vip_reg_def.h>
#include "tvscalercontrol/vip/peaking.h"
#include <tvscalercontrol/vip/ultrazoom.h>
#include <tvscalercontrol/hdmirx/hdmifun.h>
#include <tvscalercontrol/panel/panelapi.h>
#include <tvscalercontrol/panel/panel_dlg.h>
#include "tvscalercontrol/scalerdrv/scaler_2dcvt3d_ctrl.h"
#include <tvscalercontrol/scaler/scalercolorlib.h>
#include <tvscalercontrol/vip/scalerColor.h>
#include <scaler_vscdev.h>
#include <tvscalercontrol/scalerdrv/zoom_smoothtoggle_lib.h>
#include <scaler_vbedev.h>
#include <tvscalercontrol/vip/srnn.h>
#include <tvscalercontrol/vip/scalerPQMaskCtrl.h>
#include <rbus/srnn_reg.h>
#include <rbus/sub_vgip_reg.h>
#include <rtd_log/rtd_module_log.h>
#include <rbus/M8P_scaledown_reg.h>
#include <tvscalercontrol/scalerdrv/scalermemory.h>
#include <mach/rtk_platform.h>
#include <rbus/M8P_vgip_reg.h>

#ifdef BUILD_QUICK_SHOW
#include "vby1/panel_api.h"
#endif
extern PANEL_PIXEL_MODE get_panel_pixel_mode(void);
extern unsigned int Get_DISP_VERTICAL_TOTAL(void);
extern unsigned int Get_DISPLAY_CLOCK_TYPICAL(void);
extern unsigned int Get_DISPLAY_REFRESH_RATE(void);
extern unsigned int Get_DISP_HORIZONTAL_TOTAL(void);
//extern unsigned char get_scaler_run_sub_nnsr_two_path(void);
// for register dump
#include <tvscalercontrol/io/ioregdrv.h>
#undef rtd_outl
#define rtd_outl(x, y)     								IoReg_Write32(x,y)
#undef rtd_inl
#define rtd_inl(x)     									IoReg_Read32(x)
#undef rtd_maskl
#define rtd_maskl(x, y, z)     							IoReg_Mask32(x,y,z)
#undef rtd_setbits
#define rtd_setbits(offset, Mask) rtd_outl(offset, (rtd_inl(offset) | Mask))
#undef rtd_clearbits
#define rtd_clearbits(offset, Mask) rtd_outl(offset, ((rtd_inl(offset) & ~(Mask))))

#undef printf
#define printf(fmt, ...)
/*================================== Types ==============================*/

#define SCALEUP_CUT_HOR_4LINE 1
#define SCALEUP_CUT_VER_2LINE 1
#define SCALING_LOG 0

#define HDMI_INTERLACE_MAX_WID 1920
#define HDMI_MAX_WID 3840

/*================================== Variables ==============================*/
#define VIPprintf(fmt, args...)	/*rtd_pr_vpq_debug(fmt, ##args)*/

VIP_Two_Step_UZU_MODE Two_Step_UZU_Mode = Two_Step_UZU_Disable;
extern DRV_ScalingDown_COEF_TAB ScaleDown_COEF_TAB;


//#define VPQ_COMPILER_ERROR_ENABLE_MERLIN6

#if 0
  static signed short SUFIR128_YL00[] = /*20*/
  {
  -48,	-48,  -48,	-48,  -52,	-52,  -48,	-48,
  -48,	-44,  -48,	-40,  -44,	-36,  -36,	-32,
  -28,	-20,  -12,	 -8,	4,	 12,   20,	 28,
   44,	 	52,   68,	 80,   92,	108,  124,	140,
  212,	232,  252,	268,  292,	312,  336,	352,
  376,	396,  420,	440,  464,	484,  508,	528,
  556,	572,  588,	612,  620,	640,  652,	668,
  676,	684,  696,	704,  712,	712,  716,	720,
  };

static signed short SUFIRgauss128_A1o4_Fc85[] = /*21*/
{
  -18,  -21,  -25,  -28,  -31,  -35,  -37,  -38,
  -41,  -42,  -45,  -47,  -47,  -46,  -44,  -45,
  -43,  -41,  -36,  -31,  -25,  -18,  -10,    0,
   10,   22,   35,   49,   65,   81,   99,  118,
  139,  162,  187,  212,  238,  265,  292,  319,
  347,  375,  404,  433,  461,  488,  516,  543,
  569,  593,  618,  641,  663,  683,  701,  718,
  733,  747,  759,  768,  775,  781,  784,  785,
  };

static signed short SUFIRgauss128_A1o4_Fc85_shp[] = /*22*/
{
  -37,  -41,  -44,  -48,  -51,  -55,  -59,  -60,
  -62,  -63,  -66,  -66,  -68,  -68,  -66,  -65,
  -66,  -63,  -58,  -53,  -47,  -40,  -32,  -22,
  -11,    2,   15,   29,   45,   62,   80,   99,
  145,  169,  194,  220,  247,  275,  304,  332,
  361,  390,  420,  449,  479,  508,  536,  564,
  591,  617,  642,  666,  688,  710,  729,  747,
  763,  777,  789,  799,  807,  812,  816,  817,
};


static unsigned char tsub_su_coef1[] = {
	0x00, 0x10, 0x20, 0x30, 0x40, 0x50, 0x60, 0x70,
	0x80, 0x90, 0xA0, 0xB0, 0xC0, 0xD0, 0xE0, 0xF0,
};
static unsigned char tsub_su_coef2[] = {
0, 1, 5, 11, 19, 30, 43, 58, 75, 94, 114, 135, 158, 182, 206, 231
};

static unsigned char *tsub_SU_COEF_TABLE[] = {
	tsub_su_coef1, tsub_su_coef2
};
#endif
/*move scaling down table to pa misc table, elieli*/
#if 0
static  signed short tScale_Down_Coef_SDFIR64_90_20[] = {
  64,  66,  70,  73,  81,  88,  97, 110,
 122, 138, 154, 170, 188, 206, 225, 243,
 263, 283, 302, 322, 339, 357, 374, 389,
 403, 415, 425, 434, 441, 446, 450, 454,
};

static  signed short tScale_Down_Coef_SDFIR64_70_20[] = {
  47,  49,  54,  59,  68,  77,  88, 102,
 113, 129, 146, 164, 183, 203, 223, 243,
 264, 286, 305, 326, 345, 364, 381, 397,
 412, 426, 437, 447, 456, 462, 466, 470,
};

static  signed short tScale_Down_Coef_SDFIR64_40_20[] = {
  13,  14,  20,  27,  36,  45,  58,  74,
  88, 106, 126, 146, 168, 191, 215, 238,
 262, 289, 312, 336, 359, 382, 403, 422,
 440, 457, 471, 483, 493, 501, 506, 511,
};

static  signed short tScale_Down_Coef_SDFIR64_35_20[] = {
   2,   4,  10,  17,  25,  36,  49,  65,
  80,  99, 119, 140, 163, 187, 212, 237,
 262, 289, 314, 339, 364, 387, 409, 430,
 449, 467, 482, 495, 505, 513, 519, 523,
};

static  signed short tScale_Down_Coef_SDFIR64_32_20[] = {
  -5,  -5,   1,   8,  18,  29,  42,  58,
  74,  93, 113, 136, 159, 184, 210, 235,
 261, 290, 316, 342, 367, 392, 415, 436,
 456, 474, 490, 503, 515, 523, 529, 533,
};

static  signed short tScale_Down_Coef_SDFIR64_50_25Hamm[] = {
  10,  16,  21,  22,  26,  31,  39,  48,
  58,  71,  86, 103, 122, 144, 169, 196,
 224, 254, 284, 317, 350, 382, 413, 444,
 474, 501, 525, 545, 563, 575, 585, 594,
};

static  signed short tScale_Down_Coef_Blur[] = {
   2,   3,   5,   7,  10,  15,  20,  28,  38,  49,  64,  81, 101, 124, 150, 178,
209, 242, 277, 314, 351, 389, 426, 462, 496, 529, 556, 582, 602, 618, 629, 635,
 };

#if 1 /*[3D SBS] vertical scaling down 1.5~2x case (avoid vertical aliasing)*/
  static  signed short tScale_Down_Coef_Mid[] = {
   -2,  0,   1,   2,   5,   9,  15,  22,  32,  45,  60,  77,  98, 122, 149, 179,
  211, 245, 281, 318, 356, 394, 431, 468, 502, 533, 561, 586, 606, 620, 630, 636,
   };
#else
  static  short tScale_Down_Coef_Mid[] = {
   -4,  -2,   0,   2,   5,   9,  15,  22,  32,  45,  60,  77,  98, 122, 149, 179,
  211, 245, 281, 318, 356, 394, 431, 468, 502, 533, 561, 586, 606, 621, 632, 638,
   };
#endif

#if 0
/*modify for freq. response, elieli 20131111*/
static  signed short tScale_Down_Coef_Sharp[] = {
	-1,   -4,	-5,   -9,  -12,  -14,  -17,  -16,	-15,	-11,   -5,	  5,   19,	 38,   62,	 91,
	126,	168,  214,	266,  321,	379,  439,	498,	557,	613,  664,	710,  748,	777,  798,	808,
};
#else
static  signed short tScale_Down_Coef_Sharp[] = {
 -2,   0,   1,   3,   6,  10,  15,  22,  32,  43,  58,  75,  95, 119, 145, 174,
206, 240, 276, 314, 353, 391, 430, 467, 503, 536, 565, 590, 612, 628, 639, 646,
};
#endif

static  signed short tScale_Down_Coef_SDFIR64_45_20Hamm[] = {
  -1,   1,   5,   5,   8,  10,  13,  19,
  28,  38,  51,  66,  85, 107, 133, 162,
 194, 230, 266, 306, 346, 387, 429, 469,
 508, 544, 576, 604, 628, 646, 660, 669,
};

static  signed short tScale_Down_Coef_SDFIR64_30_20Hamm[] = {
  -1,  -1,   0,   1,   2,   4,   7,  12,
  19,  28,  40,  55,  74,  96, 122, 151,
 183, 221, 260, 301, 344, 388, 433, 476,
 517, 556, 592, 623, 648, 668, 682, 691,
};

static  signed short tScale_Down_Coef_SDFIR64_25_20Hamm[] = {
  -4,  -5,  -2,  -4,  -3,  -2,  -1,   3,
  10,  18,  29,  43,  62,  83, 110, 140,
 172, 212, 252, 296, 342, 389, 437, 483,
 528, 570, 608, 642, 670, 691, 707, 716,
};

static  signed short tScale_Down_Coef_SDFIR64_25_15Hamm[] = {
 -30, -24, -20, -19, -22, -25, -30, -31,
 -33, -32, -30, -23, -12,   6,  30,  60,
  96, 138, 186, 241, 303, 369, 439, 509,
 579, 647, 710, 766, 814, 852, 880, 898,
};

static  signed short StScale_Down_Coef_DFIR64_60_10Hamm[] = {
  -6,  -5,  -5,  -5,  -3,  -5,  -7,  -9,
 -16, -19, -22, -23, -21, -15,  -4,  13,
  40,  76, 122, 178, 242, 316, 396, 481,
 568, 654, 735, 808, 872, 922, 957, 977,
};


static  signed short tScale_Down_Coef_2tap[] = {
  0,   0,   0,   0,   0,   0,   0,   0,
  0,   0,   0,   0,   0,   0,   0,   0,
 31,  95, 159, 223, 287, 351, 415, 479,
543, 607, 671, 735, 799, 863, 927, 991,
};

static  signed short tScale_Down_Coef_SDFIR64_20_10Hamm[] = {
  -9,  -7,  -6,   0,   5,   5,   5,   2,
 -10, -22, -38, -57, -75, -90, -101, -103,
 -92, -65, -21,  40, 119, 217, 328, 451,
 581, 713, 840, 957, 1059, 1141, 1197, 1228,
};

static  signed short tScale_Down_Coef_SDFIR64_20_10[] = {
  60,  51,  39,  27,   7, -17, -43, -76,
-105, -137, -164, -187, -202, -207, -201, -182,
-146, -90, -20,  65, 166, 280, 404, 536,
 669, 800, 925, 1038, 1134, 1212, 1264, 1292,
};

static  signed short tScale_Down_Coef_SDFIR64_15_10Hamm[] = {
 -36, -23, -10,   8,  16,  22,  27,  25,
  13,  -3, -25, -53, -84, -110, -133, -146,
-147, -133, -98, -41,  43, 150, 275, 417,
 569, 725, 877, 1018, 1141, 1242, 1313, 1353,
};

static  short *tScaleDown_COEF_TAB[] = {
/*   tScale_Down_Coef_Blur,     tScale_Down_Coef_Mid,     tScale_Down_Coef_Sharp,     tScale_Down_Coef_2tap*/
	tScale_Down_Coef_SDFIR64_90_20, tScale_Down_Coef_SDFIR64_70_20, tScale_Down_Coef_SDFIR64_40_20,
	tScale_Down_Coef_SDFIR64_35_20, tScale_Down_Coef_SDFIR64_32_20, tScale_Down_Coef_SDFIR64_50_25Hamm,
	tScale_Down_Coef_Blur, tScale_Down_Coef_Mid, tScale_Down_Coef_Sharp,
	tScale_Down_Coef_SDFIR64_45_20Hamm, tScale_Down_Coef_SDFIR64_30_20Hamm, tScale_Down_Coef_SDFIR64_25_20Hamm,
	tScale_Down_Coef_SDFIR64_25_15Hamm, StScale_Down_Coef_DFIR64_60_10Hamm, tScale_Down_Coef_2tap,
	tScale_Down_Coef_SDFIR64_20_10Hamm, tScale_Down_Coef_SDFIR64_20_10, tScale_Down_Coef_SDFIR64_15_10Hamm
};
#endif

#ifdef BUILD_TV015_1_ATV /*modify IPTV custom display size 640*360*/
static  signed short tScale_Down_VLPF[] = {
		0,	  0,	0,	  0,	0,	  0,	0,	  0,
		0,	  0,	0,	  0,	0,	  0,	0,	  0,
	   31,	 95,  159,	223,  288,	352,  416,	480,
	  544,	608,  672,	736,  801,	865,  929,	993,
};

static  signed short tScale_Down_HLPF[] = {
    1,	4,	6,	  9,   13,	 19,   25,	 33,
	   44,	 57,   72,	 90,  111,	134,  159,	188,
	  219,	251,  284,	319,  354,	389,  424,	458,
	  489,	518,  544,	567,  585,	600,  610,	616,
};
#else

#if 0
/*modify for freq. response, CVBS, elieli 20131111*/
static  signed short tScale_Down_VLPF[] = {
  0xffff, 0xfffc, 0xfffb, 0xfff7, 0xfff4, 0xfff2, 0xffef, 0xfff0, 0xfff1, 0xfff5, 0xfffb, 0x0005, 0x0013, 0x0026, 0x003e, 0x005b,
  0x007e, 0x00a8, 0x00d6, 0x010a, 0x0141, 0x017b, 0x01b7, 0x01f2, 0x022d, 0x0265, 0x0298, 0x02c6, 0x02ec, 0x0309, 0x031e, 0x0328,
};

static  signed short tScale_Down_HLPF[] = {
   0,    0,  0,   0,   0,    0,    0,    0,   0,    0,  0,   0,   0,    0,    0,    0,
1024, 1024, 1024, 1024, 1024,  1024,  1024,  1024,   0,    0,  0,   0,   0,    0,    0,    0,
};

#else
static  signed short tScale_Down_VLPF[] = {
 341, 341, 341, 341, 341,  341,  341,  341, 341, 341, 341, 341, 341,  341,  341,  341,
 342, 342, 342, 342, 342,  342,  342,  342,   0,    0,  0,   0,   0,    0,    0,    0,
};

static  signed short tScale_Down_HLPF[] = {
   0,    0,  0,   0,   0,    0,    0,    0,   0,    0,  0,   0,   0,    0,    0,    0,
 1024, 1024, 1024, 1024, 1024,  1024,  1024,  1024,   0,    0,  0,   0,   0,    0,    0,    0,
};
#endif

#endif

static  short *tScaleDown_VLPF_COEF_TAB[] = {
    tScale_Down_VLPF,     tScale_Down_HLPF
};


/*static unsigned char *SU_PK_Coeff = NULL;*/
/*static unsigned char *SU_PK_Coeff_by_timing = NULL;*/
/*static unsigned char *SD_H_Index_Table = NULL;*/
/*static unsigned char *SD_V_Index_Table = NULL;*/
static unsigned char SD_H_Coeff_Sel[] = {SDFIR64_Blur, SDFIR64_Mid, SDFIR64_Sharp, SDFIR64_2tap}; /*the size must match large table*/
static unsigned char SD_V_Coeff_Sel[] = {SDFIR64_Blur, SDFIR64_Mid, SDFIR64_Sharp, SDFIR64_2tap}; /*the size must match large table*/
static unsigned char g_ucSDFH444To422Sel = SDFIR64_Mid;
static unsigned char g_ucSDFHSel = 1;
static unsigned char g_ucSDFVSel = 1;
static unsigned char g_ucIsHScalerDown = 1;
static unsigned char g_ucIsVScalerDown = 1;
static unsigned char g_ucIsH444To422 = 1;
static bool di_hsd_flag = FALSE;/*Will Add for Hsd selection*/

typedef struct {
	int h_factor_offset;
	int v_factor_offset;
	unsigned char h_initial;
	unsigned char v_initial;
	unsigned char user_defined;
} UZU_SETTINGS;
static UZU_SETTINGS uzu_coeff = {0, 0, 0, 0, 0};

static unsigned char isCutHor4Line = FALSE;
static unsigned char isCutVer2Line = FALSE;
static unsigned char isHorStartDrop = 0;

#ifdef CONFIG_I2RND_ENABLE
extern unsigned char Scaler_I2rnd_get_timing_enable(void);
extern unsigned char Scaler_I2rnd_get_enable(void);
extern unsigned char vsc_i2rnd_sub_stage;
extern unsigned char vsc_i2rnd_dualvo_sub_stage;
extern unsigned char vsc_i2rnd_sub_output_mode;
#endif

extern unsigned int vpq_project_id;
extern unsigned int vpqex_project_id;
extern unsigned char fwif_color_Get_PQ_SR_MODE(void);

/*================================ Definitions ==============================*/
/*================================== Function ===============================*/

/*===============================================================*/
int drvif_get_ai_sr_mode(void)
{
	unsigned char mode = 0;
	mode = SrnnCtrl_GetSRNNAISRMode();
	return mode;
}
void drvif_set_ai_sr_mode(unsigned char mode)
{
	SrnnCtrl_SetSRNNAISRMode(mode, 0);
}

int drvif_get_ai_sr_su_mode(void)
{
	unsigned char mode = 0;
	mode = SrnnCtrl_GetSRNNScaleMode();
	return mode;
}

void drvif_set_ai_sr_su_mode(unsigned char mode)
{
	SrnnCtrl_SetSRNNScaleMode(mode, 0);
}

/**
 * Scaler_SetScaleUp
 * This function is used to set scaling-up registers, including main and sub display.
 * It contains several parts:
 * 1. video compensation (scale control register)
 * 2. horizontal scaling factor
 * 3. vertical scaling factor
 * 4. horizontal scaling factor delta1 & delta2
 * 5. scaling factor segment1, segment2 and segment3
 *
 * @param <info> { display-info struecture }
 * @return { none }
 * @note
 * It can be linear or non-linear either, based on the following condition:
 * Non-linear scaling up, if it is main display and non-linear flag is active,
 * linear scaling up, otherwise
 *
 */
int drvif_color_uzu__get_h_factor(unsigned long long xin,unsigned long long xout)
{
	int nFactor=0xfffff;
	unsigned long long ulparam1 = 0;

        if(xin ==xout)
        {
                nFactor =0xfffff;
        }
        else
        {

                ulparam1 = ((unsigned long long)(xin)<< 21);
        	do_div(ulparam1, xout);
        	nFactor = ulparam1;
        	nFactor = (unsigned long long)nFactor + (unsigned long long)uzu_coeff.h_factor_offset;

        	nFactor = (unsigned long long)SHR((nFactor + 1), 1); /*rounding*/

        }
	return nFactor;
}

int drvif_color_uzu__get_v_factor(unsigned long long xin,unsigned long long xout)
{
	int nFactor=0xfffff;
	unsigned long long ulparam1 = 0;

        if(xin ==xout)
        {
                nFactor =0xfffff;
        }
        else
        {

                ulparam1 = ((unsigned long long)(xin)<< 21);
        	do_div(ulparam1, xout);
        	nFactor = ulparam1;
        	nFactor = (unsigned long long)nFactor + (unsigned long long)uzu_coeff.v_factor_offset;

        	nFactor = (unsigned long long)SHR((nFactor + 1), 1); /*rounding*/

        }
	return nFactor;
}

void drvif_color_ultrazoom_uzd_4k_120_mode(unsigned char x)
{
  if(get_mach_type()==MACH_ARCH_RTK2885P){
	// ml8 IC , run ml8 flow
	scaledown_ich1_uzd_ctrl0_RBUS reg_scaledown_ich1_uzd_ctrl0_reg;
	scaledown_ich1_uzd_db_ctrl_RBUS scaledown_ich1_uzd_db_ctrl_reg;
	reg_scaledown_ich1_uzd_ctrl0_reg.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl0_reg);
	scaledown_ich1_uzd_db_ctrl_reg.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_DB_CTRL_reg);
	reg_scaledown_ich1_uzd_ctrl0_reg.sub_channel_disable_4k120=x;
	scaledown_ich1_uzd_db_ctrl_reg.h_db_apply = 1;
	IoReg_Write32(SCALEDOWN_ICH1_UZD_Ctrl0_reg, reg_scaledown_ich1_uzd_ctrl0_reg.regValue);
	IoReg_Write32(SCALEDOWN_ICH1_UZD_DB_CTRL_reg,scaledown_ich1_uzd_db_ctrl_reg.regValue);
  }else if(get_mach_type()==MACH_ARCH_RTK2885P2){
	// ml8p IC, run ml8 flow
	// no sub_channel_disable_4k120
  }else if(get_mach_type()==MACH_ARCH_RTK2885PP){
	// ml8p IC , run ml8p flow
	// no sub_channel_disable_4k120
  }
}
void drvif_color_sr_db_apply(void)
{
	two_step_uzu_sr_db_ctrl_RBUS reg;
	reg.regValue = IoReg_Read32(TWO_STEP_UZU_SR_DB_CTRL_reg);
	reg.db_apply = 1;
	IoReg_Write32(TWO_STEP_UZU_SR_DB_CTRL_reg,reg.regValue);
}

void drvif_color_ultrazoom_uzu_4k_120_mode(unsigned char x)
{
    ppoverlay_uzudtg_control1_RBUS ppoverlay_uzudtg_control1_reg;
    two_step_uzu_dm_two_step_sr_ctrl_RBUS two_step_uzu_dm_two_step_sr_ctrl_reg;
    scaleup_dm_uzu_ctrl_RBUS scaleup_dm_uzu_ctrl_reg;
    ppoverlay_double_buffer_ctrl2_RBUS ppoverlay_double_buffer_ctrl2_reg;
    two_step_uzu_sr_db_ctrl_RBUS two_step_uzu_sr_db_ctrl_reg;

    // 4k120 case force_enable_two_step_uzu = TRUE, get_hdmi_4k_hfr_mode = TRUE
    // 2K120 case force_enable_two_step_uzu = TRUE, get_hdmi_4k_hfr_mode = FALSE

    ppoverlay_uzudtg_control1_reg.regValue = IoReg_Read32(PPOVERLAY_uzudtg_control1_reg);
    two_step_uzu_dm_two_step_sr_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);

    if( x == 1 )
    {
        ppoverlay_uzudtg_control1_reg.uzu_4k_120_mode = 1;
        ppoverlay_uzudtg_control1_reg.two_step_uzu_en = 0;  // no use now, must be 0. use "uzu_4k_120_mode" insead of "two_step_uzu_en"

        two_step_uzu_dm_two_step_sr_ctrl_reg.h_zoom_en = 1;
        two_step_uzu_dm_two_step_sr_ctrl_reg.v_zoom_en = 1;

        if(is_scaler_input_2p_mode(Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY)))     // 2p input
        {
            if(decide_2step_uzu_merge_sub())        // i-domain main => d-domain main + sub
                two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en = 1;
            else                                    // i-domain main => d-domain main
                two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en = 0;
        }
        else                                                                        // 1p input
        {
            if(force_enable_mdomain_2disp_path())   // i-domain main => d-domain main + sub
                two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en = 1;
            else                                    // i-domain main => d-domain main
                two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en = 0;
        }

        scaleup_dm_uzu_ctrl_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
        scaleup_dm_uzu_ctrl_reg.v_zoom_en = 0;
        scaleup_dm_uzu_ctrl_reg.h_zoom_en = 0;
        IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg,scaleup_dm_uzu_ctrl_reg.regValue);
    }
    else
    {
        ppoverlay_uzudtg_control1_reg.uzu_4k_120_mode = 0;
        ppoverlay_uzudtg_control1_reg.two_step_uzu_en = 0;  // no use now, must be 0. use "uzu_4k_120_mode" insead of "two_step_uzu_en"

        if(multiview_1p_input_in_2p_panel() || !decide_2step_uzu_merge_sub())
          two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en = 0;

//        two_step_uzu_dm_two_step_sr_ctrl_reg.h_zoom_en = 0;
//        two_step_uzu_dm_two_step_sr_ctrl_reg.v_zoom_en = 0;
    }

    IoReg_Write32(PPOVERLAY_uzudtg_control1_reg,ppoverlay_uzudtg_control1_reg.regValue);
    IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg,two_step_uzu_dm_two_step_sr_ctrl_reg.regValue);

    ppoverlay_double_buffer_ctrl2_reg.regValue = IoReg_Read32(PPOVERLAY_Double_Buffer_CTRL2_reg);
    ppoverlay_double_buffer_ctrl2_reg.uzudtgreg_dbuf_read_sel = 1;
    ppoverlay_double_buffer_ctrl2_reg.uzudtgreg_dbuf_set = 1;
    IoReg_Write32(PPOVERLAY_Double_Buffer_CTRL2_reg,ppoverlay_double_buffer_ctrl2_reg.regValue);

    two_step_uzu_sr_db_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_SR_DB_CTRL_reg);
    two_step_uzu_sr_db_ctrl_reg.db_apply = 1;
    IoReg_Write32(TWO_STEP_UZU_SR_DB_CTRL_reg,two_step_uzu_sr_db_ctrl_reg.regValue);

    rtd_pr_vpq_emerg("[%s][line:%d] uzu_4k_120_mode = %d, sr_mdom_sub_en = %d\n", __FUNCTION__, __LINE__, ppoverlay_uzudtg_control1_reg.uzu_4k_120_mode, two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en);
}

void drvif_color_ultrazoom_uzu_4k_120_mode_for_nnsr(unsigned char x){
	ppoverlay_uzudtg_control1_RBUS reg_ppoverlay_uzudtg_control1_reg;
	ppoverlay_double_buffer_ctrl2_RBUS reg_ppoverlay_double_buffer_ctrl2_reg;
        scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
	two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_two_step_uzu_dm_two_step_sr_ctrl_reg;
	two_step_uzu_sr_db_ctrl_RBUS reg;

	reg_ppoverlay_double_buffer_ctrl2_reg.regValue = IoReg_Read32(PPOVERLAY_Double_Buffer_CTRL2_reg);
	reg_ppoverlay_double_buffer_ctrl2_reg.uzudtgreg_dbuf_read_sel = 1;
	IoReg_Write32(PPOVERLAY_Double_Buffer_CTRL2_reg,reg_ppoverlay_double_buffer_ctrl2_reg.regValue);


        reg_ppoverlay_uzudtg_control1_reg.regValue = IoReg_Read32(PPOVERLAY_uzudtg_control1_reg);
	reg_ppoverlay_double_buffer_ctrl2_reg.regValue = IoReg_Read32(PPOVERLAY_Double_Buffer_CTRL2_reg);
        reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
        reg.regValue = IoReg_Read32(TWO_STEP_UZU_SR_DB_CTRL_reg);


        //4k120 case force_enable_two_step_uzu = True , get_hdmi_4k_hfr_mode = True
        //2K120 case force_enable_two_step_uzu = True , get_hdmi_4k_hfr_mode = False


        if(x==1)
        {
			if(Get_DISPLAY_REFRESH_RATE() < 120)//4k120 and use coverted board
				reg_ppoverlay_uzudtg_control1_reg.uzu_4k_120_mode=0;
			else
				reg_ppoverlay_uzudtg_control1_reg.uzu_4k_120_mode=1;
	                reg_ppoverlay_uzudtg_control1_reg.two_step_uzu_en=0;	// use "uzu_4k_120_mode" to enable 2-step uzu insead of "two_step_uzu_en"

	                reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_zoom_en=1;
	                reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_zoom_en=1;
			if(is_scaler_input_2p_mode(Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY)))
			{//two pixel mode or hdmi 2.0 4k120
				reg_two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en = decide_2step_uzu_merge_sub()? 1 : 0;
			}
			else
			{
				//merlin8/8p mdomain one-bin
				//if(get_hdmi_vrr_4k60_mode())
				if(get_mach_type() == MACH_ARCH_RTK2885P && get_hdmi_vrr_4k60_mode())
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en = 1; //4K60Hz VRR use main/cap path, need merge mdom-sub
				else
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en = 0; //for 2k120 , only use mai
			}
	                dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
	        	dm_uzu_Ctrl_REG.v_zoom_en = 1;
	        	dm_uzu_Ctrl_REG.h_zoom_en = 1;
	                IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg,dm_uzu_Ctrl_REG.regValue );
			//drvif_color_twostep_scaleup_mflti422(0); //0921 TBD
        }
        else
        {
	        reg_ppoverlay_uzudtg_control1_reg.uzu_4k_120_mode=0;

                //reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_zoom_en=0; //0921 TBD
                //reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_zoom_en=0; //0921 TBD
        }



        IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg,reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue);
	IoReg_Write32(PPOVERLAY_uzudtg_control1_reg, reg_ppoverlay_uzudtg_control1_reg.regValue);


        reg_ppoverlay_double_buffer_ctrl2_reg.uzudtgreg_dbuf_read_sel = 1;
        reg_ppoverlay_double_buffer_ctrl2_reg.uzudtgreg_dbuf_set = 1;
        IoReg_Write32(PPOVERLAY_Double_Buffer_CTRL2_reg,reg_ppoverlay_double_buffer_ctrl2_reg.regValue);

        reg.db_apply = 1;
        IoReg_Write32(TWO_STEP_UZU_SR_DB_CTRL_reg,reg.regValue);


        rtd_pr_vpq_emerg("4K120 func:%s line:%d ,4k_120_mode =%d , 2K120_mode=%d \r\n",__FUNCTION__, __LINE__,x,force_enable_two_step_uzu());
}


void drvif_color_ultrazoom_scalerup_setiniphase(unsigned char display, unsigned char phase, unsigned char hvsel)
{
	if (phase >= 0xff)
		phase = 0xff;

	if (display == SLR_MAIN_DISPLAY) {
		scaleup_dm_uzu_initial_value_RBUS dm_uzu_Initial_Value_REG;
		dm_uzu_Initial_Value_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Initial_Value_reg);

		if (hvsel == 0) { /*h*/
			dm_uzu_Initial_Value_REG.hor_ini = phase;
		} else { /*v*/
			dm_uzu_Initial_Value_REG.ver_ini = phase;
		}
		IoReg_Write32(SCALEUP_DM_UZU_Initial_Value_reg, dm_uzu_Initial_Value_REG.regValue);
	}
}

void drvif_color_ultrazoom_scalerup_4K120_setiniphase(unsigned char hor_ini, unsigned char ver_ini, unsigned char hvsel)
{
	two_step_uzu_sr_ctrl_RBUS reg;

	reg.regValue = IoReg_Read32(TWO_STEP_UZU_SR_Ctrl_reg);

	if (hor_ini >= 0xff)
	{
		hor_ini = 0xff;
	}
	if (ver_ini >= 0xff)
	{
		ver_ini = 0xff;
	}
	reg.sr_hor_ini = hor_ini;
	reg.sr_ver_ini = ver_ini;
	IoReg_Write32(TWO_STEP_UZU_SR_Ctrl_reg, reg.regValue);
}

void drvif_color_ultrazoom_Adapt8tapV(unsigned char display, unsigned char V8tap_mode, unsigned char table_sel)
{
	if (display == SLR_MAIN_DISPLAY) {
		int z_ai_sr_mode=0;
		scaleup_dm_uzu_v8ctrl_RBUS dm_uzu_V8CTRL_reg;
		dm_uzu_V8CTRL_reg.regValue = rtd_inl(SCALEUP_DM_UZU_V8CTRL_reg);
		z_ai_sr_mode = drvif_get_ai_sr_mode();
		if( z_ai_sr_mode>=2 && V8tap_mode>1 )
		{
			V8tap_mode = 1;// Mer8 srnn tune
		}
		dm_uzu_V8CTRL_reg.ver_mode_sel= V8tap_mode;
		dm_uzu_V8CTRL_reg.v8tap_table_sel = _TabSelV8_const1;	/*Elsie 20141017 use const table until self-defined table has been written.*/

		/* Merlin3 remove adaptv8 */

		rtd_outl(SCALEUP_DM_UZU_V8CTRL_reg, dm_uzu_V8CTRL_reg.regValue);
	}
}

void drvif_color_ultrazoom_Adapt12tapH(unsigned char display, unsigned char H8tap_en, unsigned char hor10_table_sel)
{
	if (display == SLR_MAIN_DISPLAY) {
		int z_ai_sr_mode=0;
		scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl;
		dm_uzu_Ctrl.regValue = rtd_inl(SCALEUP_DM_UZU_Ctrl_reg);

		/*dm_uzu_Ctrl.hor_mode_sel = (H8tap_en)?3:0;*/ /*0:4tap, 1:8tap, 2:LR adaptive, 3:CO adaptive, 4:DeRing 8tap*/
		dm_uzu_Ctrl.hor_mode_sel = 2; /*13.07.26 always hor_mode_sel set 4tap due to 8tap have issue*/
		z_ai_sr_mode = drvif_get_ai_sr_mode();
		if(H8tap_en == 0){
			dm_uzu_Ctrl.hor_mode_sel = H8tap_en; //need 4-tap in pc mode
		}else if( z_ai_sr_mode>=2 && dm_uzu_Ctrl.hor_mode_sel>1 )
		{
			dm_uzu_Ctrl.hor_mode_sel = 1;// Mer8 srnn tune
		}

         #ifdef CONFIG_SCALER_BRING_UP
                dm_uzu_Ctrl.hor12_table_sel = _TabSelH12_const1;
         #else
                dm_uzu_Ctrl.hor12_table_sel = _TabSelH12_coeff1; /*0:table-1, 1:table-2*/
         #endif

		if (dm_uzu_Ctrl.hor_mode_sel == 2)
			drvif_color_ultrazoom_H12tapDeRing(0);

		rtd_outl(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl.regValue);

	}
}

enum E_uzu_dering_h{
	e_uzu_dering_h_h4h12_blend_en,
	e_uzu_dering_h_h4h12_blend_range,
	e_uzu_dering_h_h4h12_blend_lowbound,
	e_uzu_dering_h_lpf_blend_en,
	e_uzu_dering_h_lpf_blend_mask_sel,
	e_uzu_dering_h_lpf_blend_range,
	e_uzu_dering_h_lpf_blend_lowbound,
	e_uzu_dering_h_level_flatness_coeff,
	e_uzu_dering_h_level_maxmin_coeff,
	e_uzu_dering_h_dering_h4h12_blend_type,// gap dering enable
	e_uzu_dering_h_dering_gap_sidemode,
	e_uzu_dering_h_dering_gap_offset,
	e_uzu_dering_h_dering_gap_center_gain,
	e_uzu_dering_h_dering_gap_side_gain,
	e_uzu_dering_h__count
};

void drvif_color_ultrazoom_H12tapDeRing(unsigned char Level)
{
	int su_dering_set[6][14] = {
		{1,1,60, 1,1,2,150, 0,4, 2,1,3,3,8}, /*level 0*/  //rord modify from 95->150
		{1,1,70, 1,1,2,105, 0,4, 2,1,3,3,8},/*level 1*/
		{1,1,80, 1,1,2,115, 0,4, 2,1,3,3,8},/*level 2*/
		{1,1,90, 1,1,2,125, 0,4, 2,1,3,3,8},/*level 3*/
		{1,1,100, 1,1,2,135, 0,4, 2,1,3,3,8},/*level 4*/
		{1,1,110, 1,1,2,140, 0,4, 2,1,3,3,8},/*level 5*/
		};

	scaleup_dm_uzu_12tap_dering_RBUS dm_uzu_12tap_dering_REG;
	scaleup_dm_uzu_12tap_dering_cross_RBUS dm_uzu_12tap_dering_cross_REG;
	scaleup_dm_uzu_gap_dering_RBUS scaleup_dm_uzu_gap_dering;

	dm_uzu_12tap_dering_REG.regValue = rtd_inl(SCALEUP_DM_UZU_12tap_dering_reg);
	dm_uzu_12tap_dering_cross_REG.regValue = rtd_inl(SCALEUP_DM_UZU_12tap_dering_cross_reg);
	scaleup_dm_uzu_gap_dering.regValue = rtd_inl(SCALEUP_DM_UZU_gap_dering_reg);

	dm_uzu_12tap_dering_REG.h4h12_blend_en = su_dering_set[Level][e_uzu_dering_h_h4h12_blend_en];
	dm_uzu_12tap_dering_REG.h4h12_blend_range = su_dering_set[Level][e_uzu_dering_h_h4h12_blend_range]; /*128, 64, 32, 16*/
	dm_uzu_12tap_dering_REG.h4h12_blend_lowbound = su_dering_set[Level][e_uzu_dering_h_h4h12_blend_lowbound];

	dm_uzu_12tap_dering_REG.lpf_blend_en = su_dering_set[Level][e_uzu_dering_h_lpf_blend_en];
	dm_uzu_12tap_dering_REG.lpf_blend_mask_sel = su_dering_set[Level][e_uzu_dering_h_lpf_blend_mask_sel];
	dm_uzu_12tap_dering_REG.lpf_blend_range = su_dering_set[Level][e_uzu_dering_h_lpf_blend_range]; /*128, 64, 32, 16*/
	dm_uzu_12tap_dering_REG.lpf_blend_lowbound = su_dering_set[Level][e_uzu_dering_h_lpf_blend_lowbound];

	dm_uzu_12tap_dering_REG.level_flatness_coeff = su_dering_set[Level][e_uzu_dering_h_level_flatness_coeff];
	dm_uzu_12tap_dering_REG.level_maxmin_coeff = su_dering_set[Level][e_uzu_dering_h_level_maxmin_coeff];

	dm_uzu_12tap_dering_cross_REG.dering_cross_en = 1;
	dm_uzu_12tap_dering_cross_REG.dering_cross_lowbd = 4; // lowbd = (0~31)*8
	dm_uzu_12tap_dering_cross_REG.dering_cross_slope = 6; // slope = (0~7 +2)/16
	dm_uzu_12tap_dering_cross_REG.dering_edgelevel_gain = 4; // 0:255, 1~7:(3~9)*Eedge

	scaleup_dm_uzu_gap_dering.dering_h4h12_blend_type= su_dering_set[Level][e_uzu_dering_h_dering_h4h12_blend_type];
	scaleup_dm_uzu_gap_dering.dering_gap_sidemode = su_dering_set[Level][e_uzu_dering_h_dering_gap_sidemode];
	scaleup_dm_uzu_gap_dering.dering_gap_offset = su_dering_set[Level][e_uzu_dering_h_dering_gap_offset];
	scaleup_dm_uzu_gap_dering.dering_gap_center_gain = su_dering_set[Level][e_uzu_dering_h_dering_gap_center_gain];
	scaleup_dm_uzu_gap_dering.dering_gap_side_gain = su_dering_set[Level][e_uzu_dering_h_dering_gap_side_gain];

	rtd_outl(SCALEUP_DM_UZU_12tap_dering_reg, dm_uzu_12tap_dering_REG.regValue);
	rtd_outl(SCALEUP_DM_UZU_12tap_dering_cross_reg, dm_uzu_12tap_dering_cross_REG.regValue);
	rtd_outl(SCALEUP_DM_UZU_gap_dering_reg, scaleup_dm_uzu_gap_dering.regValue);
}

enum E_uzu_dering_v{
	e_uzu_dering_v_v4v8_blend_range,
	e_uzu_dering_v_v4v8_blend_lowbound,
	e_uzu_dering_v_level_flatness_coeff,
	e_uzu_dering_v_level_maxmin_coeff,
	e_uzu_dering_v_deringv_v4v8_blend_type,
	e_uzu_dering_v_deringv_gap_sidemode,
	e_uzu_dering_v_deringv_gap_offset,
	e_uzu_dering_v_deringv_gap_center_gain,
	e_uzu_dering_v_deringv_gap_side_gain,
	e_uzu_dering_v__count
};

void drvif_color_ultrazoom_V8tapDeRing(unsigned char Level)
{
	int su_deringv_set[5][9] = {
		/*v4v8_blend_range, v4v8_blend_lowbound, level_flatness_coeff, level_maxmin_coeff,*/
		{1,80,0,2, 2,1,3,3,12},/*level 1*/
		{1,90,0,2, 2,1,3,3,12},/*level 2*/
		{1,100,0,2, 2,1,3,3,12},/*level 3*/
		{1,110,0,2, 2,1,3,3,12},/*level 4*/
		{1,120,0,2, 2,1,3,3,12},/*level 5*/
		};

	scaleup_dm_uzu_8tap_deringv_RBUS dm_uzu_8tap_deringv;
	scaleup_dm_uzu_gap_deringv_RBUS scaleup_dm_uzu_gap_deringv;

	int* load_set;
	if(Level>4){Level=4;}
	load_set=&(su_deringv_set[Level][0]);

	dm_uzu_8tap_deringv.regValue = rtd_inl(SCALEUP_DM_UZU_8tap_deringv_reg);
	scaleup_dm_uzu_gap_deringv.regValue = rtd_inl(SCALEUP_DM_UZU_gap_deringv_reg);

	dm_uzu_8tap_deringv.v4v8_blend_range = load_set[e_uzu_dering_v_v4v8_blend_range]; /*128, 64, 32, 16*/
	dm_uzu_8tap_deringv.v4v8_blend_lowbound = load_set[e_uzu_dering_v_v4v8_blend_lowbound];
	dm_uzu_8tap_deringv.level_flatness_coeff = load_set[e_uzu_dering_v_level_flatness_coeff]; /*1, 1.5, 2, 3, 4*/
	dm_uzu_8tap_deringv.level_maxmin_coeff = load_set[e_uzu_dering_v_level_maxmin_coeff]; /*1, 1.5, 2, 3, 4*/
	dm_uzu_8tap_deringv.range_center = 1; /*0:normal type, 1:close type*/
	dm_uzu_8tap_deringv.range_side = 0; /*0:normal type, 1:close type*/
	dm_uzu_8tap_deringv.dering_dbg_mode = 0;

	scaleup_dm_uzu_gap_deringv.deringv_v4v8_blend_type= load_set[e_uzu_dering_v_deringv_v4v8_blend_type];
	scaleup_dm_uzu_gap_deringv.deringv_gap_sidemode= load_set[e_uzu_dering_v_deringv_gap_sidemode];
	scaleup_dm_uzu_gap_deringv.deringv_gap_offset= load_set[e_uzu_dering_v_deringv_gap_offset];
	scaleup_dm_uzu_gap_deringv.deringv_gap_center_gain= load_set[e_uzu_dering_v_deringv_gap_center_gain];
	scaleup_dm_uzu_gap_deringv.deringv_gap_side_gain= load_set[e_uzu_dering_v_deringv_gap_side_gain];

	rtd_outl(SCALEUP_DM_UZU_8tap_deringv_reg, dm_uzu_8tap_deringv.regValue);
	rtd_outl(SCALEUP_DM_UZU_gap_deringv_reg, scaleup_dm_uzu_gap_deringv.regValue);
}

enum E_uzu_de_distortion{
	e_uzu_de_distortion_dedistortion_en = 0,
	e_uzu_de_distortion_dedistortion_lowbd,
	e_uzu_de_distortion_dedistortion_slope,
	e_uzu_de_distortion__count
};

enum E_uzu_de_distortion_Level{
	e_uzu_de_distortion_Level_off = 0,
	e_uzu_de_distortion_Level_default,
	e_uzu_de_distortion_Level__count
};

void drvif_color_ultrazoom_de_distortion(unsigned char Level)
{
	int su_deringv_set[e_uzu_de_distortion_Level__count][e_uzu_de_distortion__count] = {
		{0,0x28,3},
		{1,0x28,3},
	};

	scaleup_dm_uzu_de_distortion_RBUS scaleup_dm_uzu_de_distortion;

	if(Level>=e_uzu_de_distortion_Level__count){Level=e_uzu_de_distortion_Level_default;}

	scaleup_dm_uzu_de_distortion.regValue = rtd_inl(SCALEUP_DM_UZU_de_distortion_reg);

	scaleup_dm_uzu_de_distortion.dedistortion_en= su_deringv_set[Level][e_uzu_de_distortion_dedistortion_en];
	scaleup_dm_uzu_de_distortion.dedistortion_lowbd= su_deringv_set[Level][e_uzu_de_distortion_dedistortion_lowbd];
	scaleup_dm_uzu_de_distortion.dedistortion_slope= su_deringv_set[Level][e_uzu_de_distortion_dedistortion_slope];
	scaleup_dm_uzu_de_distortion.dedistortion_dbg_mode= 0;

	rtd_outl(SCALEUP_DM_UZU_de_distortion_reg, scaleup_dm_uzu_de_distortion.regValue);
}
void drvif_color_ultrazoom_chroma8H(short Lehel)
{
	scaleup_dm_uzu_chroma_8tap_RBUS reg_scaleup_dm_uzu_chroma_8tap_reg;
	if(Lehel<-512){Lehel=-512;}
	if(Lehel>511){Lehel=511;}
	reg_scaleup_dm_uzu_chroma_8tap_reg.regValue = rtd_inl(SCALEUP_DM_UZU_chroma_8tap_reg);
	reg_scaleup_dm_uzu_chroma_8tap_reg.h8_c_sel = Lehel;
	rtd_outl(SCALEUP_DM_UZU_chroma_8tap_reg, reg_scaleup_dm_uzu_chroma_8tap_reg.regValue);
}
void drvif_color_ultrazoom_chroma8V(short Level)
{
	scaleup_dm_uzu_chroma_8tap_RBUS reg_scaleup_dm_uzu_chroma_8tap_reg;
	if(Level<-512){Level=-512;}
	if(Level>511){Level=511;}
	reg_scaleup_dm_uzu_chroma_8tap_reg.regValue = rtd_inl(SCALEUP_DM_UZU_chroma_8tap_reg);
	reg_scaleup_dm_uzu_chroma_8tap_reg.v8_c_sel = Level;
	rtd_outl(SCALEUP_DM_UZU_chroma_8tap_reg, reg_scaleup_dm_uzu_chroma_8tap_reg.regValue);
}
void drvif_color_ultrazoom_chroma8VH(short Level,short Lehel)
{
	scaleup_dm_uzu_chroma_8tap_RBUS reg_scaleup_dm_uzu_chroma_8tap_reg;
	if(Level<-512){Level=-512;}
	if(Level>511){Level=511;}
	if(Lehel<-512){Lehel=-512;}
	if(Lehel>511){Lehel=511;}
	reg_scaleup_dm_uzu_chroma_8tap_reg.regValue = rtd_inl(SCALEUP_DM_UZU_chroma_8tap_reg);
	reg_scaleup_dm_uzu_chroma_8tap_reg.v8_c_sel = Level;
	reg_scaleup_dm_uzu_chroma_8tap_reg.h8_c_sel = Lehel;
	rtd_outl(SCALEUP_DM_UZU_chroma_8tap_reg, reg_scaleup_dm_uzu_chroma_8tap_reg.regValue);
}
void drvif_color_twostep_scaleup_mflti(DRV_TwoStepSU_Mflti *ptr)/*add for Merlin2 (jyyang_2016/06/15)*/
{
	two_step_uzu_mflti_ctrl_RBUS	two_step_uzu_mflti_ctrl_reg;
	two_step_uzu_mflti_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_MFLTI_Ctrl_reg);

	two_step_uzu_mflti_ctrl_reg.mflti_en = ptr->mflti_en;
	two_step_uzu_mflti_ctrl_reg.mflti_blend_en = ptr->blend_en;
	two_step_uzu_mflti_ctrl_reg.mflti_blend_gain = ptr->blend_gain; // 0~31
	two_step_uzu_mflti_ctrl_reg.mflti_blend_offset = ptr->blend_offset; // -32~31
	two_step_uzu_mflti_ctrl_reg.h_range = ptr->h_range; // Hrange = (0~3)+1
	two_step_uzu_mflti_ctrl_reg.mflti_422_c1 = 8;
	two_step_uzu_mflti_ctrl_reg.mflti_422_en = 0;

	IoReg_Write32(TWO_STEP_UZU_MFLTI_Ctrl_reg, two_step_uzu_mflti_ctrl_reg.regValue);
}
void drvif_color_twostep_scaleup_mflti422(int x)
{
	two_step_uzu_mflti_ctrl_RBUS	two_step_uzu_mflti_ctrl_reg;
	two_step_uzu_mflti_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_MFLTI_Ctrl_reg);
	// 0 : 444 for 120Hz
	two_step_uzu_mflti_ctrl_reg.mflti_422_en = x;
	// 1 : 422 for 2step uzu
	// 2step uzu 1dingYao 422
	IoReg_Write32(TWO_STEP_UZU_MFLTI_Ctrl_reg, two_step_uzu_mflti_ctrl_reg.regValue);
}

void drvif_color_twostep_scaleup_dering(DRV_TwoStepSU_Dering *ptr)/*add for Merlin2 (jyyang_2016/06/15)*/
{
	two_step_uzu_sr_12tap_dering_ctrl_RBUS	two_step_uzu_sr_12tap_dering_ctrl_reg;
	two_step_uzu_sr_12tap_dering_RBUS	two_step_uzu_sr_12tap_dering_reg;

	two_step_uzu_sr_12tap_dering_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_SR_12tap_dering_ctrl_reg);
	two_step_uzu_sr_12tap_dering_reg.regValue = IoReg_Read32(TWO_STEP_UZU_SR_12tap_dering_reg);

	if (Scaler_VPQ_check_PC_RGB444() != VIP_Disable_PC_RGB444) // PC mode force 4tap
		two_step_uzu_sr_12tap_dering_ctrl_reg.sr_hor_tap_sel = 0; // 0:4tap
	else
		two_step_uzu_sr_12tap_dering_ctrl_reg.sr_hor_tap_sel = ptr->hor_tap_sel; // 0:4tap, 1:12tap, 2:12tap_DeRing
	two_step_uzu_sr_12tap_dering_ctrl_reg.dering_edgelevel_gain = ptr->edgelevel_gain; // edgeLv = 0:255, 1~7:(3~9)*Eedge
	two_step_uzu_sr_12tap_dering_reg.h4h12_blend_lowbound = ptr->h4h12_lowbound; // 0~255
	two_step_uzu_sr_12tap_dering_reg.h4h12_blend_range = ptr->h4h12_range; // 0:128, 1:64, 2:32, 3:16
	two_step_uzu_sr_12tap_dering_reg.lpf_blend_lowbound = ptr->LPF_lowbound; // 0~255
	two_step_uzu_sr_12tap_dering_reg.lpf_blend_range = ptr->LPF_range; // 0:128, 1:64, 2:32, 3:16
	two_step_uzu_sr_12tap_dering_reg.level_flatness_coeff = ptr->flatness_coeff; // 0:1, 1:1.5, 2:2, 3:3, 4:4
	two_step_uzu_sr_12tap_dering_reg.level_maxmin_coeff = ptr->maxmin_coeff; // 0:1, 1:1.5, 2:2, 3:3, 4:4

	IoReg_Write32(TWO_STEP_UZU_SR_12tap_dering_ctrl_reg, two_step_uzu_sr_12tap_dering_ctrl_reg.regValue);
	IoReg_Write32(TWO_STEP_UZU_SR_12tap_dering_reg, two_step_uzu_sr_12tap_dering_reg.regValue);
}

void drvif_color_twostep_scaleup_set(unsigned char display, SIZE *ptInSize, SIZE *ptOutSize)/*add for Merlin2 (jyyang_2016/06/15)*/
{
	unsigned char tsuzu_en;
	/* uzu_en = 0:disable, 1:enable for UZU
	tsuzu_en  = 0:disable, 1:enable for TWO_STEP UZU
	tsuzu_mode = 0:[YUV domain] uzu1->uzu2->2d3d,  1:[RGB domain] uzu1->2d3d-> !K ->uzu2
	tsuzu_ratio = 0:2x, 1:1.5x*/

	ppoverlay_uzudtg_control1_RBUS ppoverlay_uzudtg_control1_reg;
	ppoverlay_uzudtg_dvs_cnt_RBUS ppoverlay_uzudtg_dvs_cnt_REG;
	/*scaleup_dm_uzu_ctrl_RBUS dm_uzu_ctrl_REG;*/	/* control by flow, don't control uzu enable*/
//	ppoverlay_double_buffer_ctrl2_RBUS ppoverlay_double_buffer_ctrl2_reg;
//	ppoverlay_memcdtg_control3_RBUS ppoverlay_memcdtg_control3_reg;
//	ppoverlay_memc_mux_ctrl_RBUS ppoverlay_memc_mux_ctrl_reg;

	unsigned char smooth_toggle_en_flag=0;
	unsigned short I_Height = 0;
	unsigned short I_Width = 0;

	ppoverlay_uzudtg_dvs_cnt_REG.regValue = IoReg_Read32(PPOVERLAY_uzudtg_DVS_cnt_reg);
	/*frame_rate = 27000000/cnt; // check with Ben_Wang
	120Hz: cnt=27000000/120=225000
	118Hz: cnt=27000000/118=228813
	=== Reduce 50% the 1st Scaleup Size ===*/

	/* 2 step db is not in imf smooth topggle, only turn on 2 step in CVBS, YPP-SD, HDMI-SD, DTV-SD, avoid smooth toggle transient noise, elieli */

#ifndef BUILD_QUICK_SHOW
    smooth_toggle_en_flag= Get_vo_smoothtoggle_timingchange_flag(display);	/* cp and usb, flag = 1 */
#endif
    I_Height = Scaler_DispGetInputInfo(SLR_INPUT_IPV_ACT_LEN);
	I_Width = Scaler_DispGetInputInfo(SLR_INPUT_IPH_ACT_WID);

	/*if(ptInSize->nWidth <=960 && ptInSize->nLength<=576 && ptOutSize->nWidth>1920 && ptOutSize->nLength>1152)*/ // jyyang:width<960&&ratio>2
	/* 1. SD only, 2. cp and usb cann't use 2 step, CVBS double sampling = 1440 * 288, 576p = 720 * 576 */
	//if(I_Width <=960 && I_Height<=576 && ptOutSize->nWidth>1920 && ptOutSize->nLength>1152 && smooth_toggle_en_flag == 0)
	if (0) // disable 2-step for sd timing
	{	/*do twostep scaleup*/
		tsuzu_en = 1;
		//tsuzu_mode = 0; // YUV domain
		//tsuzu_ratio = 0; // 2x
		drvif_color_Set_Two_Step_UZU_Mode(Two_Step_UZU_Enable);
	}
	else
	{
		tsuzu_en = 0;
		//tsuzu_mode = 0; // YUV domain
		//tsuzu_ratio = 0; // 2x
		drvif_color_Set_Two_Step_UZU_Mode(Two_Step_UZU_Disable);
	}

	rtd_pr_vpq_emerg("2-step(%d) in scaler flow, InSize, Wid=%d, Len=%d, OutSize, Wid=%d, Leng=%d, smooth_toggle_en_flag=%d,I_Height=%d,I_Width=%d\n",
		tsuzu_en,ptInSize->nWidth, ptInSize->nLength, ptOutSize->nWidth, ptOutSize->nLength, smooth_toggle_en_flag,I_Height,I_Width);

	/*dm_uzu_ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);*/
	IoReg_SetBits(PPOVERLAY_Double_Buffer_CTRL2_reg, PPOVERLAY_Double_Buffer_CTRL2_uzudtgreg_dbuf_read_sel_mask); //ensure DB read sel correct
	ppoverlay_uzudtg_control1_reg.regValue = IoReg_Read32(PPOVERLAY_uzudtg_control1_reg);

	/* 2 step uzu enable*//* 120 Hz input setting*/
	ppoverlay_uzudtg_control1_reg.two_step_uzu_en = tsuzu_en; // uzu2 = 0:disable, 1:enable

	/* UZU enable*/
	/*dm_uzu_ctrl_REG.h_zoom_en = uzu_en;
	dm_uzu_ctrl_REG.v_zoom_en = uzu_en;*/

	/*IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_ctrl_REG.regValue);*/
	IoReg_Write32(PPOVERLAY_uzudtg_control1_reg, ppoverlay_uzudtg_control1_reg.regValue);
}

/*void UltraZoom_SetScaleUp(unsigned char display)*/
extern unsigned char force_enable_two_step_uzu(void);

static bool flag_delay_set_nnsr_mode = false;
static void delay_set_nnsr(void)
{
	SIZE inSize, outSize, Sub_iSize;
	unsigned char panorama;

	_RPC_system_setting_info *vip_rpc_sys_info=NULL;

	SCALER_DISP_CHANNEL display = (SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY);

	vip_rpc_sys_info = (_RPC_system_setting_info*)Scaler_GetShareMemVirAddr(SCALERIOC_VIP_RPC_system_info_structure);
	if (vip_rpc_sys_info == NULL) {
		rtd_pr_vpq_emerg("~table NULL, [%s:%d], Return\n~", __FILE__, __LINE__);
		return;
	}

	inSize.nLength   = Scaler_ChangeUINT16Endian(vip_rpc_sys_info->ScalingUp_Ctrl.input_h);
	inSize.nWidth    = Scaler_ChangeUINT16Endian(vip_rpc_sys_info->ScalingUp_Ctrl.input_w);
	outSize.nLength  = Scaler_ChangeUINT16Endian(vip_rpc_sys_info->ScalingUp_Ctrl.output_h);
	outSize.nWidth   = Scaler_ChangeUINT16Endian(vip_rpc_sys_info->ScalingUp_Ctrl.output_w);
	// in this case, sub = main, sub is not ready @ this position
    Sub_iSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRH_ACT_WID);;
    Sub_iSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRV_ACT_LEN);
	panorama         = vip_rpc_sys_info->ScalingUp_Ctrl.panoramaFlag;

	if (display == SLR_MAIN_DISPLAY)
	//#if (VIP_NNSR_4K_PREDOWN_FLOW)
		Scaler_Decide_NNSR_scaling_up(SLR_MAIN_DISPLAY, &inSize, &outSize, &Sub_iSize, Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000), 2, 1);
	//#else
		//Scaler_Decide_NNSR_scaling_up(SLR_MAIN_DISPLAY, ptInSize, ptOutSize, Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000));
	if(gSrnnTopInfo.ModeAISR >=2 && gSrnnTopInfo.ModeAISR <=5 && gSrnnTopInfo.ModeScale !=255)	// only set NNSR on case in delay set
		drvif_color_ultrazoom_setscaleup(display, &inSize, &outSize, panorama);	/* Display scaling up control, linear or non-linear either*/
}

void clear_delay_set_nnsr_flag(void)
{
	flag_delay_set_nnsr_mode = false;
}

bool is_need_delay_set_nnsr(void/*SIZE *ptInSize, SIZE *ptOutSize*/)
{
	bool ret_val = false;
	unsigned char nnsr_mode = 0;

	//drvif_color_ultrazoom_sel_nnsr_mode(ptInSize, ptOutSize, 1);
	nnsr_mode = gSrnnTopInfo.ModeAISR;

	if (/*(flag_delay_set_nnsr_mode == false) &&*/ (nnsr_mode != 0)
			&& ((Scaler_Get_FreeRun_To_FrameSync_By_Reset_VODMA() == true)
			&& (Scaler_Get_FreeRun_To_FrameSync_By_HW_SpeedUp_ByMcode_HW_CTRL4() == false)
			&& (Scaler_Get_FreeRun_To_FrameSync_By_I2D_CTRL() == false)
			&& (Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY,SLR_INPUT_STATE) == _MODE_STATE_SEARCH))) {
		flag_delay_set_nnsr_mode = true;
		ret_val = true;
	}

	return ret_val;
}

void check_delay_set_nnsr(void)
{
	if (flag_delay_set_nnsr_mode) {
		rtd_pr_vpq_info("[voreset][%s:%d]\n", __func__, __LINE__);
		delay_set_nnsr();
		flag_delay_set_nnsr_mode = false;
	}
}

/**
 * @brief
 * k24 support 2k120 in w/ srnn on, set enable condition here
 */
bool is_need_hx2_nnsr(void)
{
	bool ret_val = false;

	// Set False as default, need refine after bring up.
	/*if( ( gSrnnTopInfo.ClkEn == 1 )
		&& ( ( gSrnnTopInfo.SrnnIn_Width == 1920 ) && ( gSrnnTopInfo.SrnnIn_Height == 1080 ) )
		&& ( ( ( gSrnnTopInfo.SrnnIn_Width * 2 ) <= gSrnnTopInfo.SrnnOut_Width ) && ( ( gSrnnTopInfo.SrnnIn_Height * 2 ) <= gSrnnTopInfo.SrnnOut_Height ) )
		&& ( Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000) > V_FREQ_60000 ) )
		ret_val = true;
	*/
	return ret_val;
}

/**
 * @brief
 * check HSR status for nnsr
 * ret_val = 1 =>  4k2k120 dtg (from sfg)
 * ret_val = 2 =>  4k1k120 dtg (from dtg)
 */
unsigned char is_need_HSR_nnsr(void)
{
	unsigned char ret_val = VIP_SRNN_HSR_OFF;

	if (panel_dlg_get_cur_dlg_mode() != PANEL_DLG_DEFAULT){
		if (Get_DISPLAY_HSR_DOWN_SAMPLE() == 1){
			// 4k2k120 dtg (from sfg)
			ret_val = VIP_SRNN_HSR_SFG;
		}
		else{
			// 4k1k120 dtg (from dtg)
			ret_val = VIP_SRNN_HSR_DTG;
		}
	}

	return ret_val;
}


char Scaler_Decide_NNSR_timing_check_null_check(SIZE *Main_iSize, SIZE *Main_oSize, _RPC_system_setting_info *RPC_sysInfo)
{
	if (Main_iSize == NULL || Main_oSize == NULL || RPC_sysInfo == NULL) {
		rtd_pr_vpq_info("Scaler_Decide_NNSR_timing_check NULL\n");
		return -1;
	}
	return 0;
}

char Scaler_Decide_NNSR_timing_check_condition_check(unsigned int pixel_clk, unsigned short vact,
	 unsigned short htotal, unsigned short vact_input, unsigned short hact_input)
{
	if ((vact_input == 0) || (pixel_clk == 0) || (htotal <= 1) || (hact_input == 0) || (vact == 0)) {
		rtd_pr_vpq_info("Scaler_Decide_NNSR_timing_check input para error\n");
		return -1;
	}
	return 0;
}


unsigned int Scaler_Decide_NNSR_timing_pass_condition(unsigned int h_val, unsigned int v_val1, unsigned int v_val3,
	unsigned short vtotal, unsigned short vblank, unsigned int SrnnClk)
{
	if ((h_val < SrnnClk) && (v_val1 < vblank) /*&& (v_val2 < vblank)*/ && (v_val3 < vtotal)) {
		return 1;
	}
	return 0;
}


unsigned char Scaler_Decide_NNSR_timing_check(unsigned char display, SIZE *Main_iSize, SIZE *Main_oSize, unsigned int iFrameRate_10x)
{
	unsigned char support_mode = 0xFF;
#ifndef UT_flag	
	extern const unsigned short gSrnnPLL;
	unsigned int pixel_clk, h_val, ai_sr_delay, v_val1, v_val2, v_val3;
	unsigned short vact, hact, vsta=0, hsta=0, vtotal=0, htotal=0, s1_freq, vblank, vact_input, hact_input, hend=0, vend=0;
	unsigned int i=0;
	unsigned short tbMode=0, tbv=0, tbh=0;
	unsigned int linerate_ratio = 10000;
	unsigned int SrnnClk = gSrnnPLL;
	_RPC_system_setting_info *RPC_sysInfo;

	static unsigned short h_const_10x[6] = {360, 360, 360, 180, 90, 45};	// h_const[6] = {36, 36, 36, 18, 9, 4.5} * 10 = h_const_10x
	static unsigned short v_const_10x[6] = {360, 360, 360, 180, 90, 45};	// v_const[6] = {36, 36, 36, 18, 9, 4.5} * 10 = v_const_10x
	static unsigned short h_const2[6] = {250, 250, 250, 250, 109, 40};
	static unsigned short v_const2[6] = {250, 250, 250, 250, 105, 40};
	static unsigned short v_const3[6] = {11, 11, 11, 7, 7, 7};

	RPC_sysInfo = (_RPC_system_setting_info *)Scaler_GetShareMemVirAddr(SCALERIOC_VIP_RPC_system_info_structure);

	if (Scaler_Decide_NNSR_timing_check_null_check(Main_iSize, Main_oSize, RPC_sysInfo) != 0) {
		rtd_pr_vpq_info("Scaler_Decide_NNSR_timing_check NULL\n");
		return 0;
	}

	drvif_Get_UZUDTG_Info_HV(&hsta, &hend, &htotal, &vsta, &vend, &vtotal);
	drvif_Get_UZUDTG_Info_TimeBorrow(&tbMode, &tbh, &tbv);

	vact_input = Main_iSize->nLength;
	hact_input = Main_iSize->nWidth;
	vact = Main_oSize->nLength;
	hact = Main_oSize->nWidth;
	s1_freq = iFrameRate_10x/10;
	pixel_clk = (htotal * vtotal * s1_freq)/1000000;
	vblank = vtotal - vact;

	rtd_pr_vpq_info("srnn_cal,pixel_clk=%d,hv_act=%d,%d,hv_sta=%d,%d,hv_total=%d,%d,hv_act_in=%d,%d,s1_freq=%d,vblank=%d,\n",
		pixel_clk, hact, vact, hsta, vsta, htotal, vtotal, hact_input, vact_input, s1_freq, vblank);

	if (Scaler_Decide_NNSR_timing_check_condition_check(pixel_clk, vact, htotal, vact_input, hact_input) != 0) {
		rtd_pr_vpq_info("Scaler_Decide_NNSR_timing_check input para error\n");
		return 0;
	}

	linerate_ratio = scaler_disp_get_stage1_linerate_ratio();		// 10000 = 1.0 ,  5000 = 0.5
#if 0
	if (linerate_ratio > 10000 || gSrnnTopInfo.ModeScale >= SRNN_SCALE_MODE_4_3x || gSrnnTopInfo.HSRType == VIP_SRNN_HSR_DTG){
		linerate_ratio = 10000;
		rtd_pr_vpq_emerg("[%s] scaler_disp_get_stage1_linerate_ratio = %d > 10000\n", __FUNCTION__, linerate_ratio);
	}
	SrnnClk = (SrnnClk * linerate_ratio)/10000; 	
#endif
		
	support_mode = 0xFF;

	for (i=2;i<=5;i++) {
		// get clk by aisrmode only vaild when hsr flow
		SrnnClk = (gSrnnPLL * drvif_srnn_get_current_clk_fractA(i, gSrnnTopInfo.ModeScale, gSrnnTopInfo.FrameRate))/64; 	

		h_val = (((hact_input * h_const_10x[i] / 10) + h_const2[i]) * pixel_clk) / (htotal * vact / vact_input);
		if (h_val == 0) {
			rtd_pr_vpq_info("Scaler_Decide_NNSR_timing_check input para error h_val = 0\n");
			ai_sr_delay = v_val1 = v_val2 = v_val3 = 0xFFFFFFFF;

		} else {

			ai_sr_delay = (((hact_input * v_const_10x[i] / 10) + v_const2[i]) * v_const3[i] * pixel_clk) / (htotal * SrnnClk);
			v_val1 = ai_sr_delay + 5 + 4 + 2;	// M-pre read + sharpness delay + srnn load table delay = 5 + 4 + 2
			v_val2 = v_const3[i] * hact / hact_input;
			v_val3 = ai_sr_delay + vsta + vact - tbv;
		}

		if (Scaler_Decide_NNSR_timing_pass_condition(h_val, v_val1, v_val3, vtotal, vblank, SrnnClk) == 1) {
			if (i<support_mode)
				support_mode = i;
		}

		rtd_pr_vpq_info("srnn_cal,mode=%d,support_mode=%d,h_val=%d,v_val1=%d,v_val2=%d,v_val3=%d,ai_sr_delay=%d,v_blank=%d,tbMode=%d,tbv=%d,tbh=%d,lineRate=%d,\n",
			i, support_mode, h_val, v_val1, v_val2, v_val3, ai_sr_delay, vblank, tbMode, tbv, tbh, linerate_ratio);

	}

	SrnnClk = (gSrnnPLL * drvif_srnn_get_current_clk_fractA(gSrnnTopInfo.ModeAISR, gSrnnTopInfo.ModeScale, gSrnnTopInfo.FrameRate))/64;
	//record info for tool
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.pixel_clk = Scaler_ChangeUINT32Endian(pixel_clk);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.vact = Scaler_ChangeUINT32Endian(vact);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.hact = Scaler_ChangeUINT32Endian(hact);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.vsta = Scaler_ChangeUINT32Endian(vsta);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.hsta = Scaler_ChangeUINT32Endian(hsta);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.vtotal = Scaler_ChangeUINT32Endian(vtotal);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.htotal = Scaler_ChangeUINT32Endian(htotal);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.s1_freq = Scaler_ChangeUINT32Endian(s1_freq);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.vblank = Scaler_ChangeUINT32Endian(vblank);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.vact_input = Scaler_ChangeUINT32Endian(vact_input);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.hact_input = Scaler_ChangeUINT32Endian(hact_input);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.hend = Scaler_ChangeUINT32Endian(hend);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.vend = Scaler_ChangeUINT32Endian(vend);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.tbMode = Scaler_ChangeUINT32Endian(tbMode);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.tbv = Scaler_ChangeUINT32Endian(tbv);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.tbh = Scaler_ChangeUINT32Endian(tbh); 
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.linerate_ratio = Scaler_ChangeUINT32Endian(linerate_ratio);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.SrnnClk = Scaler_ChangeUINT32Endian(SrnnClk);
	RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.mode_support = Scaler_ChangeUINT32Endian(support_mode);
	
#endif
	return support_mode;

}


/**
 * @brief
 * check tail constraint for 1.33x/1.5x
 * 1.33x : 4*clk_ratio/mode_cycle > 3
 * 1.5x  : 3*clk_ratio/mode_cycle > 2
 */
unsigned char Scaler_Decide_NNSR_tailscale_constraint_pass(unsigned char aisrmode, unsigned char scalemode, unsigned int framerate)
{
	unsigned char tailscale_support = 1;
#ifndef UT_flag 
	extern const unsigned short gSrnnPLL;
	extern const unsigned char gCyclePerClkx2[4];
	unsigned short output_htotal = 0, output_vtotal = 0;
	unsigned int dpll_clk = 0;			//MHz
	unsigned int SrnnClk = gSrnnPLL;	//MHz
	unsigned int Result = 0;
	ppoverlay_uzudtg_dh_total_RBUS ppoverlay_uzudtg_dh_total_reg;
	ppoverlay_uzudtg_dv_total_RBUS uzudtg_dv_total_reg;

	if (aisrmode < 2){
		return tailscale_support;
	}
	ppoverlay_uzudtg_dh_total_reg.regValue = IoReg_Read32(PPOVERLAY_uzudtg_DH_TOTAL_reg);
	uzudtg_dv_total_reg.regValue = IoReg_Read32(PPOVERLAY_uzudtg_DV_TOTAL_reg);

	output_htotal = ppoverlay_uzudtg_dh_total_reg.uzudtg_dh_total; 
	output_vtotal = uzudtg_dv_total_reg.uzudtg_dv_total;
	dpll_clk = (((output_htotal * framerate / 1000) * output_vtotal)>>1) / 1000000;	// 2p
	
	if (scalemode == SRNN_SCALE_MODE_4_3x){
		Result = (4*SrnnClk*2)/((dpll_clk*gCyclePerClkx2[aisrmode-2])>>1);	// 2x result
		// Rounding
		Result = (Result & 1)?((Result>>1)+1):(Result>>1);
		if (Result <= 3){
			// not pass
			tailscale_support = 0;
			rtd_pr_vpq_info("NNSR_TailCheck, notpass, Result=%d\n", Result);
		}
	}
	else if (scalemode == SRNN_SCALE_MODE_3_2x){
		Result = (3*SrnnClk*2)/((dpll_clk*gCyclePerClkx2[aisrmode-2])>>1);	// 2x result
		// Rounding
		Result = (Result & 1)?((Result>>1)+1):(Result>>1);
		if (Result <= 2){
			// not pass
			tailscale_support = 0;
			rtd_pr_vpq_info("NNSR_TailCheck, notpass, Result=%d\n", Result);
		}

	}
	
	rtd_pr_vpq_info("NNSR_TailCheck, aisrmode=%d, scalemode=%d, framerate=%d, htotal=%d, vtotal=%d, dpll_clk=%d\n", 
		aisrmode, scalemode, framerate, output_htotal, output_vtotal, dpll_clk);

#endif
	return tailscale_support;
}


#if VIP_NNSR_4K_PREDOWN_FLOW		// 4k pre-down flow
/**
 * @brief
 * for scaler inform if NNSR need activate pre-down flow
 */
void Scaler_NNSR_Set_SubPathEn(unsigned char En){
	gSrnnTopInfo.SubPathEn = En;
}

/**
 * @brief
 * Update srnn info according to in/out size, decide if activate pre-down flow
 * @param Main_iSize
 * Main path input size
 * @param Main_oSize
 * Main path output size
 * @param Sub_iSize
 * Sub path input size
 * @param iFrameRate
 * Input frame rate
 * @param isSubIdle
 * 0 => Sub path is used or met other constraint, will not activate pre-down flow
 * 1 => Sub path is ready, can activate pre-down flow
 * decide by scaler/ap team
 * @return SIZE uzd output size
 * uzd output size = 0, do not activate pre-down flow
 * uzd output size != 0, activate pre-down flow
 */
#ifdef BUILD_QUICK_SHOW 
extern bool is_QS_eco_mode(void);
#endif
SIZE Scaler_Decide_NNSR_scaling_up(unsigned char display, SIZE *Main_iSize, SIZE *Main_oSize, SIZE *Sub_iSize, unsigned int iFrameRate, unsigned char isSubIdle, unsigned char isVSC_DelaySet)
{
	_RPC_system_setting_info *RPC_sysInfo;
	unsigned char mode_support = 0;
	unsigned char tailscale_support = 1;
	SIZE Sub_Osize = {0};
	bool flag_delay_set_nnsr = 0;
	unsigned char PC_mode_check = 0xFF;
	unsigned char dataFs = 0xFF;
	unsigned char ModeAISR_temp = 0;
	
	RPC_sysInfo = (_RPC_system_setting_info *)Scaler_GetShareMemVirAddr(SCALERIOC_VIP_RPC_system_info_structure);
	if (Main_iSize == NULL || Main_oSize == NULL || Sub_iSize == NULL) {
		rtd_pr_vpq_emerg( "Scaler_Decide_NNSR_scaling_up, null, \n");
		return Sub_Osize;		
	}
	if (RPC_sysInfo == NULL) {
		rtd_pr_vpq_emerg("Scaler_Decide_NNSR_scaling_up, RPC_sysInfo = null, \n");
		return Sub_Osize;		
	}
	
	if (display == SLR_MAIN_DISPLAY) {
		dataFs = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_FRAMESYNC);
		//gSrnnTopInfo.isSubIdle_forNNSR = isSubIdle;
		Sub_Osize.nLength = 0;
		Sub_Osize.nWidth = 0;

		if (isSubIdle == VIP_SRNN_Decide_Mode_Clear_Flag)
			gSrnnTopInfo.isSubIdle_forNNSR = 0;
		else if (isSubIdle == VIP_SRNN_Decide_Mode_SubUZD_Get)
			gSrnnTopInfo.isSubIdle_forNNSR = 1;

		// for PcMode
		PC_mode_check = Scaler_VPQ_check_PC_RGB444();
		if ((PC_mode_check == VIP_HDMI_PC_RGB444) || (PC_mode_check == VIP_DP_PC_RGB444)) {
			Scaler_color_Set_PQ_ByPass_Lv(5);
		} else if ((PC_mode_check == VIP_HDMI_PC_YUV444) || (PC_mode_check == VIP_DP_PC_YUV444)) {
			Scaler_color_Set_PQ_ByPass_Lv(4);
		}
#ifdef BUILD_QUICK_SHOW 	// set bypass after un-mute for AP flow, set bypass in mute for QS flow
		// for eco mode
		if (is_QS_eco_mode() == 1)
		{
			Scaler_color_Set_PQ_ByPass_Lv(3);
			printf2("Scaler_Decide_NNSR_scaling_up,ECO\n");
		}
#endif	
		if ((Main_iSize->nWidth <=1920) && (Main_iSize->nLength <=1080) && (drv_memory_get_game_mode_flag()!=TRUE) &&
			((Main_iSize->nWidth*2)<=(Main_oSize->nWidth)) && ((Main_iSize->nLength*2)<=(Main_oSize->nLength)) && 
			((fwif_color_Get_PQ_SR_MODE()==SR_MODE_NNSR) || (fwif_color_Get_PQ_SR_MODE()==SR_MODE_NNSR_V2)) && 
			(RPC_sysInfo->ScalingUp_Ctrl.NNSR_byPass_flag == 0) &&
			(!(((is_scaler_input_2p_mode(SLR_MAIN_DISPLAY))||(force_enable_two_step_uzu()&&Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000)>121000))&&(Get_DISPLAY_REFRESH_RATE()>=120))))
		{
			rtd_pr_vpq_info("[%s] Case 1: normal NNSR scale up \n", __FUNCTION__);
			gSrnnTopInfo.SubPathEn = 0;
			// input size <= 2k
			drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 1);
			ModeAISR_temp = gSrnnTopInfo.ModeAISR;
			mode_support = Scaler_Decide_NNSR_timing_check(display, Main_iSize, Main_oSize, iFrameRate/100);

			if (gSrnnTopInfo.ModeAISR < mode_support) {
				rtd_pr_vpq_info("Scaler_Decide_NNSR_scaling_up, timing can't support nnsr ai sr mode =%d, support mode=%d,\n",
					gSrnnTopInfo.ModeAISR, mode_support);
				gSrnnTopInfo.SubPathEn = 0;		// not pre-down flow
				drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
				//return Sub_Osize;
			} else if (isVSC_DelaySet == 0) {
				flag_delay_set_nnsr = is_need_delay_set_nnsr();
				if (flag_delay_set_nnsr){
					gSrnnTopInfo.SubPathEn = 0;
					drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
					//return Sub_Osize;
				}
			}
			
		}
		else if ((gSrnnTopInfo.isSubIdle_forNNSR == 1) && (Main_iSize->nWidth > 1920) && (Main_iSize->nLength > 1080) && (iFrameRate <= 61000) &&
			(Main_iSize->nWidth <= 3840) && (Main_iSize->nLength <= 2160) && (Main_oSize->nWidth <= 3840) && (Main_oSize->nLength <= 2160)&&
			(drv_memory_get_game_mode_flag()!=TRUE) && (Sub_iSize->nWidth == Main_iSize->nWidth) && (Sub_iSize->nLength == Main_iSize->nLength) &&
			(fwif_color_Get_PQ_SR_MODE()==SR_MODE_NNSR_V2) && (RPC_sysInfo->ScalingUp_Ctrl.NNSR_byPass_flag == 0) && (dataFs == 0) &&
			(!(((is_scaler_input_2p_mode(SLR_MAIN_DISPLAY))||force_enable_two_step_uzu()||get_hdmi_vrr_4k60_mode())&&(Get_DISPLAY_REFRESH_RATE()>=120))))
		{
			if (isSubIdle <= VIP_SRNN_Decide_Mode_SubUZD_Get)
			{
				rtd_pr_vpq_info("[%s] Case 2: NNSR pre-down checking\n", __FUNCTION__);
				Sub_Osize.nLength = Sub_iSize->nLength >> 1;
				Sub_Osize.nWidth= Sub_iSize->nWidth >> 1;				
			}
			else
			{			
				rtd_pr_vpq_info("[%s] Case 2: NNSR pre-down flow\n", __FUNCTION__);
				gSrnnTopInfo.SubPathEn = 1;
				
				// need sub uzd scale down for NNSR x2
				Sub_Osize.nLength = Sub_iSize->nLength >> 1;
				Sub_Osize.nWidth= Sub_iSize->nWidth >> 1;

				// Sub_Osize = uzd x2(Main_iSize)
				// Sub_iSize = Main_iSize
				drvif_color_ultrazoom_sel_nnsr_mode(&Sub_Osize, Sub_iSize, iFrameRate, 1);
				ModeAISR_temp = gSrnnTopInfo.ModeAISR;
				mode_support = Scaler_Decide_NNSR_timing_check(display, &Sub_Osize, Sub_iSize, iFrameRate/100);
				if (gSrnnTopInfo.ModeAISR < mode_support) {
					rtd_pr_vpq_info("Scaler_Decide_NNSR_scaling_up, timing can't support nnsr ai sr mode =%d, support mode=%d,\n",
						gSrnnTopInfo.ModeAISR, mode_support);
					gSrnnTopInfo.SubPathEn = 0;
					drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
					//Sub_Osize.nLength = 0;	// still need to return correct size, get corret timing and line rate in set uzu
					//Sub_Osize.nWidth = 0;	// still need to return correct size, get corret timing and line rate in set uzu
					//return Sub_Osize;
				} else if (isVSC_DelaySet == 0) {
					flag_delay_set_nnsr = is_need_delay_set_nnsr();
					if (flag_delay_set_nnsr){
						gSrnnTopInfo.SubPathEn = 0;
						drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
						//Sub_Osize.nLength = 0;	// still need to return correct size for "drvif_sub_uzd_for_srnn"
						//Sub_Osize.nWidth = 0;	// still need to return correct size for "drvif_sub_uzd_for_srnn"
						//return Sub_Osize;
					}
				}
			}
		}
		else if ((Main_iSize->nWidth <=1920) && (Main_iSize->nLength <=1080) && (drv_memory_get_game_mode_flag()!=TRUE) && (iFrameRate <= 61000) &&
			((Main_iSize->nWidth*2)<=(Main_oSize->nWidth)) && ((Main_iSize->nLength)<=(Main_oSize->nLength)) && // allow 4k1k out
			((fwif_color_Get_PQ_SR_MODE()==SR_MODE_NNSR) || (fwif_color_Get_PQ_SR_MODE()==SR_MODE_NNSR_V2)) && 
			(RPC_sysInfo->ScalingUp_Ctrl.NNSR_byPass_flag == 0) &&
			(is_need_HSR_nnsr() == VIP_SRNN_HSR_DTG) && // HSR from DTG
			(!(((is_scaler_input_2p_mode(SLR_MAIN_DISPLAY))||force_enable_two_step_uzu()||get_hdmi_vrr_4k60_mode())&&(Get_DISPLAY_REFRESH_RATE()>=120))))
		{
			rtd_pr_vpq_info("[%s] Case 3: HSR DTG NNSR scale up \n", __FUNCTION__);
			gSrnnTopInfo.SubPathEn = 0;
			// input size <= 2k
			drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 1);
		
			mode_support = Scaler_Decide_NNSR_timing_check(display, Main_iSize, Main_oSize, iFrameRate/100);
			tailscale_support = Scaler_Decide_NNSR_tailscale_constraint_pass(gSrnnTopInfo.ModeAISR, gSrnnTopInfo.ModeScale, gSrnnTopInfo.FrameRate);
				
			if (gSrnnTopInfo.ModeAISR < mode_support) {
				rtd_pr_vpq_info("Scaler_Decide_NNSR_scaling_up, timing can't support nnsr ai sr mode =%d, support mode=%d,\n",
					gSrnnTopInfo.ModeAISR, mode_support);
				gSrnnTopInfo.SubPathEn = 0; 	
				drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
				//return Sub_Osize;
			} else if (tailscale_support == 0) {
				rtd_pr_vpq_info("Scaler_Decide_NNSR_scaling_up, timing can't support scale mode =%d\n",
					gSrnnTopInfo.ModeScale);
				gSrnnTopInfo.SubPathEn = 0; 	
				drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);

			}
			else if (isVSC_DelaySet == 0) {
				flag_delay_set_nnsr = is_need_delay_set_nnsr();
				if (flag_delay_set_nnsr){
					gSrnnTopInfo.SubPathEn = 0;
					drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
					//return Sub_Osize;
				}
			}
			
		}
		else{
			rtd_pr_vpq_info("[%s] Case 4: Bypass NNSR \n", __FUNCTION__);
			// info record for tool
			if ((Main_iSize->nWidth > 1920) && (Main_iSize->nLength > 1080))
				Scaler_Decide_NNSR_timing_check(display, &Sub_Osize, Sub_iSize, iFrameRate/100);	
			else
				Scaler_Decide_NNSR_timing_check(display, Main_iSize, Main_oSize, iFrameRate/100);
			
			gSrnnTopInfo.SubPathEn = 0;		
			drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
		}

		// record info for tool
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.PC_mode_check = Scaler_ChangeUINT32Endian(PC_mode_check);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.Main_iSize_nWidth = Scaler_ChangeUINT32Endian(Main_iSize->nWidth);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.Main_iSize_nLength = Scaler_ChangeUINT32Endian(Main_iSize->nLength);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.Main_oSize_nWidth = Scaler_ChangeUINT32Endian(Main_oSize->nWidth);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.Main_oSize_nLength = Scaler_ChangeUINT32Endian(Main_oSize->nLength);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.Sub_iSize_nWidth = Scaler_ChangeUINT32Endian(Sub_iSize->nWidth);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.Sub_iSize_nLength = Scaler_ChangeUINT32Endian(Sub_iSize->nLength);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.iFrameRate = Scaler_ChangeUINT32Endian(iFrameRate);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.isSubIdle_forNNSR = Scaler_ChangeUINT32Endian(gSrnnTopInfo.isSubIdle_forNNSR);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.drv_memory_get_game_mode_flag = Scaler_ChangeUINT32Endian(drv_memory_get_game_mode_flag());
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.fwif_color_Get_PQ_SR_MODE = Scaler_ChangeUINT32Endian(fwif_color_Get_PQ_SR_MODE());
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.NNSR_byPass_flag = Scaler_ChangeUINT32Endian(RPC_sysInfo->ScalingUp_Ctrl.NNSR_byPass_flag);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.dataFs = Scaler_ChangeUINT32Endian(dataFs);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.is_scaler_input_2p_mode = Scaler_ChangeUINT32Endian(is_scaler_input_2p_mode(SLR_MAIN_DISPLAY));
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.force_enable_two_step_uzu = Scaler_ChangeUINT32Endian(force_enable_two_step_uzu());
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.get_hdmi_vrr_4k60_mode = Scaler_ChangeUINT32Endian(get_hdmi_vrr_4k60_mode());
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.Get_DISPLAY_REFRESH_RATE = Scaler_ChangeUINT32Endian(Get_DISPLAY_REFRESH_RATE());
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.AI_SR_MODE = Scaler_ChangeUINT32Endian(ModeAISR_temp /*gSrnnTopInfo.ModeAISR*/);
		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO.ScalerGetMainINFO_SLR_INPUT_V_FREQ_1000 = Scaler_ChangeUINT32Endian(Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000));

		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.NNSR_SCALER_INFO._90k_clk = Scaler_ChangeUINT32Endian(drvif_Get_90k_Lo_clk());

		RPC_sysInfo->ScalingUp_Ctrl.Decide_NNSR_scaling_up_INFO.final_apply_flag = Scaler_ChangeUINT32Endian(1);	// Scaler = 1
					
	}

	rtd_pr_vpq_info("Decide_NNSR,display=%d,iSize[h:v]=%d,%d,oSize[h:v]=%d,%d,sub_iSize[h:v]=%d,%d,sub_oSize[h:v]=%d,%d,pqBypass=%d,iVfreq1000=%d,\n",
		display, Main_iSize->nWidth, Main_iSize->nLength, Main_oSize->nWidth, Main_oSize->nLength, Sub_iSize->nWidth, 
		Sub_iSize->nLength, Sub_Osize.nLength, Sub_Osize.nWidth, RPC_sysInfo->ScalingUp_Ctrl.NNSR_byPass_flag, Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000));

	rtd_pr_vpq_info("Decide_NNSR,SubIdle=%d,delay_set=%d,VSC_DelaySet=%d,2p_mode=%d,force2Step=%d,vrr60=%d,panelFR=%d,2UZU_merge=%d,\n",
		isSubIdle, flag_delay_set_nnsr, isVSC_DelaySet, is_scaler_input_2p_mode(SLR_MAIN_DISPLAY), force_enable_two_step_uzu(), 
		get_hdmi_vrr_4k60_mode(), Get_DISPLAY_REFRESH_RATE(), decide_2step_uzu_merge_sub());

	rtd_pr_vpq_info("Decide_NNSR,PQ_SR_mode=%d,ai_sr_mode=%d,scale=%d,subEn=%d,isSubforNNSR=%d,pcMode=%d,dataFs=%d,gameMode=%d,iFramerate=%d,\n",
			fwif_color_Get_PQ_SR_MODE(), gSrnnTopInfo.ModeAISR, gSrnnTopInfo.ModeScale, gSrnnTopInfo.SubPathEn,
			gSrnnTopInfo.isSubIdle_forNNSR, PC_mode_check, dataFs, drv_memory_get_game_mode_flag(), iFrameRate);

	return Sub_Osize;
}

#else	// no 4k pre-down flow case
/**
 * @brief
 * Update srnn info according to in/out size, decide if activate pre-down flow
 * @param Main_iSize
 * Main path input size
 * @param Main_oSize
 * Main path output size
 * @param iFrameRate
 * Input frame rate
 */
void Scaler_Decide_NNSR_scaling_up(unsigned char display, SIZE *Main_iSize, SIZE *Main_oSize, unsigned int iFrameRate)
{
	_RPC_system_setting_info *RPC_sysInfo;
	unsigned char mode_support;
	bool flag_delay_set_nnsr;

	RPC_sysInfo = (_RPC_system_setting_info *)Scaler_GetShareMemVirAddr(SCALERIOC_VIP_RPC_system_info_structure);

	if (Main_iSize == NULL || Main_oSize == NULL) {
		rtd_pr_vpq_emerg("Scaler_Decide_NNSR_scaling_up, null, \n");
		return;
	}

	if (RPC_sysInfo == NULL) {
		rtd_pr_vpq_emerg("Scaler_Decide_NNSR_scaling_up, RPC_sysInfo = null, \n");
		return;
	}

	if (display == SLR_MAIN_DISPLAY) {
		//flag_delay_set_nnsr = is_need_delay_set_nnsr();
                if ((Main_iSize->nWidth <=1920)&&(Main_iSize->nLength <=1080)&&
			(drv_memory_get_game_mode_flag()!=TRUE) &&
                   ((Main_iSize->nWidth*2)<=(Main_oSize->nWidth)) &&((Main_iSize->nLength*2)<=(Main_oSize->nLength))&&
                   (fwif_color_Get_PQ_SR_MODE()==SR_MODE_NNSR) && (RPC_sysInfo->ScalingUp_Ctrl.NNSR_byPass_flag == 0) &&
                   (!(((is_scaler_input_2p_mode(SLR_MAIN_DISPLAY))||(force_enable_two_step_uzu()&&Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000)>121000))&&(Get_DISPLAY_REFRESH_RATE()>=120))))
       {
			gSrnnTopInfo.SubPathEn = 0;
			// input size <= 2k
			drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 1);

			mode_support = Scaler_Decide_NNSR_timing_check(display, Main_iSize, Main_oSize, iFrameRate/100);
			if (gSrnnTopInfo.ModeAISR < mode_support) {
				rtd_pr_vpq_info("Scaler_Decide_NNSR_scaling_up, timing can't support nnsr ai sr mode =%d, support mode=%d,\n",
					gSrnnTopInfo.ModeAISR, mode_support);
				gSrnnTopInfo.SubPathEn = 0;
				drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
			} else {
				flag_delay_set_nnsr = is_need_delay_set_nnsr();
				if (flag_delay_set_nnsr){
					drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
				}
			}
        }
		else{
			gSrnnTopInfo.SubPathEn = 0;
			drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
		}

		/*if ((RPC_sysInfo->ScalingUp_Ctrl.input_w != Main_iSize->nWidth) ||
			(RPC_sysInfo->ScalingUp_Ctrl.input_h != Main_iSize->nLength) ||
			(RPC_sysInfo->ScalingUp_Ctrl.output_w != Main_oSize->nWidth) ||
			(RPC_sysInfo->ScalingUp_Ctrl.output_h != Main_oSize->nLength))*/
			rtd_pr_vpq_info("Scaler_Decide_NNSR_scaling_up, dis=%d, iSize[h:v]=%d,%d, oSize[h:v]=%d,%d \n",
				display, Main_iSize->nWidth, Main_iSize->nLength, Main_oSize->nWidth, Main_oSize->nLength);

		/*
		RPC_sysInfo->ScalingUp_Ctrl.input_w = Main_iSize->nWidth;
		RPC_sysInfo->ScalingUp_Ctrl.input_h = Main_iSize->nLength;
		RPC_sysInfo->ScalingUp_Ctrl.output_w = Main_oSize->nWidth;
		RPC_sysInfo->ScalingUp_Ctrl.output_h = Main_oSize->nLength;
		*/
	}
	else{
		gSrnnTopInfo.SubPathEn = 0;
		drvif_color_ultrazoom_sel_nnsr_mode(Main_iSize, Main_oSize, iFrameRate, 0);
	}


}
#endif

void drvif_color_ultrazoom_setscaleup(unsigned char display, SIZE *ptInSize, SIZE *ptOutSize, unsigned char panorama)
{
	unsigned int D1, D2;
	unsigned short S1, S2, S3;
	unsigned char Hini=0, Vini=0, r;
	unsigned long long ulparam1 =0, nFactor;
	unsigned long long ulparam2 =0;
 	unsigned long long nFactor_H =0;
 	unsigned long long nFactor_V =0;
	char DMA_ok = 0;
	unsigned char two_step_factor_shift = 0;
	unsigned char nnsr_mode = 0;
	unsigned char su_mode = 255;
	//unsigned char weight_blend_idx;
    //bool flag_delay_set_nnsr;
  	_RPC_system_setting_info *vip_rpc_sys_info = (_RPC_system_setting_info *)Scaler_GetShareMemVirAddr(SCALERIOC_VIP_RPC_system_info_structure);
	UINT8 source=0;
	SLR_VIP_TABLE *gVip_Table = fwif_colo_get_AP_vip_table_gVIP_Table();
	gVip_Table = fwif_colo_get_AP_vip_table_gVIP_Table();
#ifndef BUILD_QUICK_SHOW
	if (gVip_Table == NULL) {
		rtd_pr_vpq_emerg("~get vipTable Error return \n");
	      nnsr_mode =  0;
			su_mode =255;
			return;
	}

	if (vip_rpc_sys_info == NULL) {
		rtd_pr_vpq_emerg("~table NULL, [%s:%d], Return\n~", __FILE__, __LINE__);
		return;
	}
#endif
	if (display == SLR_MAIN_DISPLAY) {
		scaleup_dm_uzu_scale_hor_factor_RBUS		dm_uzu_Scale_Hor_Factor_REG;
		scaleup_dm_uzu_scale_ver_factor_RBUS		dm_uzu_Scale_Ver_Factor_REG;
		scaleup_dm_uzu_initial_value_RBUS			dm_uzu_Initial_Value_REG;
		scaleup_dm_uzu_hor_delta1_RBUS			dm_uzu_Hor_Delta1_REG;
		scaleup_dm_uzu_hor_delta2_RBUS			dm_uzu_Hor_Delta2_REG;
		scaleup_dm_uzu_hor_segment1_RBUS		dm_uzu_Hor_Segment1_REG;
		scaleup_dm_uzu_hor_segment2_RBUS		dm_uzu_Hor_Segment2_REG;
		scaleup_dm_uzu_hor_segment3_RBUS		dm_uzu_Hor_Segment3_REG;
		scaleup_dm_uzu_input_size_RBUS			dm_uzu_Input_Size_REG;


                //rtd_pr_vpq_emerg("NNSR MODE support : %d \n",fwif_color_Get_PQ_SR_MODE() );
                //rtd_pr_vpq_emerg("NNSR   ptInSize->nWidth=%d  ,ptInSize->nLength =%d",ptInSize->nWidth,ptInSize->nLength  );
                //rtd_pr_vpq_emerg("NNSR  ptOutSize->nWidth=%d ,ptOutSize->nLength =%d",ptOutSize->nWidth,ptOutSize->nLength  );
               // rtd_pr_vpq_emerg("NNSR  panorama =%d",panorama  );
                //rtd_pr_vpq_emerg("NNSR is_scaler_input_2p_mode(main)=%d,force_two_step()=%d,hdmi_vrr_4k60()=%d,DISPLAY_REFRESH_RATE()=%d,2step_uzu_merge_sub()=%d,\n",
			//is_scaler_input_2p_mode(SLR_MAIN_DISPLAY), force_enable_two_step_uzu(), get_hdmi_vrr_4k60_mode(), Get_DISPLAY_REFRESH_RATE(), decide_2step_uzu_merge_sub());

		// set smooth toggel active 90k clock
		vip_rpc_sys_info->ScalingUp_Ctrl.SMT_90k = Scaler_ChangeUINT32Endian(drvif_Get_90k_Lo_clk());
		// resort in/out size
		vip_rpc_sys_info->ScalingUp_Ctrl.input_h = Scaler_ChangeUINT16Endian((unsigned short)ptInSize->nLength);
		vip_rpc_sys_info->ScalingUp_Ctrl.input_w = Scaler_ChangeUINT16Endian((unsigned short)ptInSize->nWidth);
		vip_rpc_sys_info->ScalingUp_Ctrl.output_h = Scaler_ChangeUINT16Endian((unsigned short)ptOutSize->nLength);
		vip_rpc_sys_info->ScalingUp_Ctrl.output_w = Scaler_ChangeUINT16Endian((unsigned short)ptOutSize->nWidth);
            vip_rpc_sys_info->ScalingUp_Ctrl.panoramaFlag = panorama;
						
		// avoid inconsistency between kernel and video_fw when entering game mode
		if (drv_memory_get_game_mode_flag() == TRUE){
			rtd_pr_vpq_info("NNSR Enter game mode, clr update flag \n" );
			vip_rpc_sys_info->ScalingUp_Ctrl.NNSR_DMA_need_update_flag = 0;
		}

		if(gSrnnTopInfo.ModeAISR >=2 && gSrnnTopInfo.ModeAISR <=5 && gSrnnTopInfo.ModeScale !=255){ //for SR_NN

			drvif_srnn_clk_enable(1);
			if(gSrnnTopInfo.Hx2En)
				drvif_color_ultrazoom_uzu_4k_120_mode_for_nnsr(1);
			else
				drvif_color_ultrazoom_uzu_4k_120_mode_for_nnsr(0);

			//drvif_color_ultrazoom_sel_nnsr_mode(ptInSize, ptOutSize, 1);
			drvif_srnn_reg_init();
#ifndef UT_flag
			drvif_set_srnn_init(0);
#endif
			
#ifndef BUILD_QUICK_SHOW	// no pq mask in qs
			// update Pqmask size
			//scalerPQMask_CheckResolution();
#endif
			nnsr_mode = gSrnnTopInfo.ModeAISR;
			su_mode = gSrnnTopInfo.ModeScale;
			drvif_srnn_mode_change(nnsr_mode, su_mode);/*change ai_sr_mode*/

			if (gSrnnTopInfo.SubPathEn == 0){
				drvif_srnn_set_aisr_line_delay(nnsr_mode, ptInSize->nLength, ptOutSize->nLength);
			}
			else{
				drvif_srnn_set_aisr_line_delay(nnsr_mode, (ptInSize->nLength>>1), ptOutSize->nLength);
			}
#ifndef UT_flag
			drvif_srnn_set_clk_fract_by_linerate_ratio();	// set fract_a/b by linerate
#endif
//#ifndef UT_flag
//			drvif_srnn_set_pre_rd_start();
//#endif

			rtd_pr_vpq_info("The in/out size is acceptable, NNSR mode set as: %d \n",nnsr_mode );

            /*get pqa table index need check source first. because ap flow or table index will get incorrect table*/
            source = fwif_vip_source_check(3, NOT_BY_DISPLAY);/* get vip source by input src and timing*/
            if (source >= VIP_QUALITY_SOURCE_NUM)
                    source = 0;
#ifndef BUILD_QUICK_SHOW
#ifdef VIP_Update_NNSR_DMA_inTSK
			DMA_ok = 1;	// update in tsk
#else
                        //DMA_ok = fwif_color_Set_NN_SR_Weights_Blend(nnsr_mode, weight_blend_idx);
			DMA_ok = fwif_color_Set_NN_SR_Weights(nnsr_mode, su_mode);
#endif
#else
			DMA_ok = fwif_color_Set_NN_SR_Weights(nnsr_mode, su_mode);
#endif
			if (gSrnnTopInfo.SubPathEn == 0){
				// normal NNSRx2
				drvif_color_ultrazoom_nnsr(ptInSize, ptOutSize, nnsr_mode, su_mode);
			}
			else{
				// 4k pre-down NNSRx2, need uzu x1 setting
				drvif_color_ultrazoom_nnsr(ptInSize, ptOutSize, nnsr_mode, SRNN_SCALE_MODE_1x);
			}
			
			if (DMA_ok != 0) {
				drvif_srnn_pq_enable_set(0);
				if (gSrnnTopInfo.SubPathEn == 0){
					vip_rpc_sys_info->ScalingUp_Ctrl.NNSR_DMA_need_update_flag = 1;
				}
				else{
					vip_rpc_sys_info->ScalingUp_Ctrl.NNSR_DMA_need_update_flag = 3;
				}
			}
        }
		else{
				// nnsr off, only set ai pq
				DMA_ok = fwif_color_Set_NN_SR_Weights(nnsr_mode, su_mode);
				//drvif_srnn_clk_enable(0);
				vip_rpc_sys_info->ScalingUp_Ctrl.NNSR_DMA_need_update_flag = 2;	// use VPQTSK to turn off clk

				//drvif_color_ultrazoom_sel_nnsr_mode(ptInSize, ptInSize, 0);
				drvif_srnn_reg_init();

				drvif_color_ultrazoom_nnsr(ptInSize, ptOutSize, 0, 255);
#ifndef UT_flag
				// quality handler will be skip while "delay_set_nnsr". use fix uzu mode and coef while nnsr is on
				Scaler_SetScaleUPH_8tap(Scaler_GetScaleUPH_8tap());
				Scaler_SetScaleUPV_6tap(Scaler_GetScaleUPV_6tap());

				drvif_srnn_set_aisr_line_delay(0, ptInSize->nLength, ptOutSize->nLength);
				SrnnCtrl_SetSRNNClkFract(0, 0, 0);	// turn off fract for nnsr off

//				drvif_srnn_set_pre_rd_start();
#endif
        		drvif_color_twostep_scaleup_set(display, ptInSize, ptOutSize);
        		two_step_factor_shift = (drvif_color_Get_Two_Step_UZU_Mode() ==  Two_Step_UZU_Enable)?1:0;

        		/*frankcheng#03212010 solve avoide HFlip bit be set*/
        		dm_uzu_Initial_Value_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Initial_Value_reg);

        		S1 = 0;
        		S2 = 0;
        		S3 = ptOutSize->nWidth;
        		D1 = 0;
        		D2 = 0;

        		dm_uzu_Scale_Ver_Factor_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg);
        		dm_uzu_Scale_Hor_Factor_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg);
        		dm_uzu_Hor_Delta1_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Delta1_reg);
        		dm_uzu_Hor_Delta2_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Delta2_reg);
        		dm_uzu_Hor_Segment1_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Segment1_reg);
        		dm_uzu_Hor_Segment2_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Segment2_reg);
        		dm_uzu_Hor_Segment3_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Segment3_reg);
        		dm_uzu_Initial_Value_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Initial_Value_reg);


        		if (ptOutSize->nWidth > ptInSize->nWidth) {    /*H scale-up, set h scaling factor*/
        			/*Hini = 0xff;*/
        			Hini = (unsigned char)(((ptInSize->nWidth) * 255) / (2 * ptOutSize->nWidth) + 127);/*for symmertic setting*/
        			if (uzu_coeff.user_defined == 1)
        				dm_uzu_Initial_Value_REG.hor_ini = uzu_coeff.h_initial;
        			else
        			dm_uzu_Initial_Value_REG.hor_ini = Hini;

        			if (ptInSize->nWidth > 1024)
        				r = 12;/*15;*/ /*CSW+ 0970104 Restore to original setting*/
        			else
        				r = 6; /*8*/  /*CSW+ 0961112 enlarge non-linear scaling result*/

        			if (panorama) {	/*CSW+ 0960830 Non-linear SU*/
        				if (ptInSize->nWidth > 1024)
        					S1 = (ptOutSize->nWidth)  / 6; /*CSW+ 0970104 Restore to original setting*/
        				else
        					S1 = (ptOutSize->nWidth)  / 5; /*CSW+ 0961112 enlarge non-linear scaling result*/
        				S2 = S1;
        				S3 = (ptOutSize->nWidth) - 2*S1 - 2*S2;
        				/*=vv==old from TONY, if no problem, use this=vv==*/
        				ulparam1 = (((unsigned long long)(ptInSize->nWidth)<< 21) - ((unsigned long long)Hini<<13));
        				ulparam2 = (unsigned long long)((7+4*r)*S1 + (3+r)*S3 - r);
        				do_div(ulparam1, ulparam2);
        				nFactor = ulparam1;
        				/*==vv==Thur debugged==vv==*/
        				/*nFactor = ((((unsigned long long)(ptInSize->nWidth))*(ptOutSize->nWidth-1))<<21) / ptOutSize->nWidth;*/
        				/*nFactor = nFactor / ((7+4*r)*S1 + (3+r)*S3 - r);*/
        				/*=====================*/
        				nFactor = nFactor * r;
        				D1 = 2*(unsigned long)nFactor / S1 / r;
        				D2 = (unsigned long)nFactor / S1 / r;
        				VIPprintf("PANORAMA1 HScale up factor before ROUND = %llx, In Wid =%x, Out Wid =%x \n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
        				nFactor = (unsigned long long)SHR((nFactor + 1), 1); /*rounding*/
        				D1 = SHR(D1 + 1, 1); /*rounding*/
        				D2 = SHR(D2 + 1, 1); /*rounding*/

        				if ((nFactor + (3 * (unsigned long)nFactor / r)) >= 1048576)	{	/*Can't do nonlinear SU*/
        					VIPprintf("PANORAMA1 Can't do nonlinear SU \n");
        		/*			nFactor =(((unsigned int)(ptInSize->nWidth)<< 21) - ((unsigned int)Hini<<13))  / (ptOutSize->nWidth-1);*/
        					ulparam1 = (((unsigned long long)(ptInSize->nWidth)<< 21));
        					ulparam2 = (unsigned long long)(ptOutSize->nWidth);
        					do_div(ulparam1, ulparam2);
        					nFactor = ulparam1;
        					VIPprintf("PANORAMA1 HScale up factor before ROUND = %llx, In Wid =%x, Out Wid =%x \n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
        					nFactor = (unsigned long long)SHR((nFactor + 1), 1); /*rounding*/
        					S1 = 0;
        					S2 = 0;
        					S3 = ptOutSize->nWidth;
        					D1 = 0;
        					D2 = 0;
        				}
        			} else {
        /*				nFactor = (((unsigned int)(ptInSize->nWidth)<< 21) - ((unsigned int)Hini<<13))  / (ptOutSize->nWidth-1);*/
        				ulparam1 = (((unsigned long long)(ptInSize->nWidth)<< 21));
        				ulparam2 = (unsigned long long)(ptOutSize->nWidth);
        				do_div(ulparam1, ulparam2);
        				nFactor = ulparam1;
        				nFactor = (unsigned long long)nFactor + (unsigned long long)uzu_coeff.h_factor_offset;

        				VIPprintf("HScale up factor before ROUND = %llx, In Wid =%x, Out Wid =%x \n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
        				nFactor = (unsigned long long)SHR((nFactor + 1), 1); /*rounding*/
        			}
        			VIPprintf("HScale up factor = %llx\n", nFactor);
        		} else if (ptOutSize->nWidth == ptInSize->nWidth) {
        			nFactor = 0xfffff;
        			Hini = 0xff;
        			dm_uzu_Initial_Value_REG.hor_ini = Hini;
        		} else {
        			nFactor = 0xfffff;
        		}
                        nFactor_H = nFactor<<two_step_factor_shift;
        		dm_uzu_Scale_Hor_Factor_REG.regValue = nFactor<<two_step_factor_shift;
        		dm_uzu_Hor_Delta1_REG.hor_delta1 = D1<<two_step_factor_shift;
        		dm_uzu_Hor_Delta2_REG.hor_delta2 = D2<<two_step_factor_shift;
        		dm_uzu_Hor_Segment1_REG.hor_segment1 = S1<<two_step_factor_shift;
        		dm_uzu_Hor_Segment2_REG.hor_segment2 = S2<<two_step_factor_shift;
        		dm_uzu_Hor_Segment3_REG.hor_segment3 = S3<<two_step_factor_shift;

        		if (ptOutSize->nLength > ptInSize->nLength) {   /*V scale-up, set v scaling factor*/

        			/*CSW- 0961128 for frame sync V scale up initial position change*/
        			/*	Vini = 0x78;*/
        			/*CSW+ 0961128 for frame sync V scale up initial position change by tyan*/

        			/*Thur- for symmetric*/
        			/*Vini = ((ptInSize->nLength*(0xFF - 0x7F))/(ptOutSize->nLength*2))+(1*(0xFF - 0x7F)/2);*/
        			/*Thur+ for symmetric*/
        			Vini = (unsigned char)(((ptInSize->nLength) * 255) / (2 * ptOutSize->nLength) + 127);/*for symmertic setting*/

        			VIPprintf("====> Vini:%x ptInSize->nLength:%x ptOutSize->nLength:%x\n", Vini, ptInSize->nLength, ptOutSize->nLength);

        			{
        				if (uzu_coeff.user_defined == 1)
        					dm_uzu_Initial_Value_REG.ver_ini = uzu_coeff.v_initial;
        				else
        					dm_uzu_Initial_Value_REG.ver_ini = Vini;
        			}

        			/*nFactor = ((unsigned int)((ptInSize->nLength) << 20) - (Vini<<12)) / ((ptOutSize->nLength)-1);*/
        			ulparam1 = ((unsigned long long)(ptInSize->nLength) << 21);
        			ulparam2 = (unsigned long long)(ptOutSize->nLength);
        			do_div(ulparam1, ulparam2);
        			nFactor = ulparam1;
        			nFactor = (unsigned long long)nFactor + (unsigned long long)uzu_coeff.v_factor_offset;

        			VIPprintf("VScale up factor before ROUND = %llx, in Len =%x, Out Len =%x\n", nFactor, ptInSize->nLength, ptOutSize->nLength);
        			nFactor = (unsigned long long)SHR((nFactor + 1), 1); /*rounding*/
        			VIPprintf("VScale up factor = %llx\n", nFactor);
        		}  else if (ptOutSize->nLength == ptInSize->nLength) {
        			nFactor = 0xffffff;
        			Vini = 0xff;
        			dm_uzu_Initial_Value_REG.ver_ini = Vini;
        		} else {
        			nFactor = 0xffffff;
        		}
                        nFactor_V = nFactor<<two_step_factor_shift;

        		dm_uzu_Scale_Ver_Factor_REG.regValue = nFactor<<two_step_factor_shift;

            if( ( is_scaler_input_2p_mode(display) || force_enable_two_step_uzu() ) && ( get_panel_pixel_mode() > PANEL_1_PIXEL ))
            {
                rtd_pr_vpq_emerg("4K120 ptInSize->nWidth = %d, ptInSize->nLength = %d\n", ptInSize->nWidth, ptInSize->nLength);
                rtd_pr_vpq_emerg("4K120 Hini = %d, Vini = %d\n", Hini, Vini);
                if(is_scaler_input_2p_mode(SLR_MAIN_DISPLAY) && !decide_2step_uzu_merge_sub())
                {
                    drvif_color_ultrazoom_uzu_4k_120_mode(0);

                    IoReg_Write32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg, dm_uzu_Scale_Ver_Factor_REG.regValue);
                    IoReg_Write32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg, dm_uzu_Scale_Hor_Factor_REG.regValue);
                    IoReg_Write32(SCALEUP_DM_UZU_Hor_Delta1_reg, dm_uzu_Hor_Delta1_REG.regValue);
                    IoReg_Write32(SCALEUP_DM_UZU_Hor_Delta2_reg, dm_uzu_Hor_Delta2_REG.regValue);
                    IoReg_Write32(SCALEUP_DM_UZU_Hor_Segment1_reg, dm_uzu_Hor_Segment1_REG.regValue);
                    IoReg_Write32(SCALEUP_DM_UZU_Hor_Segment2_reg, dm_uzu_Hor_Segment2_REG.regValue);
                    IoReg_Write32(SCALEUP_DM_UZU_Hor_Segment3_reg, dm_uzu_Hor_Segment3_REG.regValue);
                    IoReg_Write32(SCALEUP_DM_UZU_Initial_Value_reg, dm_uzu_Initial_Value_REG.regValue);

                    dm_uzu_Input_Size_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Input_Size_reg);
                    dm_uzu_Input_Size_REG.hor_input_size = ptInSize->nWidth;
                    dm_uzu_Input_Size_REG.ver_input_size = ptInSize->nLength;
                    IoReg_Write32(SCALEUP_DM_UZU_Input_Size_reg, dm_uzu_Input_Size_REG.regValue);
                }
                else
                {
                    drvif_color_ultrazoom_uzu_4k_120_mode(1);
                    drvif_color_scaler_setscaleup120Hz_factor_H(nFactor_H);
                    drvif_color_scaler_setscaleup120Hz_factor_V(nFactor_V);
                    drvif_color_scaler_setscaleup120Hz_factor_bysize(ptInSize->nWidth,ptInSize->nLength);
                    drvif_color_ultrazoom_scalerup_4K120_setiniphase(Hini,Vini,0);
                    drvif_color_scaler_setscaleup120Hz_two_step_uzu_v_blur();
                    drvif_color_sr_db_apply();
                }
            }
            else
            {
                drvif_color_ultrazoom_uzu_4k_120_mode(0);

                IoReg_Write32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg, dm_uzu_Scale_Ver_Factor_REG.regValue);
                IoReg_Write32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg, dm_uzu_Scale_Hor_Factor_REG.regValue);
                IoReg_Write32(SCALEUP_DM_UZU_Hor_Delta1_reg, dm_uzu_Hor_Delta1_REG.regValue);
                IoReg_Write32(SCALEUP_DM_UZU_Hor_Delta2_reg, dm_uzu_Hor_Delta2_REG.regValue);
                IoReg_Write32(SCALEUP_DM_UZU_Hor_Segment1_reg, dm_uzu_Hor_Segment1_REG.regValue);
                IoReg_Write32(SCALEUP_DM_UZU_Hor_Segment2_reg, dm_uzu_Hor_Segment2_REG.regValue);
                IoReg_Write32(SCALEUP_DM_UZU_Hor_Segment3_reg, dm_uzu_Hor_Segment3_REG.regValue);
                IoReg_Write32(SCALEUP_DM_UZU_Initial_Value_reg, dm_uzu_Initial_Value_REG.regValue);

                dm_uzu_Input_Size_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Input_Size_reg);
                dm_uzu_Input_Size_REG.hor_input_size = ptInSize->nWidth;
                dm_uzu_Input_Size_REG.ver_input_size = ptInSize->nLength;
                IoReg_Write32(SCALEUP_DM_UZU_Input_Size_reg, dm_uzu_Input_Size_REG.regValue);
            }
        }
	} else {
		scaleup_ds_uzu_scale_hor_factor_RBUS		ds_uzu_Scale_Hor_Factor_REG;
		scaleup_ds_uzu_scale_ver_factor_RBUS		ds_uzu_Scale_Ver_Factor_REG;
		scaleup_ds_uzu_initial_value_RBUS			ds_uzu_Initial_Value_REG;
//		ppoverlay_uzudtg_control1_RBUS reg_ppoverlay_uzudtg_control1_reg;
//		ppoverlay_double_buffer_ctrl2_RBUS reg_ppoverlay_double_buffer_ctrl2_reg;
		scaleup_ds_uzu_input_size_RBUS	ds_uzu_Input_Size_REG;

		ds_uzu_Initial_Value_REG.regValue = IoReg_Read32(SCALEUP_DS_UZU_Initial_Value_reg);
		ds_uzu_Scale_Ver_Factor_REG.regValue = IoReg_Read32(SCALEUP_DS_UZU_Scale_Ver_Factor_reg);
		ds_uzu_Scale_Hor_Factor_REG.regValue = IoReg_Read32(SCALEUP_DS_UZU_Scale_Hor_Factor_reg);

        // In Scaler_disp_setting(), already set uzu_4k_120_mode in sub only case ( ML8QC-1315 )
//		reg_ppoverlay_uzudtg_control1_reg.regValue = IoReg_Read32(PPOVERLAY_uzudtg_control1_reg);
//		if(reg_ppoverlay_uzudtg_control1_reg.uzu_4k_120_mode)
//		{//sub need to disable 4k120 mode
//			reg_ppoverlay_uzudtg_control1_reg.uzu_4k_120_mode = 0;
//			IoReg_Write32(PPOVERLAY_uzudtg_control1_reg, reg_ppoverlay_uzudtg_control1_reg.regValue);
//			reg_ppoverlay_double_buffer_ctrl2_reg.regValue = IoReg_Read32(PPOVERLAY_Double_Buffer_CTRL2_reg);
//			reg_ppoverlay_double_buffer_ctrl2_reg.uzudtgreg_dbuf_set = 1;
//			IoReg_Write32(PPOVERLAY_Double_Buffer_CTRL2_reg, reg_ppoverlay_double_buffer_ctrl2_reg.regValue);
//		}

		if (ptOutSize->nWidth > ptInSize->nWidth) {    /*H scale-up, set h scaling factor*/
			Hini = 0xff;
			ds_uzu_Initial_Value_REG.hor_ini = Hini;
			/*nFactor = (((unsigned int)(ptInSize->nWidth)<< 21) - ((unsigned int)Hini<<13))  / (ptOutSize->nWidth-1);*/
			ulparam1 = (((unsigned long long)(ptInSize->nWidth)<< 21));
			ulparam2 = (unsigned long long)(ptOutSize->nWidth);
			do_div(ulparam1, ulparam2);
			nFactor = ulparam1;
			VIPprintf("HScale up factor before ROUND = %llx, in Wid =%x, out Wid =%x \n", nFactor, ptOutSize->nLength, ptOutSize->nWidth);
			nFactor = (unsigned long long)SHR((nFactor + 1), 1); /*rounding*/
			VIPprintf("HScale up factor = %llx\n", nFactor);
		} else {
			nFactor = 0xffffff;
		}
		ds_uzu_Scale_Hor_Factor_REG.regValue = nFactor;

		if (ptOutSize->nLength > ptInSize->nLength) {   /* V scale-up, set v scaling factor*/
			if (Scaler_DispGetStatus(SLR_SUB_DISPLAY, SLR_DISP_INTERLACE))
				Vini = 0xC0;/*0x78;*/
			else
				Vini = 0xFF;
			ds_uzu_Initial_Value_REG.ver_ini = Vini;
			/*nFactor = ((unsigned int)((ptInSize->nLength) << 20) - ((unsigned int)Vini<<12)) / ((ptOutSize->nLength)-1);*/
			ulparam1 = ((unsigned long long)(ptInSize->nLength) << 21);
			ulparam2 = (unsigned long long)(ptOutSize->nLength);
			do_div(ulparam1, ulparam2);
			nFactor = ulparam1;
			VIPprintf("VScale up factor before ROUND = %llx, in Len =%x, out Len =%x\n", nFactor, ptInSize->nLength, ptOutSize->nLength);
			nFactor = (unsigned long long)SHR((nFactor + 1), 1); /*rounding*/

			VIPprintf("VScale up factor = %llx\n", nFactor);
		} else {
			nFactor = 0xffffff;
		}
		ds_uzu_Scale_Ver_Factor_REG.regValue = nFactor;

		IoReg_Write32(SCALEUP_DS_UZU_Scale_Ver_Factor_reg, ds_uzu_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(SCALEUP_DS_UZU_Scale_Hor_Factor_reg, ds_uzu_Scale_Hor_Factor_REG.regValue);
		IoReg_Write32(SCALEUP_DS_UZU_Initial_Value_reg, ds_uzu_Initial_Value_REG.regValue);

		ds_uzu_Input_Size_REG.regValue = IoReg_Read32(SCALEUP_DS_UZU_Input_Size_reg);
		ds_uzu_Input_Size_REG.hor_input_size = ptInSize->nWidth;
		/*frank@0602 solve IC BUG to avoid main channel bandwidth not enough*/
		/*ds_uzu_Input_Size_REG.ver_input_size = ptInSize->nLength;*/
		ds_uzu_Input_Size_REG.ver_input_size = ptInSize->nLength;
		IoReg_Write32(SCALEUP_DS_UZU_Input_Size_reg, ds_uzu_Input_Size_REG.regValue);
	}
	uzu_coeff.user_defined = 0;

}
#ifndef UT_flag

/*USER: chengying DATE:2010/04/02*/
/*fixed bug if we set h, vsize, scaler will show dirth page of progressing of scalining up*/
#if 1/*#ifdef CONFIG_ZOOM_IN_OUT_ENABLE*/
unsigned int		temp_dm_uzu_Scale_Hor_Factor_REG;
unsigned int		temp_dm_uzu_Scale_Ver_Factor_REG;
unsigned int		temp_dm_uzu_Initial_Value_REG;
unsigned int		temp_dm_uzu_Hor_Delta1_REG;
unsigned int		temp_dm_uzu_Hor_Delta2_REG;
unsigned int		temp_dm_uzu_Hor_Segment1_REG;
unsigned int		temp_dm_uzu_Hor_Segment2_REG;
unsigned int		temp_dm_uzu_Hor_Segment3_REG;
unsigned int		temp_dm_uzu_Input_Size_REG;

void zoom_drvif_color_ultrazoom_calscaleup(unsigned char display, SIZE *ptInSize, SIZE *ptOutSize, unsigned char panorama)
{

	unsigned int nFactor, D1, D2;
	unsigned short S1, S2, S3;
	unsigned char Hini, Vini, r;

	if (display == SLR_MAIN_DISPLAY) {

		scaleup_dm_uzu_scale_hor_factor_RBUS		dm_uzu_Scale_Hor_Factor_REG;
		scaleup_dm_uzu_scale_ver_factor_RBUS		dm_uzu_Scale_Ver_Factor_REG;
		scaleup_dm_uzu_initial_value_RBUS			dm_uzu_Initial_Value_REG;
		scaleup_dm_uzu_hor_delta1_RBUS			dm_uzu_Hor_Delta1_REG;
		scaleup_dm_uzu_hor_delta2_RBUS			dm_uzu_Hor_Delta2_REG;
		scaleup_dm_uzu_hor_segment1_RBUS		dm_uzu_Hor_Segment1_REG;
		scaleup_dm_uzu_hor_segment2_RBUS		dm_uzu_Hor_Segment2_REG;
		scaleup_dm_uzu_hor_segment3_RBUS		dm_uzu_Hor_Segment3_REG;
		scaleup_dm_uzu_input_size_RBUS			dm_uzu_Input_Size_REG;

		/*frankcheng#03212010 solve avoide HFlip bit be set*/
		dm_uzu_Initial_Value_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Initial_Value_reg);

		S1 = 0;
		S2 = 0;
		S3 = ptOutSize->nWidth;
		D1 = 0;
		D2 = 0;

		dm_uzu_Scale_Ver_Factor_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg);
		dm_uzu_Scale_Hor_Factor_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg);
		dm_uzu_Hor_Delta1_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Delta1_reg);
		dm_uzu_Hor_Delta2_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Delta2_reg);
		dm_uzu_Hor_Segment1_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Segment1_reg);
		dm_uzu_Hor_Segment2_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Segment2_reg);
		dm_uzu_Hor_Segment3_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Hor_Segment3_reg);
		dm_uzu_Initial_Value_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Initial_Value_reg);


		if (ptOutSize->nWidth > ptInSize->nWidth) {    /*H scale-up, set h scaling factor*/
			/*Hini = 0xff;*/
			Hini = (unsigned char)(((ptInSize->nWidth)*255)/(2*ptOutSize->nWidth) + 127);/*for symmertic setting*/
			dm_uzu_Initial_Value_REG.hor_ini = Hini;
			if (ptInSize->nWidth > 1024)
				r = 15; /*CSW+ 0970104 Restore to original setting*/
			else
				r = 8; /*CSW+ 0961112 enlarge non-linear scaling result*/

			if (panorama) {	/*CSW+ 0960830 Non-linear SU*/
				if (ptInSize->nWidth > 1024)
					S1 = (ptOutSize->nWidth)  / 6; /*CSW+ 0970104 Restore to original setting*/
				else
					S1 = (ptOutSize->nWidth)  / 5; /*CSW+ 0961112 enlarge non-linear scaling result*/
				S2 = S1;
				S3 = (ptOutSize->nWidth) - 2*S1 - 2*S2;
				/*=vv==old from TONY, if no problem, use this=vv==*/
				nFactor = (((unsigned int)(ptInSize->nWidth) << 21) - ((unsigned int)Hini << 13)) / ((7 + 4 * r) * S1 + (3 + r) * S3 - r);
				/*==vv==Thur debugged==vv==*/
				/*nFactor = ((((unsigned long long)(ptInSize->nWidth))*(ptOutSize->nWidth-1))<<21) / ptOutSize->nWidth;*/
				/*nFactor = nFactor / ((7+4*r)*S1 + (3+r)*S3 - r);*/
				/*=====================*/
				nFactor = nFactor * r;
				D1 = 2 * nFactor / S1 / r;
				D2 = nFactor / S1 / r;
				VIPprintf("PANORAMA1 HScale up factor before ROUND = %x, In Wid =%x, Out Wid =%x \n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
				D1 = SHR(D1 + 1, 1); /*rounding*/
				D2 = SHR(D2 + 1, 1); /*rounding*/

				if ((nFactor + (3 * nFactor / r)) >= 1048576)	{	/*Can't do nonlinear SU*/
					VIPprintf("PANORAMA1 Can't do nonlinear SU \n");
		/*			nFactor =(((unsigned int)(ptInSize->nWidth)<< 21) - ((unsigned int)Hini<<13))  / (ptOutSize->nWidth-1);*/
					nFactor = (((unsigned int)(ptInSize->nWidth) << 21))  / (ptOutSize->nWidth);/*Thur 20071227 modified*/
					VIPprintf("PANORAMA1 HScale up factor before ROUND = %x, In Wid =%x, Out Wid =%x \n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
					nFactor = SHR((nFactor + 1), 1); /*rounding*/
					S1 = 0;
					S2 = 0;
					S3 = ptOutSize->nWidth;
					D1 = 0;
					D2 = 0;
				}
			} else {
/*				nFactor = (((unsigned int)(ptInSize->nWidth)<< 21) - ((unsigned int)Hini<<13))  / (ptOutSize->nWidth-1);*/
				nFactor = (((unsigned int)(ptInSize->nWidth) << 21))  / (ptOutSize->nWidth);/*Thur 20071228 modified*/
				VIPprintf("HScale up factor before ROUND = %x, In Wid =%x, Out Wid =%x \n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
			}
			VIPprintf("HScale up factor = %x\n", nFactor);
		} else {
			nFactor = 0xffffff;
		}
		dm_uzu_Scale_Hor_Factor_REG.regValue = nFactor;
		dm_uzu_Hor_Delta1_REG.hor_delta1 = D1;
		dm_uzu_Hor_Delta2_REG.hor_delta2 = D2;
		dm_uzu_Hor_Segment1_REG.hor_segment1 = S1;
		dm_uzu_Hor_Segment2_REG.hor_segment2 = S2;
		dm_uzu_Hor_Segment3_REG.hor_segment3 = S3;

		if (ptOutSize->nLength > ptInSize->nLength) {   /*V scale-up, set v scaling factor*/

			/*CSW- 0961128 for frame sync V scale up initial position change*/
			/*	Vini = 0x78;*/
			/*CSW+ 0961128 for frame sync V scale up initial position change by tyan*/

			/*Thur- for symmetric*/
			/*Vini = ((ptInSize->nLength*(0xFF - 0x7F))/(ptOutSize->nLength*2))+(1*(0xFF - 0x7F)/2);*/
			/*Thur+ for symmetric*/
			Vini = (unsigned char)(((ptInSize->nLength)*255)/(2*ptOutSize->nLength) + 127);/*for symmertic setting*/

			VIPprintf("====> Vini:%x ptInSize->nLength:%x ptOutSize->nLength:%x\n", Vini, ptInSize->nLength, ptOutSize->nLength);

			/*=======*/
			dm_uzu_Initial_Value_REG.ver_ini = Vini;
			/*nFactor = ((unsigned int)((ptInSize->nLength) << 20) - (Vini<<12)) / ((ptOutSize->nLength)-1);*/
			nFactor = ((unsigned int)((ptInSize->nLength) << 21)) / ((ptOutSize->nLength));
			VIPprintf("VScale up factor before ROUND = %x, in Len =%x, Out Len =%x\n", nFactor, ptInSize->nLength, ptOutSize->nLength);
			nFactor = SHR((nFactor + 1), 1); /*rounding*/
			VIPprintf("VScale up factor = %x\n", nFactor);
		} else {
			nFactor = 0xffffff;
		}

		dm_uzu_Scale_Ver_Factor_REG.regValue = nFactor;
		dm_uzu_Input_Size_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Input_Size_reg);
		dm_uzu_Input_Size_REG.hor_input_size = ptInSize->nWidth;
		dm_uzu_Input_Size_REG.ver_input_size = ptInSize->nLength;
		temp_dm_uzu_Scale_Ver_Factor_REG = dm_uzu_Scale_Ver_Factor_REG.regValue;
		temp_dm_uzu_Scale_Hor_Factor_REG = dm_uzu_Scale_Hor_Factor_REG.regValue;
		temp_dm_uzu_Hor_Delta1_REG = dm_uzu_Hor_Delta1_REG.regValue;
		temp_dm_uzu_Hor_Delta2_REG = dm_uzu_Hor_Delta2_REG.regValue;
		temp_dm_uzu_Hor_Segment1_REG = dm_uzu_Hor_Segment1_REG.regValue;
		temp_dm_uzu_Hor_Segment2_REG = dm_uzu_Hor_Segment2_REG.regValue;
		temp_dm_uzu_Hor_Segment3_REG = dm_uzu_Hor_Segment3_REG.regValue;
		temp_dm_uzu_Initial_Value_REG = dm_uzu_Initial_Value_REG.regValue;
		temp_dm_uzu_Input_Size_REG = dm_uzu_Input_Size_REG.regValue;

	}





#if 0
	unsigned int nFactor, D1, D2;
	unsigned short S1, S2, S3;
	unsigned char Hini, Vini, r;

	if (display == _MAIN_DISPLAY) {
		scaleup_dm_uzu_scale_hor_factor_RBUS		dm_uzu_Scale_Hor_Factor_REG;
		scaleup_dm_uzu_scale_ver_factor_RBUS		dm_uzu_Scale_Ver_Factor_REG;
		scaleup_dm_uzu_initial_value_RBUS			dm_uzu_Initial_Value_REG;
		scaleup_dm_uzu_hor_delta1_RBUS			dm_uzu_Hor_Delta1_REG;
		scaleup_dm_uzu_hor_delta2_RBUS			dm_uzu_Hor_Delta2_REG;
		scaleup_dm_uzu_hor_segment1_RBUS		dm_uzu_Hor_Segment1_REG;
		scaleup_dm_uzu_hor_segment2_RBUS		dm_uzu_Hor_Segment2_REG;
		scaleup_dm_uzu_hor_segment3_RBUS		dm_uzu_Hor_Segment3_REG;

		S1 = 0;
		S2 = 0;
		S3 = ptOutSize->nWidth;
		D1 = 0;
		D2 = 0;

		if (ptOutSize->nWidth > ptInSize->nWidth) {    /*H scale-up, set h scaling factor*/
			/*Hini = 0xff;*/
			Hini = (unsigned char)(((ptInSize->nWidth) * 255) / (2 * ptOutSize->nWidth) + 127);/*for symmertic setting*/
			dm_uzu_Initial_Value_REG.hor_ini = Hini;
			if (ptInSize->nWidth > 1024)
				r = 15; /*CSW+ 0970104 Restore to original setting*/
			else
				r = 8; /*CSW+ 0961112 enlarge non-linear scaling result*/

			if (panorama) {	/*CSW+ 0960830 Non-linear SU*/
				if (ptInSize->nWidth > 1024)
					S1 = (ptOutSize->nWidth)  / 6; /*CSW+ 0970104 Restore to original setting*/
				else
					S1 = (ptOutSize->nWidth)  / 5; /*CSW+ 0961112 enlarge non-linear scaling result*/
				S2 = S1;
				S3 = (ptOutSize->nWidth) - 2 * S1 - 2 * S2;
				/*=vv==old from TONY, if no problem, use this=vv==*/
				nFactor = (((unsigned int)(ptInSize->nWidth) << 21) - ((unsigned int)Hini << 13)) / ((7 + 4 * r) * S1 + (3 + r) * S3 - r);
				/*==vv==Thur debugged==vv==*/
				/*nFactor = ((((unsigned long long)(ptInSize->nWidth))*(ptOutSize->nWidth-1))<<21) / ptOutSize->nWidth;*/
				/*nFactor = nFactor / ((7+4*r)*S1 + (3+r)*S3 - r);*/
				/*=====================*/
				nFactor = nFactor * r;
				D1 = 2*nFactor / S1 / r;
				D2 = nFactor / S1 / r;
				RTD_Log(LOGGER_INFO, "PANORAMA1 HScale up factor before ROUND = %x, In Wid =%x, Out Wid =%x \n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
				D1 = SHR(D1 + 1, 1); /*rounding*/
				D2 = SHR(D2 + 1, 1); /*rounding*/

				if ((nFactor + (3 * nFactor / r)) >= 1048576)	{	/*Can't do nonlinear SU*/
					RTD_Log(LOGGER_INFO, "PANORAMA1 Can't do nonlinear SU \n");
		/*			nFactor =(((unsigned int)(ptInSize->nWidth)<< 21) - ((unsigned int)Hini<<13))  / (ptOutSize->nWidth-1);*/
					nFactor = (((unsigned int)(ptInSize->nWidth) << 21))  / (ptOutSize->nWidth);/*Thur 20071227 modified*/
					RTD_Log(LOGGER_INFO, "PANORAMA1 HScale up factor before ROUND = %x, In Wid =%x, Out Wid =%x \n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
					nFactor = SHR((nFactor + 1), 1); /*rounding*/
					S1 = 0;
					S2 = 0;
					S3 = ptOutSize->nWidth;
					D1 = 0;
					D2 = 0;
				}
			} else {
/*				nFactor = (((unsigned int)(ptInSize->nWidth)<< 21) - ((unsigned int)Hini<<13))  / (ptOutSize->nWidth-1);*/
				nFactor = (((unsigned int)(ptInSize->nWidth) << 21))  / (ptOutSize->nWidth);/*Thur 20071228 modified*/
				VIPprintf("HScale up factor before ROUND = %x, In Wid =%x, Out Wid =%x \n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
			}
			VIPprintf("HScale up factor = %x\n", nFactor);
		} else {
			nFactor = 0xffffff;
		}
		dm_uzu_Scale_Hor_Factor_REG.regValue = nFactor;
		dm_uzu_Hor_Delta1_REG.hor_delta1 = D1;
		dm_uzu_Hor_Delta2_REG.hor_delta2 = D2;
		dm_uzu_Hor_Segment1_REG.hor_segment1 = S1;
		dm_uzu_Hor_Segment2_REG.hor_segment2 = S2;
		dm_uzu_Hor_Segment3_REG.hor_segment3 = S3;

		if (ptOutSize->nLength > ptInSize->nLength) {   /*V scale-up, set v scaling factor*/

			/*CSW- 0961128 for frame sync V scale up initial position change*/
			/*	Vini = 0x78;*/
			/*CSW+ 0961128 for frame sync V scale up initial position change by tyan*/

			/*Thur- for symmetric*/
			/*Vini = ((ptInSize->nLength*(0xFF - 0x7F))/(ptOutSize->nLength*2))+(1*(0xFF - 0x7F)/2);*/
			/*Thur+ for symmetric*/
			Vini = (unsigned char)(((ptInSize->nLength) * 255) / (2 * ptOutSize->nLength) + 127);/*for symmertic setting*/

			VIPprintf("====> Vini:%x ptInSize->nLength:%x ptOutSize->nLength:%x\n", Vini, ptInSize->nLength, ptOutSize->nLength);

			/*=======*/
			dm_uzu_Initial_Value_REG.ver_ini = Vini;
			/*nFactor = ((unsigned int)((ptInSize->nLength) << 20) - (Vini<<12)) / ((ptOutSize->nLength)-1);*/
			nFactor = ((unsigned int)((ptInSize->nLength) << 21)) / ((ptOutSize->nLength));
			VIPprintf("VScale up factor before ROUND = %x, in Len =%x, Out Len =%x\n", nFactor, ptInSize->nLength, ptOutSize->nLength);
			nFactor = SHR((nFactor + 1), 1); /*rounding*/
			VIPprintf("VScale up factor = %x\n", nFactor);
		} else {
			nFactor = 0xffffff;
		}
		dm_uzu_Scale_Ver_Factor_REG.regValue = nFactor;
		scaleup_dm_uzu_input_size_RBUS	dm_uzu_Input_Size_REG;
		dm_uzu_Input_Size_REG.regValue = rtd_inl(SCALEUP_DM_UZU_Input_Size_reg);
		dm_uzu_Input_Size_REG.hor_input_size = ptInSize->nWidth;
		dm_uzu_Input_Size_REG.ver_input_size = ptInSize->nLength;

		temp_dm_uzu_Scale_Ver_Factor_REG = dm_uzu_Scale_Ver_Factor_REG.regValue;
		temp_dm_uzu_Scale_Hor_Factor_REG = dm_uzu_Scale_Hor_Factor_REG.regValue;
		temp_dm_uzu_Hor_Delta1_REG = dm_uzu_Hor_Delta1_REG.regValue;
		temp_dm_uzu_Hor_Delta2_REG = dm_uzu_Hor_Delta2_REG.regValue;
		temp_dm_uzu_Hor_Segment1_REG = dm_uzu_Hor_Segment1_REG.regValue;
		temp_dm_uzu_Hor_Segment2_REG = dm_uzu_Hor_Segment2_REG.regValue;
		temp_dm_uzu_Hor_Segment3_REG = dm_uzu_Hor_Segment3_REG.regValue;
		temp_dm_uzu_Initial_Value_REG = dm_uzu_Initial_Value_REG.regValue;
		temp_dm_uzu_Input_Size_REG = dm_uzu_Input_Size_REG.regValue;
	}
	#endif
}

#endif


void drvif_color_ultrazoom_set_scaledown_LPF(unsigned char channel)
{
	unsigned int tmp_data;
	signed short *coef_pt;
	int i;

  if(get_mach_type()==MACH_ARCH_RTK2885P){
	// ml8 IC , run ml8 flow
	scaledown_ich1_uzd_ctrl0_RBUS		ich1_uzd_Ctrl0_REG;
	ich1_uzd_Ctrl0_REG.regValue	= IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl0_reg);

	ich1_uzd_Ctrl0_REG.buffer_mode = 2;
	ich1_uzd_Ctrl0_REG.v_y_table_sel = 1;
	ich1_uzd_Ctrl0_REG.v_zoom_en = 1;

	IoReg_Write32(SCALEDOWN_ICH1_UZD_Ctrl0_reg, ich1_uzd_Ctrl0_REG.regValue);
  }else if(get_mach_type()==MACH_ARCH_RTK2885P2){
	// ml8p IC, run ml8 flow
	M8P_scaledown_imain_uzd_ctrl0_RBUS		ich1_uzd_Ctrl0_REG;
	ich1_uzd_Ctrl0_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);

	// no show ich1_uzd_Ctrl0_REG.buffer_mode = 2;
	ich1_uzd_Ctrl0_REG.v_y_table_sel = 1;
	ich1_uzd_Ctrl0_REG.v_zoom_en = 1;

	IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);
  }else if(get_mach_type()==MACH_ARCH_RTK2885PP){
	// ml8p IC , run ml8p flow
	M8P_scaledown_imain_uzd_ctrl0_RBUS		ich1_uzd_Ctrl0_REG;
	ich1_uzd_Ctrl0_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);

	// no show ich1_uzd_Ctrl0_REG.buffer_mode = 2;
	ich1_uzd_Ctrl0_REG.v_y_table_sel = 1;
	ich1_uzd_Ctrl0_REG.v_zoom_en = 1;

	IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);
  }

	if (channel == _CHANNEL1) {		/*channel 1*/
		coef_pt = tScaleDown_VLPF_COEF_TAB[0];
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		for (i = 0 ; i < 16 ; i++) {
			tmp_data = ((unsigned int)(*coef_pt++) << 16);
			tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
			if(get_mach_type()==MACH_ARCH_RTK2885P){
				// ml8 IC , run ml8 flow
				IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
			}else if(get_mach_type()==MACH_ARCH_RTK2885P2){
				// ml8p IC, run ml8 flow
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
			}else if(get_mach_type()==MACH_ARCH_RTK2885PP){
				// ml8p IC , run ml8p flow
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
			}
		}

		coef_pt = tScaleDown_VLPF_COEF_TAB[1];
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		for (i = 0 ; i < 16 ; i++) {
			tmp_data = ((unsigned int)(*coef_pt++) << 16);
			tmp_data += (unsigned int)(*coef_pt++);
			if(get_mach_type()==MACH_ARCH_RTK2885P){
				// ml8 IC , run ml8 flow
				IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab2_C0_reg + i * 4, tmp_data);
			}else if(get_mach_type()==MACH_ARCH_RTK2885P2){
				// ml8p IC, run ml8 flow
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB2_C0_reg + i * 4, tmp_data);
			}else if(get_mach_type()==MACH_ARCH_RTK2885PP){
				// ml8p IC , run ml8p flow
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB2_C0_reg + i * 4, tmp_data);
			}
		}
	}

}




/*===============================================================*/
/**
 * CScalerSetScaleDown
 * This function is used to set scaling-down registers, including main and sub display.
 *
 * @param <info> { display-info struecture }
 * @return { none }
 * @note
 * It can be linear or non-linear either, based on the non-linear flag condition:
 */
/*void Scaler_SetScaleDown(unsigned char display)*/
void drvif_color_ultrazoom_set_scale_down(unsigned char channel, SIZE *ptInSize, SIZE *ptOutSize, unsigned char panorama)
{
/*	unsigned char FlatSdFac = 72;*/ /*This value must large than 64, scale down factor can't exceed 4 times*/
/*	unsigned short w1;*/
/*	unsigned short w2;*/
	unsigned char SDRatio;
	unsigned char SDFilter = 0;
	unsigned int tmp_data;
	signed short *coef_pt;

	unsigned char i;

	unsigned int nFactor, D;
	unsigned char Hini, Vini, a;
	unsigned short S1, S2;

	unsigned char source = 255;

	unsigned long long tmpLength = 0;

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/
  if(get_mach_type()==MACH_ARCH_RTK2885P){
	// ml8 IC , run ml8 flow
	scaledown_ich1_uzd_ctrl0_RBUS					ich1_uzd_Ctrl0_REG;
	scaledown_ich1_uzd_ctrl1_RBUS					ich1_uzd_Ctrl1_REG;
	scaledown_ich1_uzd_scale_hor_factor_RBUS		ich1_uzd_Scale_Hor_Factor_REG;
	scaledown_ich1_uzd_scale_ver_factor_RBUS		ich1_uzd_Scale_Ver_Factor_REG;
	scaledown_ich1_uzd_initial_value_RBUS			ich1_uzd_Initial_Value_REG;
	scaledown_ich1_uzd_initial_int_value_RBUS			ich1_uzd_initial_int_value_REG;

	hsd_dither_di_hsd_ctrl0_RBUS					di_hsd_ctrl0_reg;
	//hsd_dither_di_hsd_scale_hor_factor_RBUS 		di_hsd_scale_hor_factor_reg;
	hsd_dither_di_hsd_initial_value_RBUS			di_hsd_initial_value_reg;
	hsd_dither_di_hsd_hor_segment_RBUS				di_hsd_hor_segment_reg;
	/*data_path_select_RBUS 				data_path_select_reg;*/

	scaledown_ich2_uzd_ctrl0_RBUS				ich2_uzd_Ctrl0_REG;
	scaledown_ich2_uzd_ctrl1_RBUS				ich2_uzd_Ctrl1_REG;
	scaledown_ich2_uzd_h_output_size_RBUS		ich2_uzd_H_Output_Size_REG;
	scaledown_ich2_uzd_scale_hor_factor_RBUS 	ich2_uzd_Scale_Hor_Factor_REG;
	scaledown_ich2_uzd_scale_ver_factor_RBUS	ich2_uzd_Scale_Ver_Factor_REG;
	scaledown_ich2_uzd_initial_value_RBUS			ich2_uzd_Initial_Value_REG;


	ich1_uzd_Ctrl0_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl0_reg);
	ich1_uzd_Ctrl1_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl1_reg);
	ich1_uzd_Initial_Value_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl1_reg);
	ich1_uzd_initial_int_value_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH1_UZD_Initial_int_Value_reg);

	di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
	di_hsd_hor_segment_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Hor_Segment_reg);
	ich1_uzd_Scale_Ver_Factor_REG.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_Scale_Ver_Factor_reg);

	ich2_uzd_Ctrl0_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH2_UZD_Ctrl0_reg);
	ich2_uzd_Ctrl1_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH2_UZD_Ctrl1_reg);
	ich2_uzd_H_Output_Size_REG.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg);
	ich2_uzd_Initial_Value_REG.regValue	= IoReg_Read32(SCALEDOWN_ICH2_UZD_Initial_Value_reg);

	if (channel == _CHANNEL1) {		/*channel 1*/
		g_ucIsHScalerDown = 0;
		g_ucIsVScalerDown = 0;
		g_ucIsH444To422 = 0;
	}

#define TMPMUL	(16)

/*o============H scale-down=============o*/
	if (
		/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
		(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
		(ptInSize->nWidth > ptOutSize->nWidth)) {
		/*o-------calculate scaledown ratio to select one of different bandwith filters.--------o*/
#if 0
		SDRatio = ptOutSize->nWidth * TMPMUL / ptInSize->nWidth;
		if (SDRatio > (TMPMUL * 2))	/*sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > (TMPMUL * 3 / 2))/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;
#endif
		if (ptOutSize->nWidth == 0) {
			VIPprintf("output width = 0 !!!\n");
			SDRatio = 0;
		} else {
			SDRatio = (ptInSize->nWidth*TMPMUL) / ptOutSize->nWidth;
		}

		/*VIPprintf("CSW SDRatio number =%d\n", SDRatio);*/

		if (SDRatio <= ((TMPMUL * 3)/2))	/*<1.5 sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > ((TMPMUL * 3)/2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;

		/*o---------------- fill coefficients into access port--------------------o*/
		/*coef_pt = tScaleDown_COEF_TAB[SD_H_Coeff_Sel[SDFilter]];*/
		coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SD_H_Coeff_Sel[SDFilter]][0]);
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		if (channel == _CHANNEL1) {		/*channel 1*/
			/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
			ich1_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
			ich1_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/

			for (i = 0 ; i < 16 ; i++) {
				tmp_data = ((unsigned int)(*coef_pt++)<<16);
				tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
				/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
				IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
			}

			g_ucIsHScalerDown = 1;
			g_ucSDFHSel = SDFilter;
		} else {			/*channel 2*/
#if 1 /*sub channel  (jyyang)*/
			ich2_uzd_Ctrl1_REG.h_c_filter = (SDFilter+1)%3;
			ich2_uzd_Ctrl1_REG.h_y_filter = ich2_uzd_Ctrl1_REG.h_c_filter;
#endif
			/*
			if (SDFilter == 0)	{		//narrow
				ich2_uzd_Ctrl1_REG.h_c_filter = 1;
				ich2_uzd_Ctrl1_REG.h_y_filter = 1;
			} else if (SDFilter == 1)	{	//mid
				ich2_uzd_Ctrl1_REG.h_c_filter = 2;
				ich2_uzd_Ctrl1_REG.h_y_filter = 2;
			} else {					//wider
				ich2_uzd_Ctrl1_REG.h_c_filter = 0;
				ich2_uzd_Ctrl1_REG.h_y_filter = 0;
			}
			*/
		}
	}
/*o============V scale-down=============o*/
	if (ptInSize->nLength > ptOutSize->nLength) {
		/*o-------calculate scaledown ratio to select one of different bandwith filters.--------o*/
#if 0
		SDRatio = ptOutSize->nLength*TMPMUL / ptInSize->nLength;
		if (SDRatio > (TMPMUL * 2))	/*sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > (TMPMUL * 3 / 2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;
#endif
		 /*jeffrey 961231*/
		if (ptOutSize->nLength == 0) {
			SDRatio = 0;
		} else {
			SDRatio = (ptInSize->nLength*TMPMUL) / ptOutSize->nLength;
		}

		/*VIPprintf("CSW SDRatio number =%d\n", SDRatio);*/

		if (SDRatio <= ((TMPMUL * 3) / 2))	/*<1.5 sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > ((TMPMUL * 3) / 2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;


		VIPprintf("filter number =%d\n", SDFilter);

		if (channel == _CHANNEL1) {		/*ch1 horizontal input size > 1440, enable buffer extension, use 2-tap filter*/
			/*if (ptOutSize->nWidth > 1440) {*/
		} else {		/*ch2 horizontal input size > 720, enable buffer extension, use 2-tap filter*/
			/*if (ptOutSize->nWidth  > 720)*/

		}

		/*o---------------- fill coefficients into access port--------------------o*/
		/*coef_pt = tScaleDown_COEF_TAB[SD_V_Coeff_Sel[SDFilter]];*/
		coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SD_V_Coeff_Sel[SDFilter]][0]);
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		if (channel == _CHANNEL1) {		/*channel 1*/
			ich1_uzd_Ctrl0_REG.v_y_table_sel = 1;	/*TAB2*/
			ich1_uzd_Ctrl0_REG.v_c_table_sel = 1;	/*TAB2*/

			for (i = 0 ; i < 16 ; i++) {
				tmp_data = ((unsigned int)(*coef_pt++) << 16);
				tmp_data += (unsigned int)(*coef_pt++);
				IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab2_C0_reg + i * 4, tmp_data);
			}

			g_ucIsVScalerDown = 1;
			g_ucSDFVSel = SDFilter;
		} else {			/*channel 2*/
/*
			if (SDFilter == 0)	{		//narrow
				ich2_uzd_Ctrl1_REG.v_c_filter = 1;
				ich2_uzd_Ctrl1_REG.v_y_filter = 1;
			} else if (SDFilter == 1)	{	//mid
				ich2_uzd_Ctrl1_REG.v_c_filter = 2;
				ich2_uzd_Ctrl1_REG.v_y_filter = 2;
			} else {					//wider
				ich2_uzd_Ctrl1_REG.v_c_filter = 0;
				ich2_uzd_Ctrl1_REG.v_y_filter = 0;
			}
*/
		}
	} else {/*no need  V scale-down, use bypass filter*/

	}

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/

	/* for 4K scaler down grid line*/
	if (ptInSize->nWidth > 3000 && ptOutSize->nWidth <= 1366 && ich1_uzd_Ctrl0_REG.v_zoom_en == 1)
		ich1_uzd_Ctrl1_REG.four_tap_en = 1;
	else
		ich1_uzd_Ctrl1_REG.four_tap_en = 0;


	/*Decide Output data format for scale down*/
	if (channel == _CHANNEL1) {
/*============H Scale-down============*/
		if (
			/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
			(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
			(ptInSize->nWidth > ptOutSize->nWidth)) {    /*H scale-down*/
			Hini = 0x80;//0xff;/*0x78;*/

			ich1_uzd_Initial_Value_REG.hor_ini = Hini;
			ich1_uzd_initial_int_value_REG.hor_ini_int= 1;
			di_hsd_initial_value_reg.hor_ini = Hini;
			di_hsd_initial_value_reg.hor_ini_int= 1;
			a = 5;

			if (panorama && (!Scaler_DispGetScaleStatus(SLR_MAIN_DISPLAY, SLR_SCALE_H_UP))) {  /*CSW+ 0960830 Non-linear SD*/
				S1 = (ptOutSize->nWidth) >> 2;
				S2 = (ptOutSize->nWidth) - S1 * 2;
				/*=vv==old from TONY, if no problem, use this=vv==*/
				nFactor = (unsigned int)(((ptInSize->nWidth) << 21) - ((unsigned int)Hini << 13));
				/*=vv==Thur debugged=vv==*/
				/*nFactor = ((((unsigned long long)(ptInSize->nWidth))*(ptOutSize->nWidth-1))<<21) / ptOutSize->nWidth;*/
				/*===================*/
				nFactor = nFactor / ((2 * a + 1) * S1 + (a + 1) * S2 - a) * a;
				if(S1 == 0)
					D = 0;
				else
					D = nFactor / a / S1;
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
				D = SHR(D + 1, 1); /*rounding*/
				VIPprintf("\nPANORAMA2 TEST 111\n");
				VIPprintf("nPANORAMA2 Factor = %d\n", nFactor);
				VIPprintf("PANORAMA2 S1 =%d, S2 =%d, D = %d\n", S1, S2, D);

				if (nFactor < 1048576) {
					VIPprintf("PANORAMA2 Can't do nonlinear SD \n");
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					}else{
						nFactor = (unsigned int)(((ptInSize->nWidth)<<21)) / (ptOutSize->nWidth);
					}
					nFactor = SHR(nFactor + 1, 1); /*rounding*/
					VIPprintf("PANORAMA2 nFactor =%x, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
					S1 = 0;
					S2 = ptOutSize->nWidth;
					D = 0;
				}
			} else {
#ifdef CONFIG_CUSTOMER_1
				if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I)) {
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<19) - ((unsigned int)Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
					nFactor = (unsigned int)(((ptInSize->nWidth)<<19)) / (ptOutSize->nWidth) * 2;
				} else
#endif
				{
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					} else if (ptInSize->nWidth > 4095) {
						nFactor = (unsigned int)((((ptInSize->nWidth - 0) << 19) / (ptOutSize->nWidth - 0)) << 1);
					} else if (ptInSize->nWidth > 2047) {
						nFactor = (unsigned int)(((ptInSize->nWidth - 0) << 20) / (ptOutSize->nWidth - 0));
					} else {
						nFactor = (unsigned int)(((ptInSize->nWidth - 0) << 21) / (ptOutSize->nWidth - 0));
						/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) / (ptOutSize->nWidth));*/ /*old*/
						nFactor = SHR(nFactor + 1, 1); /*rounding*/
					}
				}
				VIPprintf("nFactor =%d, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				S1 = 0;
				S2 = ptOutSize->nWidth;
				D = 0;
			}
			if( nFactor>>25 ){//factor only has 25 bits
				nFactor = 0x1ffffff;
				VIPprintf("############[UZD]hwid_factor size overflow############\n");
			}
		} else {
			nFactor = 0x100000;
			S1 = 0;
			S2 = ptOutSize->nWidth;
			D = 0;
		}

		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		ich1_uzd_Scale_Hor_Factor_REG.hor_fac = nFactor;

/*VIPprintf("reg_seg1 =%x, reg_Seg_all =%x\n", ich1_uzd_Hor_Segment_REG.nl_seg1, ich1_uzd_Hor_Segment_REG.regValue);*/
		VIPprintf("nFactor =%x, input_Wid =%d, Output_Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);

/*================V Scale-down=================*/
		if (ptInSize->nLength > ptOutSize->nLength) {    /*V scale-down*/
/*			ich1_uzd_Ctrl0_REG.buffer_mode = 0x02;*/	/*buffer assign to vertical uzd*/
			Vini = 0xff;/*0x78;*/
			ich1_uzd_Initial_Value_REG.ver_ini = Vini;
			ich1_uzd_Initial_Value_REG.ver_ini_l = Vini;
			/*nFactor = (unsigned int)((ptInSize->nLength <<20) - ((unsigned int)Vini<<12)) / (ptOutSize->nLength - 1);*/
			if (ptOutSize->nLength == 0) {
				VIPprintf("output length = 0 !!!\n");
				nFactor = 0;
			} else {
				if ((ptInSize->nLength >= 1080) && (ptOutSize->nLength <= 544)) {
				/*frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail*/
				/*nFactor = (unsigned int)(((ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));*/
					/*nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));*/
					tmpLength = ((unsigned long long)(ptInSize->nLength - 1) << 21);
					do_div(tmpLength, (ptOutSize->nLength - 1));
					nFactor = tmpLength;
				} else {
					/*frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail*/
					/*nFactor = (unsigned int)(((ptInSize->nLength)<<21) / (ptOutSize->nLength));*/
					/*nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength)<<21) / (ptOutSize->nLength));*/
					tmpLength = ((unsigned long long)(ptInSize->nLength) << 21);
					do_div(tmpLength, ptOutSize->nLength);
					nFactor = tmpLength;
				}
			}
			VIPprintf("Ch1 Ver: CAP =%d, Disp =%d, factor =%d\n", ptInSize->nLength, ptOutSize->nLength, nFactor);
			nFactor = SHR(nFactor + 1, 1); /*rounding*/
			if( nFactor>>25 ){//factor only has 25 bits
				nFactor = 0x1ffffff;
				VIPprintf("############[UZD]vlen_factor size overflow############\n");
			}
			ich1_uzd_Scale_Ver_Factor_REG.ver_fac = nFactor;
		} else {
			ich1_uzd_Scale_Ver_Factor_REG.ver_fac = 0x100000;
		}

/*	ich1_uzd_Ctrl0_REG.   = 1;*/
/*	ich1_uzd_Ctrl0_REG.sort_fmt = 1;*/
/*	CLR_422_Fr_SD();*/
#ifndef BUILD_QUICK_SHOW

		if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE() && Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE()) {
			ich1_uzd_Initial_Value_REG.ver_ini_l = 255;	/*Elsie, jyyang 20140604*/
			if (Scaler_Disp3dGetInfo((SCALER_DISP_CHANNEL)channel, SLR_DISP_3D_3DTYPE) == SLR_3D_SIDE_BY_SIDE_HALF) {
				ich1_uzd_Ctrl0_REG.sel_3d_en = 1;
			} else {
				ich1_uzd_Ctrl0_REG.sel_3d_en = 0;
			}
		}
#endif
		ich1_uzd_Ctrl1_REG.lp121_en = 0;

		IoReg_Write32(SCALEDOWN_ICH1_UZD_Ctrl0_reg, ich1_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Ctrl1_reg, ich1_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Scale_Ver_Factor_reg, ich1_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Initial_Value_reg, ich1_uzd_Initial_Value_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Initial_int_Value_reg, ich1_uzd_initial_int_value_REG.regValue);
		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Scale_Hor_Factor_reg, ich1_uzd_Scale_Hor_Factor_REG.regValue);
	}

	if (channel == _CHANNEL2) {
#if 1

		if (ptInSize->nWidth > ptOutSize->nWidth) {    /*H scale-down*/
			if (gSrnnTopInfo.isSubIdle_forNNSR == 1)
			{
				ich2_uzd_Initial_Value_REG.hor_ini = 128;
				ich2_uzd_Initial_Value_REG.hor_ini_int = 1;
			}
			else
			{
				Hini = 0xff;/*0x78;*/
				ich2_uzd_Initial_Value_REG.hor_ini = Hini;
				ich2_uzd_Initial_Value_REG.hor_ini_int = 0;
			}
#ifdef CONFIG_CUSTOMER_1
			if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I))
				/*nFactor = (unsigned int)((ptInSize->nWidth<<19) - (Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
				nFactor = (unsigned int)((ptInSize->nWidth << 19)) / (ptOutSize->nWidth) * 2;
			else
#endif
			{
				/*frank@0108 add for code exception*/
				if (ptOutSize->nWidth == 0) {
					VIPprintf("output width = 0 !!!\n");
					nFactor = 0;
				} else if(ptInSize->nWidth>4095){
					nFactor = (unsigned int)((((ptInSize->nWidth-0)<<19) / (ptOutSize->nWidth-0))<<1);
				}
				else if(ptInSize->nWidth>2047){
					nFactor = (unsigned int)(((ptInSize->nWidth-0)<<20) / (ptOutSize->nWidth-0));
				}
				else {
					nFactor = (unsigned int)((ptInSize->nWidth<<21)) / (ptOutSize->nWidth);
					nFactor = SHR(nFactor + 1, 1); //rounding
				}
			}

			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = nFactor;
		} else {
			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = 0x100000;
		}
		ich2_uzd_H_Output_Size_REG.h_output_size = ptOutSize->nWidth;

		if (ptInSize->nLength > ptOutSize->nLength) {    /*V scale-down*/
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0x02;*/
			if (gSrnnTopInfo.isSubIdle_forNNSR == 1)
			{
				ich2_uzd_Initial_Value_REG.ver_ini = 128;
				ich2_uzd_Initial_Value_REG.ver_ini_int = 1;
			}
			else
			{
				Vini = 0xff;/*0x78;*/
				ich2_uzd_Initial_Value_REG.ver_ini = Vini;
				ich2_uzd_Initial_Value_REG.ver_ini_int = 0;
			}
			/*nFactor = (unsigned int)((ptInSize->nLength << 20) - (Vini<<12)) / (ptOutSize->nLength - 1);*/
			/*frank@0108 add for code exception*/
			if (ptOutSize->nLength == 0) {
				VIPprintf("output length = 0 !!!\n");
				nFactor = 0;
			} else {
				if((ptInSize->nLength>=1080) && (ptOutSize->nLength<=544)){
				//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
				//nFactor = (unsigned int)(((ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					tmpLength = ((unsigned long long)(ptInSize->nLength-1)<<21);
					do_div(tmpLength, (ptOutSize->nLength-1));
					nFactor = tmpLength;
				}
				else{
					//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
					//nFactor = (unsigned int)(((ptInSize->nLength)<<21) / (ptOutSize->nLength));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength)<<21) / (ptOutSize->nLength));
					tmpLength = ((unsigned long long)(ptInSize->nLength)<<21);
					do_div(tmpLength, (ptOutSize->nLength));
					nFactor = tmpLength;
				}
			}
			nFactor = SHR(nFactor + 1, 1); /*rounding*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = nFactor;
		} else {
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0;*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = 0x100000;
		}

/*	ich2_uzd_Ctrl0_REG.output_fmt = 1;*/
/*	CLR_422_Fr_SD();*/

		IoReg_Write32(SCALEDOWN_ICH2_UZD_Ctrl0_reg, ich2_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Ctrl1_reg, ich2_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg, ich2_uzd_H_Output_Size_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Scale_Hor_Factor_reg, ich2_uzd_Scale_Hor_Factor_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Scale_Ver_Factor_reg, ich2_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Initial_Value_reg, ich2_uzd_Initial_Value_REG.regValue);
#endif
	}
  }else if(get_mach_type()==MACH_ARCH_RTK2885P2){
	// ml8p IC, run ml8 flow
	M8P_scaledown_imain_uzd_ctrl0_RBUS					ich1_uzd_Ctrl0_REG;
	M8P_scaledown_imain_uzd_ctrl1_RBUS					ich1_uzd_Ctrl1_REG;
	M8P_scaledown_imain_uzd_scale_hor_factor_RBUS		ich1_uzd_Scale_Hor_Factor_REG;
	M8P_scaledown_imain_uzd_scale_ver_factor_RBUS		ich1_uzd_Scale_Ver_Factor_REG;
	M8P_scaledown_imain_uzd_initial_value_RBUS			ich1_uzd_Initial_Value_REG;
	M8P_scaledown_imain_uzd_initial_int_value_RBUS			ich1_uzd_initial_int_value_REG;

	hsd_dither_di_hsd_ctrl0_RBUS					di_hsd_ctrl0_reg;
	//hsd_dither_di_hsd_scale_hor_factor_RBUS 		di_hsd_scale_hor_factor_reg;
	hsd_dither_di_hsd_initial_value_RBUS			di_hsd_initial_value_reg;
	hsd_dither_di_hsd_hor_segment_RBUS				di_hsd_hor_segment_reg;
	/*data_path_select_RBUS 				data_path_select_reg;*/

	M8P_scaledown_isub_uzd_ctrl0_RBUS				ich2_uzd_Ctrl0_REG;
	M8P_scaledown_isub_uzd_ctrl1_RBUS				ich2_uzd_Ctrl1_REG;
	scaledown_ich2_uzd_h_output_size_RBUS		ich2_uzd_H_Output_Size_REG;
	M8P_scaledown_isub_uzd_scale_hor_factor_RBUS 	ich2_uzd_Scale_Hor_Factor_REG;
	M8P_scaledown_isub_uzd_scale_ver_factor_RBUS	ich2_uzd_Scale_Ver_Factor_REG;
	M8P_scaledown_isub_uzd_initial_value_RBUS			ich2_uzd_Initial_Value_REG;
	M8P_scaledown_isub_uzd_initial_int_value_RBUS			ich2_uzd_initial_int_value_REG;

	ich1_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
	ich1_uzd_Ctrl1_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg);
	ich1_uzd_Initial_Value_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg);
	ich1_uzd_initial_int_value_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg);

	di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
	di_hsd_hor_segment_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Hor_Segment_reg);
	ich1_uzd_Scale_Ver_Factor_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg);

	ich2_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
	ich2_uzd_Ctrl1_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL1_reg);
	ich2_uzd_H_Output_Size_REG.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg);
	ich2_uzd_Initial_Value_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_VALUE_reg);

	if (channel == _CHANNEL1) {		/*channel 1*/
		g_ucIsHScalerDown = 0;
		g_ucIsVScalerDown = 0;
		g_ucIsH444To422 = 0;
	}

#define TMPMUL	(16)

/*o============H scale-down=============o*/
	if (
		/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
		(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
		(ptInSize->nWidth > ptOutSize->nWidth)) {
		/*o-------calculate scaledown ratio to select one of different bandwith filters.--------o*/
#if 0
		SDRatio = ptOutSize->nWidth * TMPMUL / ptInSize->nWidth;
		if (SDRatio > (TMPMUL * 2))	/*sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > (TMPMUL * 3 / 2))/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;
#endif
		if (ptOutSize->nWidth == 0) {
			VIPprintf("output width = 0 !!!\n");
			SDRatio = 0;
		} else {
			SDRatio = (ptInSize->nWidth*TMPMUL) / ptOutSize->nWidth;
		}

		/*VIPprintf("CSW SDRatio number =%d\n", SDRatio);*/

		if (SDRatio <= ((TMPMUL * 3)/2))	/*<1.5 sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > ((TMPMUL * 3)/2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;

		/*o---------------- fill coefficients into access port--------------------o*/
		/*coef_pt = tScaleDown_COEF_TAB[SD_H_Coeff_Sel[SDFilter]];*/
		coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SD_H_Coeff_Sel[SDFilter]][0]);
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		if (channel == _CHANNEL1) {		/*channel 1*/
			/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
			ich1_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
			ich1_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/

			for (i = 0 ; i < 16 ; i++) {
				tmp_data = ((unsigned int)(*coef_pt++)<<16);
				tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
				/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
			}

			g_ucIsHScalerDown = 1;
			g_ucSDFHSel = SDFilter;
		} else {			/*channel 2*/
#if 1 /*sub channel  (jyyang)*/
			ich2_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/
			ich2_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
#endif
			/*
			if (SDFilter == 0)	{		//narrow
				ich2_uzd_Ctrl1_REG.h_c_filter = 1;
				ich2_uzd_Ctrl1_REG.h_y_filter = 1;
			} else if (SDFilter == 1)	{	//mid
				ich2_uzd_Ctrl1_REG.h_c_filter = 2;
				ich2_uzd_Ctrl1_REG.h_y_filter = 2;
			} else {					//wider
				ich2_uzd_Ctrl1_REG.h_c_filter = 0;
				ich2_uzd_Ctrl1_REG.h_y_filter = 0;
			}
			*/
		}
	}
/*o============V scale-down=============o*/
	if (ptInSize->nLength > ptOutSize->nLength) {
		/*o-------calculate scaledown ratio to select one of different bandwith filters.--------o*/
#if 0
		SDRatio = ptOutSize->nLength*TMPMUL / ptInSize->nLength;
		if (SDRatio > (TMPMUL * 2))	/*sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > (TMPMUL * 3 / 2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;
#endif
		 /*jeffrey 961231*/
		if (ptOutSize->nLength == 0) {
			SDRatio = 0;
		} else {
			SDRatio = (ptInSize->nLength*TMPMUL) / ptOutSize->nLength;
		}

		/*VIPprintf("CSW SDRatio number =%d\n", SDRatio);*/

		if (SDRatio <= ((TMPMUL * 3) / 2))	/*<1.5 sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > ((TMPMUL * 3) / 2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;


		VIPprintf("filter number =%d\n", SDFilter);

		if (channel == _CHANNEL1) {		/*ch1 horizontal input size > 1440, enable buffer extension, use 2-tap filter*/
			/*if (ptOutSize->nWidth > 1440) {*/
		} else {		/*ch2 horizontal input size > 720, enable buffer extension, use 2-tap filter*/
			/*if (ptOutSize->nWidth  > 720)*/

		}

		/*o---------------- fill coefficients into access port--------------------o*/
		/*coef_pt = tScaleDown_COEF_TAB[SD_V_Coeff_Sel[SDFilter]];*/
		coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SD_V_Coeff_Sel[SDFilter]][0]);
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		if (channel == _CHANNEL1) {		/*channel 1*/
			ich1_uzd_Ctrl0_REG.v_y_table_sel = 1;	/*TAB2*/
			ich1_uzd_Ctrl0_REG.v_c_table_sel = 1;	/*TAB2*/

			for (i = 0 ; i < 16 ; i++) {
				tmp_data = ((unsigned int)(*coef_pt++) << 16);
				tmp_data += (unsigned int)(*coef_pt++);
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB2_C0_reg + i * 4, tmp_data);
			}

			g_ucIsVScalerDown = 1;
			g_ucSDFVSel = SDFilter;
		} else {			/*channel 2*/
/*
			if (SDFilter == 0)	{		//narrow
				ich2_uzd_Ctrl1_REG.v_c_filter = 1;
				ich2_uzd_Ctrl1_REG.v_y_filter = 1;
			} else if (SDFilter == 1)	{	//mid
				ich2_uzd_Ctrl1_REG.v_c_filter = 2;
				ich2_uzd_Ctrl1_REG.v_y_filter = 2;
			} else {					//wider
				ich2_uzd_Ctrl1_REG.v_c_filter = 0;
				ich2_uzd_Ctrl1_REG.v_y_filter = 0;
			}
*/
		}
	} else {/*no need  V scale-down, use bypass filter*/

	}

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/

	/* for 4K scaler down grid line*/
	if (ptInSize->nWidth > 3000 && ptOutSize->nWidth <= 1366 && ich1_uzd_Ctrl0_REG.v_zoom_en == 1)
		ich1_uzd_Ctrl1_REG.four_tap_en = 1;
	else
		ich1_uzd_Ctrl1_REG.four_tap_en = 0;


	/*Decide Output data format for scale down*/
	if (channel == _CHANNEL1) {
/*============H Scale-down============*/
		if (
			/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
			(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
			(ptInSize->nWidth > ptOutSize->nWidth)) {    /*H scale-down*/
			Hini = 0x80;//0xff;/*0x78;*/

			ich1_uzd_Initial_Value_REG.hor_ini = Hini;
			ich1_uzd_initial_int_value_REG.hor_ini_int= 1;
			di_hsd_initial_value_reg.hor_ini = Hini;
			di_hsd_initial_value_reg.hor_ini_int= 1;
			a = 5;

			if (panorama && (!Scaler_DispGetScaleStatus(SLR_MAIN_DISPLAY, SLR_SCALE_H_UP))) {  /*CSW+ 0960830 Non-linear SD*/
				S1 = (ptOutSize->nWidth) >> 2;
				S2 = (ptOutSize->nWidth) - S1 * 2;
				/*=vv==old from TONY, if no problem, use this=vv==*/
				nFactor = (unsigned int)(((ptInSize->nWidth) << 21) - ((unsigned int)Hini << 13));
				/*=vv==Thur debugged=vv==*/
				/*nFactor = ((((unsigned long long)(ptInSize->nWidth))*(ptOutSize->nWidth-1))<<21) / ptOutSize->nWidth;*/
				/*===================*/
				nFactor = nFactor / ((2 * a + 1) * S1 + (a + 1) * S2 - a) * a;
				if(S1 == 0)
					D = 0;
				else
					D = nFactor / a / S1;
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
				D = SHR(D + 1, 1); /*rounding*/
				VIPprintf("\nPANORAMA2 TEST 111\n");
				VIPprintf("nPANORAMA2 Factor = %d\n", nFactor);
				VIPprintf("PANORAMA2 S1 =%d, S2 =%d, D = %d\n", S1, S2, D);

				if (nFactor < 1048576) {
					VIPprintf("PANORAMA2 Can't do nonlinear SD \n");
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					}else{
						nFactor = (unsigned int)(((ptInSize->nWidth)<<21)) / (ptOutSize->nWidth);
					}
					nFactor = SHR(nFactor + 1, 1); /*rounding*/
					VIPprintf("PANORAMA2 nFactor =%x, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
					S1 = 0;
					S2 = ptOutSize->nWidth;
					D = 0;
				}
			} else {
#ifdef CONFIG_CUSTOMER_1
				if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I)) {
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<19) - ((unsigned int)Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
					nFactor = (unsigned int)(((ptInSize->nWidth)<<19)) / (ptOutSize->nWidth) * 2;
				} else
#endif
				{
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					} else if (ptInSize->nWidth > 4095) {
						nFactor = (unsigned int)((((ptInSize->nWidth - 0) << 19) / (ptOutSize->nWidth - 0)) << 1);
					} else if (ptInSize->nWidth > 2047) {
						nFactor = (unsigned int)(((ptInSize->nWidth - 0) << 20) / (ptOutSize->nWidth - 0));
					} else {
						nFactor = (unsigned int)(((ptInSize->nWidth - 0) << 21) / (ptOutSize->nWidth - 0));
						/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) / (ptOutSize->nWidth));*/ /*old*/
						nFactor = SHR(nFactor + 1, 1); /*rounding*/
					}
				}
				VIPprintf("nFactor =%d, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				S1 = 0;
				S2 = ptOutSize->nWidth;
				D = 0;
			}
			if( nFactor>>25 ){//factor only has 25 bits
				nFactor = 0x1ffffff;
				VIPprintf("############[UZD]hwid_factor size overflow############\n");
			}
		} else {
			nFactor = 0x100000;
			S1 = 0;
			S2 = ptOutSize->nWidth;
			D = 0;
		}

		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		ich1_uzd_Scale_Hor_Factor_REG.hor_fac = nFactor;

/*VIPprintf("reg_seg1 =%x, reg_Seg_all =%x\n", ich1_uzd_Hor_Segment_REG.nl_seg1, ich1_uzd_Hor_Segment_REG.regValue);*/
		VIPprintf("nFactor =%x, input_Wid =%d, Output_Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);

/*================V Scale-down=================*/
		if (ptInSize->nLength > ptOutSize->nLength) {    /*V scale-down*/
/*			ich1_uzd_Ctrl0_REG.buffer_mode = 0x02;*/	/*buffer assign to vertical uzd*/
			Vini = 0xff;/*0x78;*/
			ich1_uzd_Initial_Value_REG.ver_ini = Vini;
			/*nFactor = (unsigned int)((ptInSize->nLength <<20) - ((unsigned int)Vini<<12)) / (ptOutSize->nLength - 1);*/
			if (ptOutSize->nLength == 0) {
				VIPprintf("output length = 0 !!!\n");
				nFactor = 0;
			} else {
				if ((ptInSize->nLength >= 1080) && (ptOutSize->nLength <= 544)) {
				/*frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail*/
				/*nFactor = (unsigned int)(((ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));*/
					/*nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));*/
					tmpLength = ((unsigned long long)(ptInSize->nLength - 1) << 21);
					do_div(tmpLength, (ptOutSize->nLength - 1));
					nFactor = tmpLength;
				} else {
					/*frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail*/
					/*nFactor = (unsigned int)(((ptInSize->nLength)<<21) / (ptOutSize->nLength));*/
					/*nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength)<<21) / (ptOutSize->nLength));*/
					tmpLength = ((unsigned long long)(ptInSize->nLength) << 21);
					do_div(tmpLength, ptOutSize->nLength);
					nFactor = tmpLength;
				}
			}
			VIPprintf("Ch1 Ver: CAP =%d, Disp =%d, factor =%d\n", ptInSize->nLength, ptOutSize->nLength, nFactor);
			nFactor = SHR(nFactor + 1, 1); /*rounding*/
			if( nFactor>>25 ){//factor only has 25 bits
				nFactor = 0x1ffffff;
				VIPprintf("############[UZD]vlen_factor size overflow############\n");
			}
			ich1_uzd_Scale_Ver_Factor_REG.ver_fac = nFactor;
		} else {
			ich1_uzd_Scale_Ver_Factor_REG.ver_fac = 0x100000;
		}

/*	ich1_uzd_Ctrl0_REG.   = 1;*/
/*	ich1_uzd_Ctrl0_REG.sort_fmt = 1;*/
/*	CLR_422_Fr_SD();*/
		ich1_uzd_Ctrl1_REG.lp121_en = 0;

		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg, ich1_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg, ich1_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg, ich1_uzd_Initial_Value_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg, ich1_uzd_initial_int_value_REG.regValue);
		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_HOR_FACTOR_reg, ich1_uzd_Scale_Hor_Factor_REG.regValue);
	}

	if (channel == _CHANNEL2) {
#if 1

		if (ptInSize->nWidth > ptOutSize->nWidth) {    /*H scale-down*/
			if (gSrnnTopInfo.isSubIdle_forNNSR == 1)
			{
				ich2_uzd_Initial_Value_REG.hor_ini = 128;
				ich2_uzd_initial_int_value_REG.hor_ini_int = 1;
			}
			else
			{
				Hini = 0xff;/*0x78;*/
				ich2_uzd_Initial_Value_REG.hor_ini = Hini;
				ich2_uzd_initial_int_value_REG.hor_ini_int = 0;
			}
#ifdef CONFIG_CUSTOMER_1
			if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I))
				/*nFactor = (unsigned int)((ptInSize->nWidth<<19) - (Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
				nFactor = (unsigned int)((ptInSize->nWidth << 19)) / (ptOutSize->nWidth) * 2;
			else
#endif
			{
				/*frank@0108 add for code exception*/
				if (ptOutSize->nWidth == 0) {
					VIPprintf("output width = 0 !!!\n");
					nFactor = 0;
				} else if(ptInSize->nWidth>4095){
					nFactor = (unsigned int)((((ptInSize->nWidth-0)<<19) / (ptOutSize->nWidth-0))<<1);
				}
				else if(ptInSize->nWidth>2047){
					nFactor = (unsigned int)(((ptInSize->nWidth-0)<<20) / (ptOutSize->nWidth-0));
				}
				else {
					nFactor = (unsigned int)((ptInSize->nWidth<<21)) / (ptOutSize->nWidth);
					nFactor = SHR(nFactor + 1, 1); //rounding
				}
			}

			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = nFactor;
		} else {
			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = 0x100000;
		}
		ich2_uzd_H_Output_Size_REG.h_output_size = ptOutSize->nWidth;

		if (ptInSize->nLength > ptOutSize->nLength) {    /*V scale-down*/
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0x02;*/
			if (gSrnnTopInfo.isSubIdle_forNNSR == 1)
			{
				ich2_uzd_Initial_Value_REG.ver_ini = 128;
				ich2_uzd_initial_int_value_REG.ver_ini_int = 1;
			}
			else
			{
				Vini = 0xff;/*0x78;*/
				ich2_uzd_Initial_Value_REG.ver_ini = Vini;
				ich2_uzd_initial_int_value_REG.ver_ini_int = 0;
			}
			/*nFactor = (unsigned int)((ptInSize->nLength << 20) - (Vini<<12)) / (ptOutSize->nLength - 1);*/
			/*frank@0108 add for code exception*/
			if (ptOutSize->nLength == 0) {
				VIPprintf("output length = 0 !!!\n");
				nFactor = 0;
			} else {
				if((ptInSize->nLength>=1080) && (ptOutSize->nLength<=544)){
				//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
				//nFactor = (unsigned int)(((ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					tmpLength = ((unsigned long long)(ptInSize->nLength-1)<<21);
					do_div(tmpLength, (ptOutSize->nLength-1));
					nFactor = tmpLength;
				}
				else{
					//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
					//nFactor = (unsigned int)(((ptInSize->nLength)<<21) / (ptOutSize->nLength));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength)<<21) / (ptOutSize->nLength));
					tmpLength = ((unsigned long long)(ptInSize->nLength)<<21);
					do_div(tmpLength, (ptOutSize->nLength));
					nFactor = tmpLength;
				}
			}
			nFactor = SHR(nFactor + 1, 1); /*rounding*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = nFactor;
		} else {
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0;*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = 0x100000;
		}

/*	ich2_uzd_Ctrl0_REG.output_fmt = 1;*/
/*	CLR_422_Fr_SD();*/

		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, ich2_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL1_reg, ich2_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg, ich2_uzd_H_Output_Size_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_SCALE_HOR_FACTOR_reg, ich2_uzd_Scale_Hor_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_SCALE_VER_FACTOR_reg, ich2_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_VALUE_reg, ich2_uzd_Initial_Value_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_INT_VALUE_reg, ich2_uzd_initial_int_value_REG.regValue);
#endif
	}
  }else if(get_mach_type()==MACH_ARCH_RTK2885PP){
	// ml8p IC , run ml8p flow
	M8P_scaledown_imain_uzd_ctrl0_RBUS					ich1_uzd_Ctrl0_REG;
	M8P_scaledown_imain_uzd_ctrl1_RBUS					ich1_uzd_Ctrl1_REG;
	M8P_scaledown_imain_uzd_scale_hor_factor_RBUS		ich1_uzd_Scale_Hor_Factor_REG;
	M8P_scaledown_imain_uzd_scale_ver_factor_RBUS		ich1_uzd_Scale_Ver_Factor_REG;
	M8P_scaledown_imain_uzd_initial_value_RBUS			ich1_uzd_Initial_Value_REG;
	M8P_scaledown_imain_uzd_initial_int_value_RBUS			ich1_uzd_initial_int_value_REG;

	hsd_dither_di_hsd_ctrl0_RBUS					di_hsd_ctrl0_reg;
	//hsd_dither_di_hsd_scale_hor_factor_RBUS 		di_hsd_scale_hor_factor_reg;
	hsd_dither_di_hsd_initial_value_RBUS			di_hsd_initial_value_reg;
	hsd_dither_di_hsd_hor_segment_RBUS				di_hsd_hor_segment_reg;
	/*data_path_select_RBUS 				data_path_select_reg;*/

	M8P_scaledown_isub_uzd_ctrl0_RBUS				ich2_uzd_Ctrl0_REG;
	M8P_scaledown_isub_uzd_ctrl1_RBUS				ich2_uzd_Ctrl1_REG;
	scaledown_ich2_uzd_h_output_size_RBUS		ich2_uzd_H_Output_Size_REG;
	M8P_scaledown_isub_uzd_scale_hor_factor_RBUS 	ich2_uzd_Scale_Hor_Factor_REG;
	M8P_scaledown_isub_uzd_scale_ver_factor_RBUS	ich2_uzd_Scale_Ver_Factor_REG;
	M8P_scaledown_isub_uzd_initial_value_RBUS			ich2_uzd_Initial_Value_REG;
	M8P_scaledown_isub_uzd_initial_int_value_RBUS			ich2_uzd_initial_int_value_REG;

	ich1_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
	ich1_uzd_Ctrl1_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg);
	ich1_uzd_Initial_Value_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg);
	ich1_uzd_initial_int_value_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg);

	di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
	di_hsd_hor_segment_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Hor_Segment_reg);
	ich1_uzd_Scale_Ver_Factor_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg);

	ich2_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
	ich2_uzd_Ctrl1_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL1_reg);
	ich2_uzd_H_Output_Size_REG.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg);
	ich2_uzd_Initial_Value_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_VALUE_reg);

	if (channel == _CHANNEL1) {		/*channel 1*/
		g_ucIsHScalerDown = 0;
		g_ucIsVScalerDown = 0;
		g_ucIsH444To422 = 0;
	}

#define TMPMUL	(16)

/*o============H scale-down=============o*/
	if (
		/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
		(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
		(ptInSize->nWidth > ptOutSize->nWidth)) {
		/*o-------calculate scaledown ratio to select one of different bandwith filters.--------o*/
#if 0
		SDRatio = ptOutSize->nWidth * TMPMUL / ptInSize->nWidth;
		if (SDRatio > (TMPMUL * 2))	/*sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > (TMPMUL * 3 / 2))/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;
#endif
		if (ptOutSize->nWidth == 0) {
			VIPprintf("output width = 0 !!!\n");
			SDRatio = 0;
		} else {
			SDRatio = (ptInSize->nWidth*TMPMUL) / ptOutSize->nWidth;
		}

		/*VIPprintf("CSW SDRatio number =%d\n", SDRatio);*/

		if (SDRatio <= ((TMPMUL * 3)/2))	/*<1.5 sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > ((TMPMUL * 3)/2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;

		/*o---------------- fill coefficients into access port--------------------o*/
		/*coef_pt = tScaleDown_COEF_TAB[SD_H_Coeff_Sel[SDFilter]];*/
		coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SD_H_Coeff_Sel[SDFilter]][0]);
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		if (channel == _CHANNEL1) {		/*channel 1*/
			/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
			ich1_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
			ich1_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/

			for (i = 0 ; i < 16 ; i++) {
				tmp_data = ((unsigned int)(*coef_pt++)<<16);
				tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
				/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
			}

			g_ucIsHScalerDown = 1;
			g_ucSDFHSel = SDFilter;
		} else {			/*channel 2*/
#if 1 /*sub channel  (jyyang)*/
			ich2_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/
			ich2_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
#endif
			/*
			if (SDFilter == 0)	{		//narrow
				ich2_uzd_Ctrl1_REG.h_c_filter = 1;
				ich2_uzd_Ctrl1_REG.h_y_filter = 1;
			} else if (SDFilter == 1)	{	//mid
				ich2_uzd_Ctrl1_REG.h_c_filter = 2;
				ich2_uzd_Ctrl1_REG.h_y_filter = 2;
			} else {					//wider
				ich2_uzd_Ctrl1_REG.h_c_filter = 0;
				ich2_uzd_Ctrl1_REG.h_y_filter = 0;
			}
			*/
		}
	}
/*o============V scale-down=============o*/
	if (ptInSize->nLength > ptOutSize->nLength) {
		/*o-------calculate scaledown ratio to select one of different bandwith filters.--------o*/
#if 0
		SDRatio = ptOutSize->nLength*TMPMUL / ptInSize->nLength;
		if (SDRatio > (TMPMUL * 2))	/*sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > (TMPMUL * 3 / 2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;
#endif
		 /*jeffrey 961231*/
		if (ptOutSize->nLength == 0) {
			SDRatio = 0;
		} else {
			SDRatio = (ptInSize->nLength*TMPMUL) / ptOutSize->nLength;
		}

		/*VIPprintf("CSW SDRatio number =%d\n", SDRatio);*/

		if (SDRatio <= ((TMPMUL * 3) / 2))	/*<1.5 sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > ((TMPMUL * 3) / 2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;


		VIPprintf("filter number =%d\n", SDFilter);

		if (channel == _CHANNEL1) {		/*ch1 horizontal input size > 1440, enable buffer extension, use 2-tap filter*/
			/*if (ptOutSize->nWidth > 1440) {*/
		} else {		/*ch2 horizontal input size > 720, enable buffer extension, use 2-tap filter*/
			/*if (ptOutSize->nWidth  > 720)*/

		}

		/*o---------------- fill coefficients into access port--------------------o*/
		/*coef_pt = tScaleDown_COEF_TAB[SD_V_Coeff_Sel[SDFilter]];*/
		coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SD_V_Coeff_Sel[SDFilter]][0]);
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		if (channel == _CHANNEL1) {		/*channel 1*/
			ich1_uzd_Ctrl0_REG.v_y_table_sel = 1;	/*TAB2*/
			ich1_uzd_Ctrl0_REG.v_c_table_sel = 1;	/*TAB2*/

			for (i = 0 ; i < 16 ; i++) {
				tmp_data = ((unsigned int)(*coef_pt++) << 16);
				tmp_data += (unsigned int)(*coef_pt++);
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB2_C0_reg + i * 4, tmp_data);
			}

			g_ucIsVScalerDown = 1;
			g_ucSDFVSel = SDFilter;
		} else {			/*channel 2*/
/*
			if (SDFilter == 0)	{		//narrow
				ich2_uzd_Ctrl1_REG.v_c_filter = 1;
				ich2_uzd_Ctrl1_REG.v_y_filter = 1;
			} else if (SDFilter == 1)	{	//mid
				ich2_uzd_Ctrl1_REG.v_c_filter = 2;
				ich2_uzd_Ctrl1_REG.v_y_filter = 2;
			} else {					//wider
				ich2_uzd_Ctrl1_REG.v_c_filter = 0;
				ich2_uzd_Ctrl1_REG.v_y_filter = 0;
			}
*/
		}
	} else {/*no need  V scale-down, use bypass filter*/

	}

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/

	/* for 4K scaler down grid line*/
	if (ptInSize->nWidth > 3000 && ptOutSize->nWidth <= 1366 && ich1_uzd_Ctrl0_REG.v_zoom_en == 1)
		ich1_uzd_Ctrl1_REG.four_tap_en = 1;
	else
		ich1_uzd_Ctrl1_REG.four_tap_en = 0;


	/*Decide Output data format for scale down*/
	if (channel == _CHANNEL1) {
/*============H Scale-down============*/
		if (
			/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
			(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
			(ptInSize->nWidth > ptOutSize->nWidth)) {    /*H scale-down*/
			Hini = 0x80;//0xff;/*0x78;*/

			ich1_uzd_Initial_Value_REG.hor_ini = Hini;
			ich2_uzd_initial_int_value_REG.hor_ini_int= 1;
			di_hsd_initial_value_reg.hor_ini = Hini;
			di_hsd_initial_value_reg.hor_ini_int= 1;
			a = 5;

			if (panorama && (!Scaler_DispGetScaleStatus(SLR_MAIN_DISPLAY, SLR_SCALE_H_UP))) {  /*CSW+ 0960830 Non-linear SD*/
				S1 = (ptOutSize->nWidth) >> 2;
				S2 = (ptOutSize->nWidth) - S1 * 2;
				/*=vv==old from TONY, if no problem, use this=vv==*/
				nFactor = (unsigned int)(((ptInSize->nWidth) << 21) - ((unsigned int)Hini << 13));
				/*=vv==Thur debugged=vv==*/
				/*nFactor = ((((unsigned long long)(ptInSize->nWidth))*(ptOutSize->nWidth-1))<<21) / ptOutSize->nWidth;*/
				/*===================*/
				nFactor = nFactor / ((2 * a + 1) * S1 + (a + 1) * S2 - a) * a;
				if(S1 == 0)
					D = 0;
				else
					D = nFactor / a / S1;
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
				D = SHR(D + 1, 1); /*rounding*/
				VIPprintf("\nPANORAMA2 TEST 111\n");
				VIPprintf("nPANORAMA2 Factor = %d\n", nFactor);
				VIPprintf("PANORAMA2 S1 =%d, S2 =%d, D = %d\n", S1, S2, D);

				if (nFactor < 1048576) {
					VIPprintf("PANORAMA2 Can't do nonlinear SD \n");
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					}else{
						nFactor = (unsigned int)(((ptInSize->nWidth)<<21)) / (ptOutSize->nWidth);
					}
					nFactor = SHR(nFactor + 1, 1); /*rounding*/
					VIPprintf("PANORAMA2 nFactor =%x, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
					S1 = 0;
					S2 = ptOutSize->nWidth;
					D = 0;
				}
			} else {
#ifdef CONFIG_CUSTOMER_1
				if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I)) {
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<19) - ((unsigned int)Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
					nFactor = (unsigned int)(((ptInSize->nWidth)<<19)) / (ptOutSize->nWidth) * 2;
				} else
#endif
				{
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					} else if (ptInSize->nWidth > 4095) {
						nFactor = (unsigned int)((((ptInSize->nWidth - 0) << 19) / (ptOutSize->nWidth - 0)) << 1);
					} else if (ptInSize->nWidth > 2047) {
						nFactor = (unsigned int)(((ptInSize->nWidth - 0) << 20) / (ptOutSize->nWidth - 0));
					} else {
						nFactor = (unsigned int)(((ptInSize->nWidth - 0) << 21) / (ptOutSize->nWidth - 0));
						/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) / (ptOutSize->nWidth));*/ /*old*/
						nFactor = SHR(nFactor + 1, 1); /*rounding*/
					}
				}
				VIPprintf("nFactor =%d, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				S1 = 0;
				S2 = ptOutSize->nWidth;
				D = 0;
			}
			if( nFactor>>25 ){//factor only has 25 bits
				nFactor = 0x1ffffff;
				VIPprintf("############[UZD]hwid_factor size overflow############\n");
			}
		} else {
			nFactor = 0x100000;
			S1 = 0;
			S2 = ptOutSize->nWidth;
			D = 0;
		}

		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		ich1_uzd_Scale_Hor_Factor_REG.hor_fac = nFactor;

/*VIPprintf("reg_seg1 =%x, reg_Seg_all =%x\n", ich1_uzd_Hor_Segment_REG.nl_seg1, ich1_uzd_Hor_Segment_REG.regValue);*/
		VIPprintf("nFactor =%x, input_Wid =%d, Output_Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);

/*================V Scale-down=================*/
		if (ptInSize->nLength > ptOutSize->nLength) {    /*V scale-down*/
/*			ich1_uzd_Ctrl0_REG.buffer_mode = 0x02;*/	/*buffer assign to vertical uzd*/
			Vini = 0xff;/*0x78;*/
			ich1_uzd_Initial_Value_REG.ver_ini = Vini;
			/*nFactor = (unsigned int)((ptInSize->nLength <<20) - ((unsigned int)Vini<<12)) / (ptOutSize->nLength - 1);*/
			if (ptOutSize->nLength == 0) {
				VIPprintf("output length = 0 !!!\n");
				nFactor = 0;
			} else {
				if ((ptInSize->nLength >= 1080) && (ptOutSize->nLength <= 544)) {
				/*frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail*/
				/*nFactor = (unsigned int)(((ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));*/
					/*nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));*/
					tmpLength = ((unsigned long long)(ptInSize->nLength - 1) << 21);
					do_div(tmpLength, (ptOutSize->nLength - 1));
					nFactor = tmpLength;
				} else {
					/*frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail*/
					/*nFactor = (unsigned int)(((ptInSize->nLength)<<21) / (ptOutSize->nLength));*/
					/*nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength)<<21) / (ptOutSize->nLength));*/
					tmpLength = ((unsigned long long)(ptInSize->nLength) << 21);
					do_div(tmpLength, ptOutSize->nLength);
					nFactor = tmpLength;
				}
			}
			VIPprintf("Ch1 Ver: CAP =%d, Disp =%d, factor =%d\n", ptInSize->nLength, ptOutSize->nLength, nFactor);
			nFactor = SHR(nFactor + 1, 1); /*rounding*/
			if( nFactor>>25 ){//factor only has 25 bits
				nFactor = 0x1ffffff;
				VIPprintf("############[UZD]vlen_factor size overflow############\n");
			}
			ich1_uzd_Scale_Ver_Factor_REG.ver_fac = nFactor;
		} else {
			ich1_uzd_Scale_Ver_Factor_REG.ver_fac = 0x100000;
		}

/*	ich1_uzd_Ctrl0_REG.   = 1;*/
/*	ich1_uzd_Ctrl0_REG.sort_fmt = 1;*/
/*	CLR_422_Fr_SD();*/
		ich1_uzd_Ctrl1_REG.lp121_en = 0;

		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg, ich1_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg, ich1_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg, ich1_uzd_Initial_Value_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg, ich1_uzd_initial_int_value_REG.regValue);
		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_HOR_FACTOR_reg, ich1_uzd_Scale_Hor_Factor_REG.regValue);
	}

	if (channel == _CHANNEL2) {
#if 1

		if (ptInSize->nWidth > ptOutSize->nWidth) {    /*H scale-down*/
			if (gSrnnTopInfo.isSubIdle_forNNSR == 1)
			{
				ich2_uzd_Initial_Value_REG.hor_ini = 128;
				ich2_uzd_initial_int_value_REG.hor_ini_int = 1;
			}
			else
			{
				Hini = 0xff;/*0x78;*/
				ich2_uzd_Initial_Value_REG.hor_ini = Hini;
				ich2_uzd_initial_int_value_REG.hor_ini_int = 0;
			}
#ifdef CONFIG_CUSTOMER_1
			if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I))
				/*nFactor = (unsigned int)((ptInSize->nWidth<<19) - (Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
				nFactor = (unsigned int)((ptInSize->nWidth << 19)) / (ptOutSize->nWidth) * 2;
			else
#endif
			{
				/*frank@0108 add for code exception*/
				if (ptOutSize->nWidth == 0) {
					VIPprintf("output width = 0 !!!\n");
					nFactor = 0;
				} else if(ptInSize->nWidth>4095){
					nFactor = (unsigned int)((((ptInSize->nWidth-0)<<19) / (ptOutSize->nWidth-0))<<1);
				}
				else if(ptInSize->nWidth>2047){
					nFactor = (unsigned int)(((ptInSize->nWidth-0)<<20) / (ptOutSize->nWidth-0));
				}
				else {
					nFactor = (unsigned int)((ptInSize->nWidth<<21)) / (ptOutSize->nWidth);
					nFactor = SHR(nFactor + 1, 1); //rounding
				}
			}

			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = nFactor;
		} else {
			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = 0x100000;
		}
		ich2_uzd_H_Output_Size_REG.h_output_size = ptOutSize->nWidth;

		if (ptInSize->nLength > ptOutSize->nLength) {    /*V scale-down*/
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0x02;*/
			if (gSrnnTopInfo.isSubIdle_forNNSR == 1)
			{
				ich2_uzd_Initial_Value_REG.ver_ini = 128;
				ich2_uzd_initial_int_value_REG.ver_ini_int = 1;
			}
			else
			{
				Vini = 0xff;/*0x78;*/
				ich2_uzd_Initial_Value_REG.ver_ini = Vini;
				ich2_uzd_initial_int_value_REG.ver_ini_int = 0;
			}
			/*nFactor = (unsigned int)((ptInSize->nLength << 20) - (Vini<<12)) / (ptOutSize->nLength - 1);*/
			/*frank@0108 add for code exception*/
			if (ptOutSize->nLength == 0) {
				VIPprintf("output length = 0 !!!\n");
				nFactor = 0;
			} else {
				if((ptInSize->nLength>=1080) && (ptOutSize->nLength<=544)){
				//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
				//nFactor = (unsigned int)(((ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					tmpLength = ((unsigned long long)(ptInSize->nLength-1)<<21);
					do_div(tmpLength, (ptOutSize->nLength-1));
					nFactor = tmpLength;
				}
				else{
					//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
					//nFactor = (unsigned int)(((ptInSize->nLength)<<21) / (ptOutSize->nLength));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength)<<21) / (ptOutSize->nLength));
					tmpLength = ((unsigned long long)(ptInSize->nLength)<<21);
					do_div(tmpLength, (ptOutSize->nLength));
					nFactor = tmpLength;
				}
			}
			nFactor = SHR(nFactor + 1, 1); /*rounding*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = nFactor;
		} else {
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0;*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = 0x100000;
		}

/*	ich2_uzd_Ctrl0_REG.output_fmt = 1;*/
/*	CLR_422_Fr_SD();*/

		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, ich2_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL1_reg, ich2_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg, ich2_uzd_H_Output_Size_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_SCALE_HOR_FACTOR_reg, ich2_uzd_Scale_Hor_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_SCALE_VER_FACTOR_reg, ich2_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_VALUE_reg, ich2_uzd_Initial_Value_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_INT_VALUE_reg, ich2_uzd_initial_int_value_REG.regValue);
#endif
	}
  }

	source = fwif_vip_source_check(3, 0);
	if (source == VIP_QUALITY_CVBS_NTSC || source == VIP_QUALITY_CVBS_PAL) {
		/*drvif_color_ultrazoom_set_scaledown_LPF(channel);*/ /*mark it. i_edgesmooth need to use line buff 2014/09/30 by lyida*/
	}
}


/*===============================================================*/
/**
 * CScalerSetScaleDown
 * This function is used to set scaling-down registers and only for DI HSD
 *
 * @param <info> { display-info struecture }
 * @return { none }
 * @note
 * It can be linear or non-linear either, based on the non-linear flag condition:
 */
/*void Scaler_SetScaleDown(unsigned char display)*/
void drvif_color_ultrazoom_set_scale_down_di_hsd(unsigned char channel, SIZE *ptInSize, SIZE *ptOutSize, unsigned char panorama)
{
/*	unsigned char FlatSdFac = 72;*/ /*This value must large than 64, scale down factor can't exceed 4 times*/
/*	unsigned short w1;*/
/*	unsigned short w2;*/
  if(get_mach_type()==MACH_ARCH_RTK2885P){
	// ml8 IC , run ml8 flow
	unsigned char SDRatio;
	unsigned char SDFilter = 0;
	unsigned int tmp_data;
	signed short *coef_pt;

	unsigned char i;

	unsigned int nFactor, D;
	unsigned char Hini, Vini, a;
	unsigned short S1, S2;

	unsigned char source = 255;

	unsigned long long tmpLength = 0;

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/
	scaledown_ich1_uzd_ctrl0_RBUS					ich1_uzd_Ctrl0_REG;
	scaledown_ich1_uzd_ctrl1_RBUS					ich1_uzd_Ctrl1_REG;
	//scaledown_ich1_uzd_scale_hor_factor_RBUS		ich1_uzd_Scale_Hor_Factor_REG;
	scaledown_ich1_uzd_scale_ver_factor_RBUS		ich1_uzd_Scale_Ver_Factor_REG;
	scaledown_ich1_uzd_initial_value_RBUS			ich1_uzd_Initial_Value_REG;
	scaledown_ich1_uzd_initial_int_value_RBUS			ich1_uzd_initial_int_value_REG;

	hsd_dither_di_hsd_ctrl0_RBUS					di_hsd_ctrl0_reg;
	hsd_dither_di_hsd_scale_hor_factor_RBUS 		di_hsd_scale_hor_factor_reg;
	hsd_dither_di_hsd_initial_value_RBUS			di_hsd_initial_value_reg;
	hsd_dither_di_hsd_hor_segment_RBUS				di_hsd_hor_segment_reg;
	/*data_path_select_RBUS 				data_path_select_reg;*/

	scaledown_ich2_uzd_ctrl0_RBUS				ich2_uzd_Ctrl0_REG;
	scaledown_ich2_uzd_ctrl1_RBUS				ich2_uzd_Ctrl1_REG;
	scaledown_ich2_uzd_h_output_size_RBUS		ich2_uzd_H_Output_Size_REG;
	scaledown_ich2_uzd_scale_hor_factor_RBUS 	ich2_uzd_Scale_Hor_Factor_REG;
	scaledown_ich2_uzd_scale_ver_factor_RBUS	ich2_uzd_Scale_Ver_Factor_REG;
	scaledown_ich2_uzd_initial_value_RBUS			ich2_uzd_Initial_Value_REG;


	ich1_uzd_Ctrl0_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl0_reg);
	ich1_uzd_Ctrl1_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl1_reg);

	di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
	di_hsd_hor_segment_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Hor_Segment_reg);
	ich1_uzd_Scale_Ver_Factor_REG.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_Scale_Ver_Factor_reg);

	ich1_uzd_Initial_Value_REG.regValue	= IoReg_Read32(SCALEDOWN_ICH1_UZD_Initial_Value_reg);
	ich1_uzd_initial_int_value_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH1_UZD_Initial_int_Value_reg);

	ich2_uzd_Ctrl0_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH2_UZD_Ctrl0_reg);
	ich2_uzd_Ctrl1_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH2_UZD_Ctrl1_reg);
	ich2_uzd_H_Output_Size_REG.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg);
	ich2_uzd_Initial_Value_REG.regValue	= IoReg_Read32(SCALEDOWN_ICH2_UZD_Initial_Value_reg);

	di_hsd_initial_value_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Initial_Value_reg);

	if (channel == _CHANNEL1) {		/*channel 1*/
		g_ucIsHScalerDown = 0;
		g_ucIsVScalerDown = 0;
		g_ucIsH444To422 = 0;
	}

#define TMPMUL	(16)

/*o============H scale-down=============o*/
	if (
		/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
		(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
		(ptInSize->nWidth > ptOutSize->nWidth)) {
		/*o-------calculate scaledown ratio to select one of different bandwith filters.--------o*/
#if 0
		SDRatio = ptOutSize->nWidth * TMPMUL / ptInSize->nWidth;
		if (SDRatio > (TMPMUL * 2))	/*sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > (TMPMUL * 3 / 2))/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;
#endif
		if (ptOutSize->nWidth == 0) {
			VIPprintf("output width = 0 !!!\n");
			SDRatio = 0;
		} else {
			SDRatio = (ptInSize->nWidth*TMPMUL) / ptOutSize->nWidth;
		}

		/*VIPprintf("CSW SDRatio number =%d\n", SDRatio);*/

		if (SDRatio <= ((TMPMUL * 3)/2))	/*<1.5 sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > ((TMPMUL * 3)/2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;

		/*o---------------- fill coefficients into access port--------------------o*/
		/*coef_pt = tScaleDown_COEF_TAB[SD_H_Coeff_Sel[SDFilter]];*/
		coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SD_H_Coeff_Sel[SDFilter]][0]);
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		if (channel == _CHANNEL1) {		/*channel 1*/
			/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
			if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
				di_hsd_ctrl0_reg.h_y_table_sel = 0;	/*TAB1*/
				di_hsd_ctrl0_reg.h_c_table_sel = 0;	/*TAB1*/
			}

			for (i = 0 ; i < 16 ; i++) {
				tmp_data = ((unsigned int)(*coef_pt++)<<16);
				tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
				/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
				if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
					IoReg_Write32(HSD_DITHER_DI_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
				} else {
					IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
				}
			}

			g_ucIsHScalerDown = 1;
			g_ucSDFHSel = SDFilter;
		} else {			/*channel 2*/
#if 1 /*sub channel  (jyyang)*/
			ich2_uzd_Ctrl1_REG.h_c_filter = (SDFilter+1)%3;
			ich2_uzd_Ctrl1_REG.h_y_filter = ich2_uzd_Ctrl1_REG.h_c_filter;
#endif
			/*
			if (SDFilter == 0)	{		//narrow
				ich2_uzd_Ctrl1_REG.h_c_filter = 1;
				ich2_uzd_Ctrl1_REG.h_y_filter = 1;
			} else if (SDFilter == 1)	{	//mid
				ich2_uzd_Ctrl1_REG.h_c_filter = 2;
				ich2_uzd_Ctrl1_REG.h_y_filter = 2;
			} else {					//wider
				ich2_uzd_Ctrl1_REG.h_c_filter = 0;
				ich2_uzd_Ctrl1_REG.h_y_filter = 0;
			}
			*/
		}
	}


/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/

	/* for 4K scaler down grid line*/
	if (ptInSize->nWidth > 3000 && ptOutSize->nWidth <= 1366 && ich1_uzd_Ctrl0_REG.v_zoom_en == 1)
		ich1_uzd_Ctrl1_REG.four_tap_en = 1;
	else
		ich1_uzd_Ctrl1_REG.four_tap_en = 0;


	/*Decide Output data format for scale down*/
	if (channel == _CHANNEL1) {
/*============H Scale-down============*/
		if (
			/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
			(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
			(ptInSize->nWidth > ptOutSize->nWidth)) {    /*H scale-down*/
			Hini = 0x80;//0xff;/*0x78;*/

			ich1_uzd_Initial_Value_REG.hor_ini = Hini;
			ich1_uzd_initial_int_value_REG.hor_ini_int= 1;
			di_hsd_initial_value_reg.hor_ini = Hini;
			di_hsd_initial_value_reg.hor_ini_int= 1;
			a = 5;

			if (panorama && (!Scaler_DispGetScaleStatus(SLR_MAIN_DISPLAY, SLR_SCALE_H_UP))) {  /*CSW+ 0960830 Non-linear SD*/
				S1 = (ptOutSize->nWidth) >> 2;
				S2 = (ptOutSize->nWidth) - S1 * 2;
				/*=vv==old from TONY, if no problem, use this=vv==*/
				nFactor = (unsigned int)(((ptInSize->nWidth) << 21) - ((unsigned int)Hini << 13));
				/*=vv==Thur debugged=vv==*/
				/*nFactor = ((((unsigned long long)(ptInSize->nWidth))*(ptOutSize->nWidth-1))<<21) / ptOutSize->nWidth;*/
				/*===================*/
				nFactor = nFactor / ((2 * a + 1) * S1 + (a + 1) * S2 - a) * a;
				if(S1 == 0)
					D = 0;
				else
					D = nFactor / a / S1;
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
				D = SHR(D + 1, 1); /*rounding*/
				VIPprintf("\nPANORAMA2 TEST 111\n");
				VIPprintf("nPANORAMA2 Factor = %d\n", nFactor);
				VIPprintf("PANORAMA2 S1 =%d, S2 =%d, D = %d\n", S1, S2, D);

				if (nFactor < 1048576) {
					VIPprintf("PANORAMA2 Can't do nonlinear SD \n");
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					}else{
						nFactor = (unsigned int)(((ptInSize->nWidth)<<21)) / (ptOutSize->nWidth);
					}
					nFactor = SHR(nFactor + 1, 1); /*rounding*/
					VIPprintf("PANORAMA2 nFactor =%x, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
					S1 = 0;
					S2 = ptOutSize->nWidth;
					D = 0;
				}
			} else {
#ifdef CONFIG_CUSTOMER_1
				if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I)) {
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<19) - ((unsigned int)Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					}else{
						nFactor = (unsigned int)(((ptInSize->nWidth)<<19)) / (ptOutSize->nWidth) * 2;
					}
				} else
#endif
				{
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					} else if (ptInSize->nWidth > 4095) {
						//nFactor = (unsigned int)((((ptInSize->nWidth - 1) << 19) / (ptOutSize->nWidth - 1)) << 1);
						nFactor = (unsigned int)((((ptInSize->nWidth ) << 19) / (ptOutSize->nWidth )) << 1);
					} else if (ptInSize->nWidth > 2047) {
						//nFactor = (unsigned int)(((ptInSize->nWidth - 1) << 20) / (ptOutSize->nWidth - 1));
						nFactor = (unsigned int)(((ptInSize->nWidth ) << 20) / (ptOutSize->nWidth ));
					} else {
						//nFactor = (unsigned int)(((ptInSize->nWidth - 1) << 21) / (ptOutSize->nWidth - 1));
						nFactor = (unsigned int)(((ptInSize->nWidth ) << 21) / (ptOutSize->nWidth ));
						/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) / (ptOutSize->nWidth));*/ /*old*/
						nFactor = SHR(nFactor + 1, 1); /*rounding*/
					}
				}
				VIPprintf("nFactor =%d, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				S1 = 0;
				S2 = ptOutSize->nWidth;
				D = 0;
			}
			if( nFactor>>25 ){//factor only has 25 bits
				nFactor = 0x1ffffff;
				VIPprintf("############[UZD]hwid_factor size overflow############\n");
			}
		} else {
			nFactor = 0x100000;
			S1 = 0;
			S2 = ptOutSize->nWidth;
			D = 0;
		}

		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
			di_hsd_scale_hor_factor_reg.hor_fac = nFactor;
			di_hsd_hor_segment_reg.nl_seg2 = S2;
		}

/*VIPprintf("reg_seg1 =%x, reg_Seg_all =%x\n", ich1_uzd_Hor_Segment_REG.nl_seg1, ich1_uzd_Hor_Segment_REG.regValue);*/
		VIPprintf("nFactor =%x, input_Wid =%d, Output_Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);


/*	ich1_uzd_Ctrl0_REG.   = 1;*/
/*	ich1_uzd_Ctrl0_REG.sort_fmt = 1;*/
/*	CLR_422_Fr_SD();*/
#ifndef BUILD_QUICK_SHOW

		if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE() && Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE()) {
			ich1_uzd_Initial_Value_REG.ver_ini_l = 255;	/*Elsie, jyyang 20140604*/
			if (Scaler_Disp3dGetInfo((SCALER_DISP_CHANNEL)channel, SLR_DISP_3D_3DTYPE) == SLR_3D_SIDE_BY_SIDE_HALF) {
				ich1_uzd_Ctrl0_REG.sel_3d_en = 1;
			} else {
				ich1_uzd_Ctrl0_REG.sel_3d_en = 0;
			}
		}
#endif
		ich1_uzd_Ctrl1_REG.lp121_en = 0;

		IoReg_Write32(SCALEDOWN_ICH1_UZD_Ctrl0_reg, ich1_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Ctrl1_reg, ich1_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Scale_Ver_Factor_reg, ich1_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Initial_Value_reg, ich1_uzd_Initial_Value_REG.regValue);
		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
			IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);
			IoReg_Write32(HSD_DITHER_DI_HSD_Initial_Value_reg, di_hsd_initial_value_reg.regValue);
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Initial_int_Value_reg, ich1_uzd_initial_int_value_REG.regValue);
			IoReg_Write32(HSD_DITHER_DI_HSD_Scale_Hor_Factor_reg, di_hsd_scale_hor_factor_reg.regValue);
			IoReg_Write32(HSD_DITHER_DI_HSD_Hor_Segment_reg, di_hsd_hor_segment_reg.regValue);
		}
	}

	if (channel == _CHANNEL2) {
#if 1

		if (ptInSize->nWidth > ptOutSize->nWidth) {    /*H scale-down*/
			Hini = 0xff;/*0x78;*/
			ich2_uzd_Initial_Value_REG.hor_ini = Hini;
#ifdef CONFIG_CUSTOMER_1
			if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I))
				/*nFactor = (unsigned int)((ptInSize->nWidth<<19) - (Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
				nFactor = (unsigned int)((ptInSize->nWidth << 19)) / (ptOutSize->nWidth) * 2;
			else
#endif
			{
				/*frank@0108 add for code exception*/
				if (ptOutSize->nWidth == 0) {
					VIPprintf("output width = 0 !!!\n");
					nFactor = 0;
				} else if(ptInSize->nWidth>4095){
					nFactor = (unsigned int)((((ptInSize->nWidth-0)<<19) / (ptOutSize->nWidth-0))<<1);
				}
				else if(ptInSize->nWidth>2047){
					nFactor = (unsigned int)(((ptInSize->nWidth-0)<<20) / (ptOutSize->nWidth-0));
				}
				else {
					nFactor = (unsigned int)((ptInSize->nWidth<<21)) / (ptOutSize->nWidth);
					nFactor = SHR(nFactor + 1, 1); //rounding
				}
			}

			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = nFactor;
		} else {
			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = 0x100000;
		}
		ich2_uzd_H_Output_Size_REG.h_output_size = ptOutSize->nWidth;

		if (ptInSize->nLength > ptOutSize->nLength) {    /*V scale-down*/
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0x02;*/
			Vini = 0xff;/*0x78;*/
			ich2_uzd_Initial_Value_REG.ver_ini = Vini;
			/*nFactor = (unsigned int)((ptInSize->nLength << 20) - (Vini<<12)) / (ptOutSize->nLength - 1);*/
			/*frank@0108 add for code exception*/
			if (ptOutSize->nLength == 0) {
				VIPprintf("output length = 0 !!!\n");
				nFactor = 0;
			} else {
				if((ptInSize->nLength>=1080) && (ptOutSize->nLength<=544)){
				//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
				//nFactor = (unsigned int)(((ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					tmpLength = ((unsigned long long)(ptInSize->nLength-1)<<21);
					do_div(tmpLength, (ptOutSize->nLength-1));
					nFactor = tmpLength;
				}
				else{
					//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
					//nFactor = (unsigned int)(((ptInSize->nLength)<<21) / (ptOutSize->nLength));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength)<<21) / (ptOutSize->nLength));
					tmpLength = ((unsigned long long)(ptInSize->nLength)<<21);
					do_div(tmpLength, (ptOutSize->nLength));
					nFactor = tmpLength;
				}
			}
			nFactor = SHR(nFactor + 1, 1); /*rounding*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = nFactor;
		} else {
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0;*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = 0x100000;
		}

/*	ich2_uzd_Ctrl0_REG.output_fmt = 1;*/
/*	CLR_422_Fr_SD();*/

		IoReg_Write32(SCALEDOWN_ICH2_UZD_Ctrl0_reg, ich2_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Ctrl1_reg, ich2_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg, ich2_uzd_H_Output_Size_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Scale_Hor_Factor_reg, ich2_uzd_Scale_Hor_Factor_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Scale_Ver_Factor_reg, ich2_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Initial_Value_reg, ich2_uzd_Initial_Value_REG.regValue);
#endif
	}

	source = fwif_vip_source_check(3, 0);
	if (source == VIP_QUALITY_CVBS_NTSC || source == VIP_QUALITY_CVBS_PAL) {
		/*drvif_color_ultrazoom_set_scaledown_LPF(channel);*/ /*mark it. i_edgesmooth need to use line buff 2014/09/30 by lyida*/
	}
  }else if(get_mach_type()==MACH_ARCH_RTK2885P2){
	// ml8p IC, run ml8 flow
	unsigned char SDRatio;
	unsigned char SDFilter = 0;
	unsigned int tmp_data;
	signed short *coef_pt;

	unsigned char i;

	unsigned int nFactor, D;
	unsigned char Hini, Vini, a;
	unsigned short S1, S2;

	unsigned char source = 255;

	unsigned long long tmpLength = 0;

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/
	M8P_scaledown_imain_uzd_ctrl0_RBUS					ich1_uzd_Ctrl0_REG;
	M8P_scaledown_imain_uzd_ctrl1_RBUS					ich1_uzd_Ctrl1_REG;
	//M8P_scaledown_imain_uzd_scale_hor_factor_RBUS		ich1_uzd_Scale_Hor_Factor_REG;
	M8P_scaledown_imain_uzd_scale_ver_factor_RBUS		ich1_uzd_Scale_Ver_Factor_REG;
	M8P_scaledown_imain_uzd_initial_value_RBUS			ich1_uzd_Initial_Value_REG;
	M8P_scaledown_imain_uzd_initial_int_value_RBUS			ich1_uzd_initial_int_value_REG;

	hsd_dither_di_hsd_ctrl0_RBUS					di_hsd_ctrl0_reg;
	hsd_dither_di_hsd_scale_hor_factor_RBUS 		di_hsd_scale_hor_factor_reg;
	hsd_dither_di_hsd_initial_value_RBUS			di_hsd_initial_value_reg;
	hsd_dither_di_hsd_hor_segment_RBUS				di_hsd_hor_segment_reg;
	/*data_path_select_RBUS 				data_path_select_reg;*/

	M8P_scaledown_isub_uzd_ctrl0_RBUS				ich2_uzd_Ctrl0_REG;
	M8P_scaledown_isub_uzd_ctrl1_RBUS				ich2_uzd_Ctrl1_REG;
	scaledown_ich2_uzd_h_output_size_RBUS		ich2_uzd_H_Output_Size_REG;
	M8P_scaledown_isub_uzd_scale_hor_factor_RBUS 	ich2_uzd_Scale_Hor_Factor_REG;
	M8P_scaledown_isub_uzd_scale_ver_factor_RBUS	ich2_uzd_Scale_Ver_Factor_REG;
	M8P_scaledown_isub_uzd_initial_value_RBUS			ich2_uzd_Initial_Value_REG;


	ich1_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
	ich1_uzd_Ctrl1_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg);

	di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
	di_hsd_hor_segment_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Hor_Segment_reg);
	ich1_uzd_Scale_Ver_Factor_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg);

	ich1_uzd_Initial_Value_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg);
	ich1_uzd_initial_int_value_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg);

	ich2_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
	ich2_uzd_Ctrl1_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL1_reg);
	ich2_uzd_H_Output_Size_REG.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg);
	ich2_uzd_Initial_Value_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_VALUE_reg);

	di_hsd_initial_value_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Initial_Value_reg);

	if (channel == _CHANNEL1) {		/*channel 1*/
		g_ucIsHScalerDown = 0;
		g_ucIsVScalerDown = 0;
		g_ucIsH444To422 = 0;
	}

#define TMPMUL	(16)

/*o============H scale-down=============o*/
	if (
		/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
		(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
		(ptInSize->nWidth > ptOutSize->nWidth)) {
		/*o-------calculate scaledown ratio to select one of different bandwith filters.--------o*/
#if 0
		SDRatio = ptOutSize->nWidth * TMPMUL / ptInSize->nWidth;
		if (SDRatio > (TMPMUL * 2))	/*sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > (TMPMUL * 3 / 2))/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;
#endif
		if (ptOutSize->nWidth == 0) {
			VIPprintf("output width = 0 !!!\n");
			SDRatio = 0;
		} else {
			SDRatio = (ptInSize->nWidth*TMPMUL) / ptOutSize->nWidth;
		}

		/*VIPprintf("CSW SDRatio number =%d\n", SDRatio);*/

		if (SDRatio <= ((TMPMUL * 3)/2))	/*<1.5 sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > ((TMPMUL * 3)/2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;

		/*o---------------- fill coefficients into access port--------------------o*/
		/*coef_pt = tScaleDown_COEF_TAB[SD_H_Coeff_Sel[SDFilter]];*/
		coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SD_H_Coeff_Sel[SDFilter]][0]);
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		if (channel == _CHANNEL1) {		/*channel 1*/
			/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
			if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
				di_hsd_ctrl0_reg.h_y_table_sel = 0;	/*TAB1*/
				di_hsd_ctrl0_reg.h_c_table_sel = 0;	/*TAB1*/
			}

			for (i = 0 ; i < 16 ; i++) {
				tmp_data = ((unsigned int)(*coef_pt++)<<16);
				tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
				/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
				if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
					IoReg_Write32(HSD_DITHER_DI_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
				} else {
					IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
				}
			}

			g_ucIsHScalerDown = 1;
			g_ucSDFHSel = SDFilter;
		} else {			/*channel 2*/
#if 1 /*sub channel  (jyyang)*/
			ich2_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
			ich2_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/
#endif
			/*
			if (SDFilter == 0)	{		//narrow
				ich2_uzd_Ctrl1_REG.h_c_filter = 1;
				ich2_uzd_Ctrl1_REG.h_y_filter = 1;
			} else if (SDFilter == 1)	{	//mid
				ich2_uzd_Ctrl1_REG.h_c_filter = 2;
				ich2_uzd_Ctrl1_REG.h_y_filter = 2;
			} else {					//wider
				ich2_uzd_Ctrl1_REG.h_c_filter = 0;
				ich2_uzd_Ctrl1_REG.h_y_filter = 0;
			}
			*/
		}
	}


/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/

	/* for 4K scaler down grid line*/
	if (ptInSize->nWidth > 3000 && ptOutSize->nWidth <= 1366 && ich1_uzd_Ctrl0_REG.v_zoom_en == 1)
		ich1_uzd_Ctrl1_REG.four_tap_en = 1;
	else
		ich1_uzd_Ctrl1_REG.four_tap_en = 0;


	/*Decide Output data format for scale down*/
	if (channel == _CHANNEL1) {
/*============H Scale-down============*/
		if (
			/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
			(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
			(ptInSize->nWidth > ptOutSize->nWidth)) {    /*H scale-down*/
			Hini = 0x80;//0xff;/*0x78;*/

			ich1_uzd_Initial_Value_REG.hor_ini = Hini;
			ich1_uzd_initial_int_value_REG.hor_ini_int= 1;
			di_hsd_initial_value_reg.hor_ini = Hini;
			di_hsd_initial_value_reg.hor_ini_int= 1;
			a = 5;

			if (panorama && (!Scaler_DispGetScaleStatus(SLR_MAIN_DISPLAY, SLR_SCALE_H_UP))) {  /*CSW+ 0960830 Non-linear SD*/
				S1 = (ptOutSize->nWidth) >> 2;
				S2 = (ptOutSize->nWidth) - S1 * 2;
				/*=vv==old from TONY, if no problem, use this=vv==*/
				nFactor = (unsigned int)(((ptInSize->nWidth) << 21) - ((unsigned int)Hini << 13));
				/*=vv==Thur debugged=vv==*/
				/*nFactor = ((((unsigned long long)(ptInSize->nWidth))*(ptOutSize->nWidth-1))<<21) / ptOutSize->nWidth;*/
				/*===================*/
				nFactor = nFactor / ((2 * a + 1) * S1 + (a + 1) * S2 - a) * a;
				if(S1 == 0)
					D = 0;
				else
					D = nFactor / a / S1;
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
				D = SHR(D + 1, 1); /*rounding*/
				VIPprintf("\nPANORAMA2 TEST 111\n");
				VIPprintf("nPANORAMA2 Factor = %d\n", nFactor);
				VIPprintf("PANORAMA2 S1 =%d, S2 =%d, D = %d\n", S1, S2, D);

				if (nFactor < 1048576) {
					VIPprintf("PANORAMA2 Can't do nonlinear SD \n");
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					}else{
						nFactor = (unsigned int)(((ptInSize->nWidth)<<21)) / (ptOutSize->nWidth);
					}
					nFactor = SHR(nFactor + 1, 1); /*rounding*/
					VIPprintf("PANORAMA2 nFactor =%x, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
					S1 = 0;
					S2 = ptOutSize->nWidth;
					D = 0;
				}
			} else {
#ifdef CONFIG_CUSTOMER_1
				if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I)) {
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<19) - ((unsigned int)Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					}else{
						nFactor = (unsigned int)(((ptInSize->nWidth)<<19)) / (ptOutSize->nWidth) * 2;
					}
				} else
#endif
				{
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					} else if (ptInSize->nWidth > 4095) {
						//nFactor = (unsigned int)((((ptInSize->nWidth - 1) << 19) / (ptOutSize->nWidth - 1)) << 1);
						nFactor = (unsigned int)((((ptInSize->nWidth ) << 19) / (ptOutSize->nWidth )) << 1);
					} else if (ptInSize->nWidth > 2047) {
						//nFactor = (unsigned int)(((ptInSize->nWidth - 1) << 20) / (ptOutSize->nWidth - 1));
						nFactor = (unsigned int)(((ptInSize->nWidth ) << 20) / (ptOutSize->nWidth ));
					} else {
						//nFactor = (unsigned int)(((ptInSize->nWidth - 1) << 21) / (ptOutSize->nWidth - 1));
						nFactor = (unsigned int)(((ptInSize->nWidth ) << 21) / (ptOutSize->nWidth ));
						/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) / (ptOutSize->nWidth));*/ /*old*/
						nFactor = SHR(nFactor + 1, 1); /*rounding*/
					}
				}
				VIPprintf("nFactor =%d, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				S1 = 0;
				S2 = ptOutSize->nWidth;
				D = 0;
			}
			if( nFactor>>25 ){//factor only has 25 bits
				nFactor = 0x1ffffff;
				VIPprintf("############[UZD]hwid_factor size overflow############\n");
			}
		} else {
			nFactor = 0x100000;
			S1 = 0;
			S2 = ptOutSize->nWidth;
			D = 0;
		}

		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
			di_hsd_scale_hor_factor_reg.hor_fac = nFactor;
			di_hsd_hor_segment_reg.nl_seg2 = S2;
		}

/*VIPprintf("reg_seg1 =%x, reg_Seg_all =%x\n", ich1_uzd_Hor_Segment_REG.nl_seg1, ich1_uzd_Hor_Segment_REG.regValue);*/
		VIPprintf("nFactor =%x, input_Wid =%d, Output_Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);


/*	ich1_uzd_Ctrl0_REG.   = 1;*/
/*	ich1_uzd_Ctrl0_REG.sort_fmt = 1;*/
/*	CLR_422_Fr_SD();*/
		ich1_uzd_Ctrl1_REG.lp121_en = 0;

		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg, ich1_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg, ich1_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg, ich1_uzd_Initial_Value_REG.regValue);
		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
			IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);
			IoReg_Write32(HSD_DITHER_DI_HSD_Initial_Value_reg, di_hsd_initial_value_reg.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg, ich1_uzd_initial_int_value_REG.regValue);
			IoReg_Write32(HSD_DITHER_DI_HSD_Scale_Hor_Factor_reg, di_hsd_scale_hor_factor_reg.regValue);
			IoReg_Write32(HSD_DITHER_DI_HSD_Hor_Segment_reg, di_hsd_hor_segment_reg.regValue);
		}
	}

	if (channel == _CHANNEL2) {
#if 1

		if (ptInSize->nWidth > ptOutSize->nWidth) {    /*H scale-down*/
			Hini = 0xff;/*0x78;*/
			ich2_uzd_Initial_Value_REG.hor_ini = Hini;
#ifdef CONFIG_CUSTOMER_1
			if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I))
				/*nFactor = (unsigned int)((ptInSize->nWidth<<19) - (Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
				nFactor = (unsigned int)((ptInSize->nWidth << 19)) / (ptOutSize->nWidth) * 2;
			else
#endif
			{
				/*frank@0108 add for code exception*/
				if (ptOutSize->nWidth == 0) {
					VIPprintf("output width = 0 !!!\n");
					nFactor = 0;
				} else if(ptInSize->nWidth>4095){
					nFactor = (unsigned int)((((ptInSize->nWidth-0)<<19) / (ptOutSize->nWidth-0))<<1);
				}
				else if(ptInSize->nWidth>2047){
					nFactor = (unsigned int)(((ptInSize->nWidth-0)<<20) / (ptOutSize->nWidth-0));
				}
				else {
					nFactor = (unsigned int)((ptInSize->nWidth<<21)) / (ptOutSize->nWidth);
					nFactor = SHR(nFactor + 1, 1); //rounding
				}
			}

			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = nFactor;
		} else {
			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = 0x100000;
		}
		ich2_uzd_H_Output_Size_REG.h_output_size = ptOutSize->nWidth;

		if (ptInSize->nLength > ptOutSize->nLength) {    /*V scale-down*/
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0x02;*/
			Vini = 0xff;/*0x78;*/
			ich2_uzd_Initial_Value_REG.ver_ini = Vini;
			/*nFactor = (unsigned int)((ptInSize->nLength << 20) - (Vini<<12)) / (ptOutSize->nLength - 1);*/
			/*frank@0108 add for code exception*/
			if (ptOutSize->nLength == 0) {
				VIPprintf("output length = 0 !!!\n");
				nFactor = 0;
			} else {
				if((ptInSize->nLength>=1080) && (ptOutSize->nLength<=544)){
				//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
				//nFactor = (unsigned int)(((ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					tmpLength = ((unsigned long long)(ptInSize->nLength-1)<<21);
					do_div(tmpLength, (ptOutSize->nLength-1));
					nFactor = tmpLength;
				}
				else{
					//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
					//nFactor = (unsigned int)(((ptInSize->nLength)<<21) / (ptOutSize->nLength));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength)<<21) / (ptOutSize->nLength));
					tmpLength = ((unsigned long long)(ptInSize->nLength)<<21);
					do_div(tmpLength, (ptOutSize->nLength));
					nFactor = tmpLength;
				}
			}
			nFactor = SHR(nFactor + 1, 1); /*rounding*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = nFactor;
		} else {
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0;*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = 0x100000;
		}

/*	ich2_uzd_Ctrl0_REG.output_fmt = 1;*/
/*	CLR_422_Fr_SD();*/

		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, ich2_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL1_reg, ich2_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg, ich2_uzd_H_Output_Size_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_SCALE_HOR_FACTOR_reg, ich2_uzd_Scale_Hor_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_SCALE_VER_FACTOR_reg, ich2_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_VALUE_reg, ich2_uzd_Initial_Value_REG.regValue);
#endif
	}

	source = fwif_vip_source_check(3, 0);
	if (source == VIP_QUALITY_CVBS_NTSC || source == VIP_QUALITY_CVBS_PAL) {
		/*drvif_color_ultrazoom_set_scaledown_LPF(channel);*/ /*mark it. i_edgesmooth need to use line buff 2014/09/30 by lyida*/
	}
  }else if(get_mach_type()==MACH_ARCH_RTK2885PP){
	// ml8p IC , run ml8p flow
	unsigned char SDRatio;
	unsigned char SDFilter = 0;
	unsigned int tmp_data;
	signed short *coef_pt;

	unsigned char i;

	unsigned int nFactor, D;
	unsigned char Hini, Vini, a;
	unsigned short S1, S2;

	unsigned char source = 255;

	unsigned long long tmpLength = 0;

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/
	M8P_scaledown_imain_uzd_ctrl0_RBUS					ich1_uzd_Ctrl0_REG;
	M8P_scaledown_imain_uzd_ctrl1_RBUS					ich1_uzd_Ctrl1_REG;
	//M8P_scaledown_imain_uzd_scale_hor_factor_RBUS		ich1_uzd_Scale_Hor_Factor_REG;
	M8P_scaledown_imain_uzd_scale_ver_factor_RBUS		ich1_uzd_Scale_Ver_Factor_REG;
	M8P_scaledown_imain_uzd_initial_value_RBUS			ich1_uzd_Initial_Value_REG;
	M8P_scaledown_imain_uzd_initial_int_value_RBUS			ich1_uzd_initial_int_value_REG;

	hsd_dither_di_hsd_ctrl0_RBUS					di_hsd_ctrl0_reg;
	hsd_dither_di_hsd_scale_hor_factor_RBUS 		di_hsd_scale_hor_factor_reg;
	hsd_dither_di_hsd_initial_value_RBUS			di_hsd_initial_value_reg;
	hsd_dither_di_hsd_hor_segment_RBUS				di_hsd_hor_segment_reg;
	/*data_path_select_RBUS 				data_path_select_reg;*/

	M8P_scaledown_isub_uzd_ctrl0_RBUS				ich2_uzd_Ctrl0_REG;
	M8P_scaledown_isub_uzd_ctrl1_RBUS				ich2_uzd_Ctrl1_REG;
	scaledown_ich2_uzd_h_output_size_RBUS		ich2_uzd_H_Output_Size_REG;
	M8P_scaledown_isub_uzd_scale_hor_factor_RBUS 	ich2_uzd_Scale_Hor_Factor_REG;
	M8P_scaledown_isub_uzd_scale_ver_factor_RBUS	ich2_uzd_Scale_Ver_Factor_REG;
	M8P_scaledown_isub_uzd_initial_value_RBUS			ich2_uzd_Initial_Value_REG;


	ich1_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
	ich1_uzd_Ctrl1_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg);

	di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
	di_hsd_hor_segment_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Hor_Segment_reg);
	ich1_uzd_Scale_Ver_Factor_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg);

	ich1_uzd_Initial_Value_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg);
	ich1_uzd_initial_int_value_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg);

	ich2_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
	ich2_uzd_Ctrl1_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL1_reg);
	ich2_uzd_H_Output_Size_REG.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg);
	ich2_uzd_Initial_Value_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_VALUE_reg);

	di_hsd_initial_value_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Initial_Value_reg);

	if (channel == _CHANNEL1) {		/*channel 1*/
		g_ucIsHScalerDown = 0;
		g_ucIsVScalerDown = 0;
		g_ucIsH444To422 = 0;
	}

#define TMPMUL	(16)

/*o============H scale-down=============o*/
	if (
		/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
		(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
		(ptInSize->nWidth > ptOutSize->nWidth)) {
		/*o-------calculate scaledown ratio to select one of different bandwith filters.--------o*/
#if 0
		SDRatio = ptOutSize->nWidth * TMPMUL / ptInSize->nWidth;
		if (SDRatio > (TMPMUL * 2))	/*sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > (TMPMUL * 3 / 2))/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;
#endif
		if (ptOutSize->nWidth == 0) {
			VIPprintf("output width = 0 !!!\n");
			SDRatio = 0;
		} else {
			SDRatio = (ptInSize->nWidth*TMPMUL) / ptOutSize->nWidth;
		}

		/*VIPprintf("CSW SDRatio number =%d\n", SDRatio);*/

		if (SDRatio <= ((TMPMUL * 3)/2))	/*<1.5 sharp, wider bw*/
			SDFilter = 2;
		else if (SDRatio <= (TMPMUL * 2) && SDRatio > ((TMPMUL * 3)/2))	/*Mid*/
			SDFilter = 1;
		else		/*blurest, narrow bw*/
			SDFilter = 0;

		/*o---------------- fill coefficients into access port--------------------o*/
		/*coef_pt = tScaleDown_COEF_TAB[SD_H_Coeff_Sel[SDFilter]];*/
		coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SD_H_Coeff_Sel[SDFilter]][0]);
		/*DC Value Check*/
		if (SCALING_LOG) {
			for(i=0; i<8; i++) {
				if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			}
		}

		if (channel == _CHANNEL1) {		/*channel 1*/
			/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
			if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
				di_hsd_ctrl0_reg.h_y_table_sel = 0;	/*TAB1*/
				di_hsd_ctrl0_reg.h_c_table_sel = 0;	/*TAB1*/
			}

			for (i = 0 ; i < 16 ; i++) {
				tmp_data = ((unsigned int)(*coef_pt++)<<16);
				tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
				/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
				if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
					IoReg_Write32(HSD_DITHER_DI_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
				} else {
					IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
				}
			}

			g_ucIsHScalerDown = 1;
			g_ucSDFHSel = SDFilter;
		} else {			/*channel 2*/
#if 1 /*sub channel  (jyyang)*/
			ich2_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
			ich2_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/
#endif
			/*
			if (SDFilter == 0)	{		//narrow
				ich2_uzd_Ctrl1_REG.h_c_filter = 1;
				ich2_uzd_Ctrl1_REG.h_y_filter = 1;
			} else if (SDFilter == 1)	{	//mid
				ich2_uzd_Ctrl1_REG.h_c_filter = 2;
				ich2_uzd_Ctrl1_REG.h_y_filter = 2;
			} else {					//wider
				ich2_uzd_Ctrl1_REG.h_c_filter = 0;
				ich2_uzd_Ctrl1_REG.h_y_filter = 0;
			}
			*/
		}
	}


/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/

	/* for 4K scaler down grid line*/
	if (ptInSize->nWidth > 3000 && ptOutSize->nWidth <= 1366 && ich1_uzd_Ctrl0_REG.v_zoom_en == 1)
		ich1_uzd_Ctrl1_REG.four_tap_en = 1;
	else
		ich1_uzd_Ctrl1_REG.four_tap_en = 0;


	/*Decide Output data format for scale down*/
	if (channel == _CHANNEL1) {
/*============H Scale-down============*/
		if (
			/*force to enter scaling down mode in 2D convert to 3D case for the horizontal start offset smoothness*/
			(Get_PANEL_SCALER_2D_3D_CVT_HWSHIFT_ENABLE() && scaler_2Dcvt3D_get_userStatus()) ||
			(ptInSize->nWidth > ptOutSize->nWidth)) {    /*H scale-down*/
			Hini = 0x80;//0xff;/*0x78;*/

			ich1_uzd_Initial_Value_REG.hor_ini = Hini;
			ich1_uzd_initial_int_value_REG.hor_ini_int= 1;
			di_hsd_initial_value_reg.hor_ini = Hini;
			di_hsd_initial_value_reg.hor_ini_int= 1;
			a = 5;

			if (panorama && (!Scaler_DispGetScaleStatus(SLR_MAIN_DISPLAY, SLR_SCALE_H_UP))) {  /*CSW+ 0960830 Non-linear SD*/
				S1 = (ptOutSize->nWidth) >> 2;
				S2 = (ptOutSize->nWidth) - S1 * 2;
				/*=vv==old from TONY, if no problem, use this=vv==*/
				nFactor = (unsigned int)(((ptInSize->nWidth) << 21) - ((unsigned int)Hini << 13));
				/*=vv==Thur debugged=vv==*/
				/*nFactor = ((((unsigned long long)(ptInSize->nWidth))*(ptOutSize->nWidth-1))<<21) / ptOutSize->nWidth;*/
				/*===================*/
				nFactor = nFactor / ((2 * a + 1) * S1 + (a + 1) * S2 - a) * a;
				if(S1 == 0)
					D = 0;
				else
					D = nFactor / a / S1;
				nFactor = SHR((nFactor + 1), 1); /*rounding*/
				D = SHR(D + 1, 1); /*rounding*/
				VIPprintf("\nPANORAMA2 TEST 111\n");
				VIPprintf("nPANORAMA2 Factor = %d\n", nFactor);
				VIPprintf("PANORAMA2 S1 =%d, S2 =%d, D = %d\n", S1, S2, D);

				if (nFactor < 1048576) {
					VIPprintf("PANORAMA2 Can't do nonlinear SD \n");
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					}else{
						nFactor = (unsigned int)(((ptInSize->nWidth)<<21)) / (ptOutSize->nWidth);
					}
					nFactor = SHR(nFactor + 1, 1); /*rounding*/
					VIPprintf("PANORAMA2 nFactor =%x, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
					S1 = 0;
					S2 = ptOutSize->nWidth;
					D = 0;
				}
			} else {
#ifdef CONFIG_CUSTOMER_1
				if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I)) {
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<19) - ((unsigned int)Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					}else{
						nFactor = (unsigned int)(((ptInSize->nWidth)<<19)) / (ptOutSize->nWidth) * 2;
					}
				} else
#endif
				{
					/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) - ((unsigned int)Hini<<13)) / (ptOutSize->nWidth-1);*/
					if (ptOutSize->nWidth == 0) {
						VIPprintf("output width = 0 !!!\n");
						nFactor = 0;
					} else if (ptInSize->nWidth > 4095) {
						//nFactor = (unsigned int)((((ptInSize->nWidth - 1) << 19) / (ptOutSize->nWidth - 1)) << 1);
						nFactor = (unsigned int)((((ptInSize->nWidth ) << 19) / (ptOutSize->nWidth )) << 1);
					} else if (ptInSize->nWidth > 2047) {
						//nFactor = (unsigned int)(((ptInSize->nWidth - 1) << 20) / (ptOutSize->nWidth - 1));
						nFactor = (unsigned int)(((ptInSize->nWidth ) << 20) / (ptOutSize->nWidth ));
					} else {
						//nFactor = (unsigned int)(((ptInSize->nWidth - 1) << 21) / (ptOutSize->nWidth - 1));
						nFactor = (unsigned int)(((ptInSize->nWidth ) << 21) / (ptOutSize->nWidth ));
						/*nFactor = (unsigned int)(((ptInSize->nWidth)<<21) / (ptOutSize->nWidth));*/ /*old*/
						nFactor = SHR(nFactor + 1, 1); /*rounding*/
					}
				}
				VIPprintf("nFactor =%d, input Wid =%d, Out Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);
				S1 = 0;
				S2 = ptOutSize->nWidth;
				D = 0;
			}
			if( nFactor>>25 ){//factor only has 25 bits
				nFactor = 0x1ffffff;
				VIPprintf("############[UZD]hwid_factor size overflow############\n");
			}
		} else {
			nFactor = 0x100000;
			S1 = 0;
			S2 = ptOutSize->nWidth;
			D = 0;
		}

		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
			di_hsd_scale_hor_factor_reg.hor_fac = nFactor;
			di_hsd_hor_segment_reg.nl_seg2 = S2;
		}

/*VIPprintf("reg_seg1 =%x, reg_Seg_all =%x\n", ich1_uzd_Hor_Segment_REG.nl_seg1, ich1_uzd_Hor_Segment_REG.regValue);*/
		VIPprintf("nFactor =%x, input_Wid =%d, Output_Wid =%d\n", nFactor, ptInSize->nWidth, ptOutSize->nWidth);


/*	ich1_uzd_Ctrl0_REG.   = 1;*/
/*	ich1_uzd_Ctrl0_REG.sort_fmt = 1;*/
/*	CLR_422_Fr_SD();*/
		ich1_uzd_Ctrl1_REG.lp121_en = 0;

		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL1_reg, ich1_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg, ich1_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg, ich1_uzd_Initial_Value_REG.regValue);
		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/
		if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
			IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);
			IoReg_Write32(HSD_DITHER_DI_HSD_Initial_Value_reg, di_hsd_initial_value_reg.regValue);
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg, ich1_uzd_initial_int_value_REG.regValue);
			IoReg_Write32(HSD_DITHER_DI_HSD_Scale_Hor_Factor_reg, di_hsd_scale_hor_factor_reg.regValue);
			IoReg_Write32(HSD_DITHER_DI_HSD_Hor_Segment_reg, di_hsd_hor_segment_reg.regValue);
		}
	}

	if (channel == _CHANNEL2) {
#if 1

		if (ptInSize->nWidth > ptOutSize->nWidth) {    /*H scale-down*/
			Hini = 0xff;/*0x78;*/
			ich2_uzd_Initial_Value_REG.hor_ini = Hini;
#ifdef CONFIG_CUSTOMER_1
			if (COsdCtrlGetOverSampling() && (info->ucMode_Curr == _MODE_720P60 || info->ucMode_Curr == _MODE_720P50 || info->ucMode_Curr == _MODE_480P || info->ucMode_Curr == _MODE_480I))
				/*nFactor = (unsigned int)((ptInSize->nWidth<<19) - (Hini<<11)) / (ptOutSize->nWidth-1) *2;*/
				nFactor = (unsigned int)((ptInSize->nWidth << 19)) / (ptOutSize->nWidth) * 2;
			else
#endif
			{
				/*frank@0108 add for code exception*/
				if (ptOutSize->nWidth == 0) {
					VIPprintf("output width = 0 !!!\n");
					nFactor = 0;
				} else if(ptInSize->nWidth>4095){
					nFactor = (unsigned int)((((ptInSize->nWidth-0)<<19) / (ptOutSize->nWidth-0))<<1);
				}
				else if(ptInSize->nWidth>2047){
					nFactor = (unsigned int)(((ptInSize->nWidth-0)<<20) / (ptOutSize->nWidth-0));
				}
				else {
					nFactor = (unsigned int)((ptInSize->nWidth<<21)) / (ptOutSize->nWidth);
					nFactor = SHR(nFactor + 1, 1); //rounding
				}
			}

			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = nFactor;
		} else {
			ich2_uzd_Scale_Hor_Factor_REG.hor_fac = 0x100000;
		}
		ich2_uzd_H_Output_Size_REG.h_output_size = ptOutSize->nWidth;

		if (ptInSize->nLength > ptOutSize->nLength) {    /*V scale-down*/
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0x02;*/
			Vini = 0xff;/*0x78;*/
			ich2_uzd_Initial_Value_REG.ver_ini = Vini;
			/*nFactor = (unsigned int)((ptInSize->nLength << 20) - (Vini<<12)) / (ptOutSize->nLength - 1);*/
			/*frank@0108 add for code exception*/
			if (ptOutSize->nLength == 0) {
				VIPprintf("output length = 0 !!!\n");
				nFactor = 0;
			} else {
				if((ptInSize->nLength>=1080) && (ptOutSize->nLength<=544)){
				//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
				//nFactor = (unsigned int)(((ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength-1)<<21) / (ptOutSize->nLength-1));
					tmpLength = ((unsigned long long)(ptInSize->nLength-1)<<21);
					do_div(tmpLength, (ptOutSize->nLength-1));
					nFactor = tmpLength;
				}
				else{
					//frank@1018 sync with pacific to solve 3d vide 1920X2205 scaler down fail
					//nFactor = (unsigned int)(((ptInSize->nLength)<<21) / (ptOutSize->nLength));
					//nFactor = (unsigned int)(((unsigned long long)(ptInSize->nLength)<<21) / (ptOutSize->nLength));
					tmpLength = ((unsigned long long)(ptInSize->nLength)<<21);
					do_div(tmpLength, (ptOutSize->nLength));
					nFactor = tmpLength;
				}
			}
			nFactor = SHR(nFactor + 1, 1); /*rounding*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = nFactor;
		} else {
/*			ich2_uzd_Ctrl0_REG.buffer_mode = 0;*/
			ich2_uzd_Scale_Ver_Factor_REG.ver_fac = 0x100000;
		}

/*	ich2_uzd_Ctrl0_REG.output_fmt = 1;*/
/*	CLR_422_Fr_SD();*/

		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, ich2_uzd_Ctrl0_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL1_reg, ich2_uzd_Ctrl1_REG.regValue);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_H_Output_Size_reg, ich2_uzd_H_Output_Size_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_SCALE_HOR_FACTOR_reg, ich2_uzd_Scale_Hor_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_SCALE_VER_FACTOR_reg, ich2_uzd_Scale_Ver_Factor_REG.regValue);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_INITIAL_VALUE_reg, ich2_uzd_Initial_Value_REG.regValue);
#endif
	}

	source = fwif_vip_source_check(3, 0);
	if (source == VIP_QUALITY_CVBS_NTSC || source == VIP_QUALITY_CVBS_PAL) {
		/*drvif_color_ultrazoom_set_scaledown_LPF(channel);*/ /*mark it. i_edgesmooth need to use line buff 2014/09/30 by lyida*/
	}
  }
}




/*===============================================================*/
/**
 * CScalerSetRGB422ScaleDown
 * This function is used to set scaling-down registers if RGB format to do 444->422, including main and sub display.
 *
 * @param <info> { display-info struecture }
 * @return { none }
 * @note
 * It can be linear or non-linear either, based on the non-linear flag condition:
 */
/*void Scaler_SetScaleDown(unsigned char display)*/
void drvif_color_ultrazoom_scale_down_444_to_422(unsigned char channel, SIZE *ptInSize, SIZE *ptOutSize)
{
  if(get_mach_type()==MACH_ARCH_RTK2885P){
	// ml8 IC , run ml8 flow
	unsigned char SDFilter = 0;
	unsigned int tmp_data;
	signed short *coef_pt;

	unsigned char i;

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/
	scaledown_ich1_uzd_ctrl0_RBUS				ich1_uzd_Ctrl0_REG;
	scaledown_ich1_uzd_initial_value_RBUS			ich1_uzd_Initial_Value_REG;
	scaledown_ich1_uzd_initial_int_value_RBUS			ich1_uzd_initial_int_value_REG;
	scaledown_ich1_uzd_scale_ver_factor_RBUS		ich1_uzd_Scale_Ver_Factor_REG;

	ich1_uzd_Ctrl0_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl0_reg);
	ich1_uzd_Initial_Value_REG.regValue	= IoReg_Read32(SCALEDOWN_ICH1_UZD_Initial_Value_reg);
	ich1_uzd_initial_int_value_REG.regValue		= IoReg_Read32(SCALEDOWN_ICH1_UZD_Initial_int_Value_reg);
	ich1_uzd_Scale_Ver_Factor_REG.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_Scale_Ver_Factor_reg);

	if ((ptInSize->nWidth < ptOutSize->nWidth) && Scaler_DispGetStatus((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL), SLR_DISP_422CAP) && (Scaler_InputSrcGetType((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL)) == _SRC_VGA)) {    /*H no scale-down and It's 444->422*/
	    if (channel == _CHANNEL1) {
				/*SDFilter = 1;*/
				SDFilter = g_ucSDFH444To422Sel;
				/*fill coefficients into access port*/
				/*coef_pt = tScaleDown_COEF_TAB[SDFilter];*/
				coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SDFilter][0]);

				ich1_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
				ich1_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/
				ich1_uzd_Ctrl0_REG.h_zoom_en = 1;
				ich1_uzd_Initial_Value_REG.hor_ini = 0x80;
				ich1_uzd_initial_int_value_REG.hor_ini_int= 1;

				for (i = 0 ; i < 16 ; i++) {
					tmp_data = ((unsigned int)(*coef_pt++) << 16);
					tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
					IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab1_C0_reg+ i * 4, tmp_data);
			}

			IoReg_Write32(SCALEDOWN_ICH1_UZD_Ctrl0_reg, ich1_uzd_Ctrl0_REG.regValue);
			IoReg_Write32(SCALEDOWN_ICH1_UZD_Initial_Value_reg, ich1_uzd_Initial_Value_REG.regValue);
			IoReg_Write32(SCALEDOWN_ICH1_UZD_Scale_Ver_Factor_reg, ich1_uzd_Scale_Ver_Factor_REG.regValue);
			IoReg_Write32(SCALEDOWN_ICH1_UZD_Initial_int_Value_reg, ich1_uzd_initial_int_value_REG.regValue);

			g_ucIsHScalerDown = 0;
			g_ucIsH444To422 = 1;
		}
	}
  }else if(get_mach_type()==MACH_ARCH_RTK2885P2){
	// ml8p IC, run ml8 flow
	unsigned char SDFilter = 0;
	unsigned int tmp_data;
	signed short *coef_pt;

	unsigned char i;

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/
	M8P_scaledown_imain_uzd_ctrl0_RBUS				ich1_uzd_Ctrl0_REG;
	M8P_scaledown_imain_uzd_initial_value_RBUS			ich1_uzd_Initial_Value_REG;
	M8P_scaledown_imain_uzd_initial_int_value_RBUS			ich1_uzd_initial_int_value_REG;
	M8P_scaledown_imain_uzd_scale_ver_factor_RBUS		ich1_uzd_Scale_Ver_Factor_REG;

	ich1_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
	ich1_uzd_Initial_Value_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg);
	ich1_uzd_initial_int_value_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg);
	ich1_uzd_Scale_Ver_Factor_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg);

	if ((ptInSize->nWidth < ptOutSize->nWidth) && Scaler_DispGetStatus((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL), SLR_DISP_422CAP) && (Scaler_InputSrcGetType((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL)) == _SRC_VGA)) {    /*H no scale-down and It's 444->422*/
	    if (channel == _CHANNEL1) {
				/*SDFilter = 1;*/
				SDFilter = g_ucSDFH444To422Sel;
				/*fill coefficients into access port*/
				/*coef_pt = tScaleDown_COEF_TAB[SDFilter];*/
				coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SDFilter][0]);

				ich1_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
				ich1_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/
				ich1_uzd_Ctrl0_REG.h_zoom_en = 1;
				ich1_uzd_Initial_Value_REG.hor_ini = 0x80;
				ich1_uzd_initial_int_value_REG.hor_ini_int= 1;

				for (i = 0 ; i < 16 ; i++) {
					tmp_data = ((unsigned int)(*coef_pt++) << 16);
					tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
					IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg+ i * 4, tmp_data);
			}

			IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);
			IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg, ich1_uzd_Initial_Value_REG.regValue);
			IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg, ich1_uzd_Scale_Ver_Factor_REG.regValue);
			IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg, ich1_uzd_initial_int_value_REG.regValue);

			g_ucIsHScalerDown = 0;
			g_ucIsH444To422 = 1;
		}
	}
  }else if(get_mach_type()==MACH_ARCH_RTK2885PP){
	// ml8p IC , run ml8p flow
	unsigned char SDFilter = 0;
	unsigned int tmp_data;
	signed short *coef_pt;

	unsigned char i;

/*@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@*/
	M8P_scaledown_imain_uzd_ctrl0_RBUS				ich1_uzd_Ctrl0_REG;
	M8P_scaledown_imain_uzd_initial_value_RBUS			ich1_uzd_Initial_Value_REG;
	M8P_scaledown_imain_uzd_initial_int_value_RBUS			ich1_uzd_initial_int_value_REG;
	M8P_scaledown_imain_uzd_scale_ver_factor_RBUS		ich1_uzd_Scale_Ver_Factor_REG;

	ich1_uzd_Ctrl0_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
	ich1_uzd_Initial_Value_REG.regValue	= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg);
	ich1_uzd_initial_int_value_REG.regValue		= IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg);
	ich1_uzd_Scale_Ver_Factor_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg);

	if ((ptInSize->nWidth < ptOutSize->nWidth) && Scaler_DispGetStatus((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL), SLR_DISP_422CAP) && (Scaler_InputSrcGetType((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL)) == _SRC_VGA)) {    /*H no scale-down and It's 444->422*/
	    if (channel == _CHANNEL1) {
				/*SDFilter = 1;*/
				SDFilter = g_ucSDFH444To422Sel;
				/*fill coefficients into access port*/
				/*coef_pt = tScaleDown_COEF_TAB[SDFilter];*/
				coef_pt = &(ScaleDown_COEF_TAB.FIR_Coef_Table[SDFilter][0]);

				ich1_uzd_Ctrl0_REG.h_y_table_sel = 0;	/*TAB1*/
				ich1_uzd_Ctrl0_REG.h_c_table_sel = 0;	/*TAB1*/
				ich1_uzd_Ctrl0_REG.h_zoom_en = 1;
				ich1_uzd_Initial_Value_REG.hor_ini = 0x80;
				ich1_uzd_initial_int_value_REG.hor_ini_int= 1;

				for (i = 0 ; i < 16 ; i++) {
					tmp_data = ((unsigned int)(*coef_pt++) << 16);
					tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
					IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg+ i * 4, tmp_data);
			}

			IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);
			IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_VALUE_reg, ich1_uzd_Initial_Value_REG.regValue);
			IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg, ich1_uzd_Scale_Ver_Factor_REG.regValue);
			IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_INITIAL_INT_VALUE_reg, ich1_uzd_initial_int_value_REG.regValue);

			g_ucIsHScalerDown = 0;
			g_ucIsH444To422 = 1;
		}
	}
  }
}

/*Will Add uzd selection flow sync frm Mac2*/
unsigned char Scaler_Get_di_hsd_flag(void)
{
	return di_hsd_flag;
}

static void Scaler_SelectCh1DIPath(void)
{
	vgip_data_path_select_RBUS data_path_select_reg;
	SCALER_DISP_CHANNEL display = (SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY);
	data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
	VIPprintf("[%s-%s-%d]\n", __FILE__, __func__, __LINE__);

	if(display ==SLR_MAIN_DISPLAY)	{
	    if (Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR)) {
			data_path_select_reg.uzd1_in_sel = _ENABLE;
			data_path_select_reg.xcdi_in_sel = _CHANNEL1;
		} else {
			data_path_select_reg.uzd1_in_sel = _DISABLE;
			data_path_select_reg.xcdi_in_sel = _CHANNEL1;
		}
	}
	else	{
	    if (Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_SUB_DISPLAY, SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_SUB_DISPLAY, SLR_DISP_RTNR)) {
			data_path_select_reg.uzd2_in_sel = _ENABLE;
			/*data_path_select_reg.xcdi_in_sel = _CHANNEL2;*/	//LiveZoom&Magnifier Application
		} else {
			data_path_select_reg.uzd2_in_sel = _DISABLE;
			/*data_path_select_reg.xcdi_in_sel = _CHANNEL2;*/	//LiveZoom&Magnifier Application
		}
		scaler_set_vgip_datapath_uzd2_inl_sel(data_path_select_reg.uzd2_in_sel);
	}

    VIPprintf("[trip = %d]\n", Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_THRIP));
    VIPprintf("[rtnr = %d]\n", Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR));
    IoReg_Write32(VGIP_Data_Path_Select_reg, data_path_select_reg.regValue);
}

static void Scaler_UpdateFlagAndDIWidth(void)
{
	//unsigned int uCalValue=0x00,
	unsigned int uDI_WID=0x00;
	SCALER_DISP_CHANNEL display = (SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY);

    /*In Mac2, use hsd in path to reduce bandwidth.
     * But hardware has line buffer limit,
     * so SLR_INPUT_DI_WID value depends on the conditions.
     */
    vgip_data_path_select_RBUS data_path_select_reg;
    data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);

	uDI_WID = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID);
	di_hsd_flag = FALSE;

	if(display ==SLR_SUB_DISPLAY){
		Scaler_DispSetInputInfoByDisp(display,SLR_INPUT_DI_WID, Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID));
		if (Scaler_DispGetStatus(SLR_SUB_DISPLAY, SLR_DISP_THRIP)) {
			Scaler_DispSetInputInfoByDisp((SCALER_DISP_CHANNEL)display,SLR_INPUT_DI_LEN, Scaler_DispGetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_IPV_ACT_LEN)<<1);
		} else {
			Scaler_DispSetInputInfoByDisp((SCALER_DISP_CHANNEL)display,SLR_INPUT_DI_LEN, Scaler_DispGetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_IPV_ACT_LEN));
		}
	} else {
		if (data_path_select_reg.uzd1_in_sel)	{
			if ((VD_27M_HSD960_DI5A == fw_video_get_27mhz_mode(display))&&(Get_DisplayMode_Src(display) == VSC_INPUTSRC_AVD)&&
				(Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID) == AVD_27M_VGIP_WIDTH))	{
				uDI_WID = AVD_DI_5A_WIDTH;
				di_hsd_flag = TRUE;
			}
	#if 1	// No DI Width Limitation
			else if (Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID) > REDUCE_DI_HSD_WIDTH_LIMIT_THRESHOLD)
			{
	#if 0	// HSD only Scale down to 2k for DI limition
				// When Source W > Disp W, DI Wid need to scale down to Disp W, Disp W maybe small than Panel W(1920)
				uCalValue = MIN(Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID), Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_DISP_WID));
				// uRetVal = ((inVal * (unsigned int)uOutW * 100 / (unsigned int)uInW) + 55 )/100 ;
				uDI_WID = (Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID) * uCalValue * 100 / Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID) + 55 ) / 100;
	#else
				uDI_WID = REDUCE_DI_HSD_WIDTH_LIMIT_THRESHOLD;
	#endif
				di_hsd_flag = TRUE;
			} else if ((Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID)> 1920) && (Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN) > 230)/*2880x576i case*/
				&& (Scaler_DispGetStatus(display, SLR_DISP_INTERLACE) == 1)&& (Get_DisplayMode_Src(display) == VSC_INPUTSRC_HDMI))
            {
                uDI_WID = HDMI_INTERLACE_MAX_WID;
                di_hsd_flag = TRUE;
            }
	#endif
		}
		Scaler_DispSetInputInfoByDisp(display, SLR_INPUT_DI_WID, uDI_WID);

		if ((Scaler_DispGetStatus(display, SLR_DISP_INTERLACE))&&(display==SLR_MAIN_DISPLAY)) {
			if (Scaler_DispGetStatus(display, SLR_DISP_THRIP)) {
				Scaler_DispSetInputInfoByDisp(display,SLR_INPUT_DI_LEN, Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN)<<1);
			} else {
				Scaler_DispSetInputInfoByDisp(display,SLR_INPUT_DI_LEN, Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN));
			}
		}
		else
			Scaler_DispSetInputInfoByDisp(display,SLR_INPUT_DI_LEN, Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN));
	}

    VIPprintf("[%s-%s-%d]\n", __FILE__, __func__, __LINE__);
    VIPprintf("DI_Wid = %d \n", Scaler_DispGetInputInfo(SLR_INPUT_DI_WID));
    VIPprintf("di_hsd_flag = %d \n", di_hsd_flag);

#if 1
	VIPprintf("di_hsd_flag=%d, display=%d\n", di_hsd_flag, display);
	if(di_hsd_flag)
	{
		VIPprintf("Disp=%d, SLR_INPUT_DI_WID=%d\n", display, Scaler_DispGetInputInfoByDisp((SCALER_DISP_CHANNEL)display,SLR_INPUT_DI_WID));
		VIPprintf("Disp=%d, SLR_INPUT_DI_LEN=%d\n", display, Scaler_DispGetInputInfoByDisp((SCALER_DISP_CHANNEL)display,SLR_INPUT_DI_LEN));
	}
#endif
}
extern void scalerip_updatesubmux(void);

void Scaler_AdjustPathAndInfo(void)
{
    Scaler_SelectCh1DIPath();
	scalerip_updatesubmux();
    Scaler_UpdateFlagAndDIWidth();
}

extern unsigned char drvif_color_Get_DRV_SNR_Clock(SCALER_DISP_CHANNEL display, unsigned char flag);
extern void drvif_color_Set_DRV_SNR_Clock(SCALER_DISP_CHANNEL display, unsigned char En_flag);
void Scaler_AdjustPathAndInfo_HW_SNR(void)
{
	SCALER_DISP_CHANNEL display = (SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY);
	if (drvif_color_Get_DRV_SNR_Clock(display, 0) == 1) {
		drvif_color_Set_DRV_SNR_Clock(display, 0);
		/*frank@03272013 add below code to adjust Hscale down position to solve custom mode display window fail.*/
		Scaler_AdjustPathAndInfo();/*Will add. decide Uzd path*/
		drvif_color_Set_DRV_SNR_Clock(display, 1);
	} else {
		/*frank@03272013 add below code to adjust Hscale down position to solve custom mode display window fail.*/
		Scaler_AdjustPathAndInfo();/*Will add. decide Uzd path*/
	}
}

void drvif_color_ultrazoom_config_scaling_down(unsigned char panorama)
{
  if(get_mach_type()==MACH_ARCH_RTK2885P){
	// ml8 IC , run ml8 flow
	SIZE inSize = {0}, outSize = {0};
//	vgip_data_path_select_RBUS data_path_select_reg;
	SCALER_DISP_CHANNEL display = (SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY);
	scaledown_ich1_uzd_ctrl0_RBUS ich1_uzd_Ctrl0_REG;
	hsd_dither_di_hsd_ctrl0_RBUS di_hsd_ctrl0_reg;
#if TEST_IMD_BY_YPBPR_SCRIPT
	return;
#endif
	if (Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY) == SLR_MAIN_DISPLAY) {
#if 0
		// Move position for decide the DI Wid&Len
		/* always on for snr hw issue, elieli*/
		if (drvif_color_Get_DRV_SNR_Clock(0) == 1) {
		    drvif_color_Set_DRV_SNR_Clock(0);
			/*frank@03272013 add below code to adjust Hscale down position to solve custom mode display window fail.*/
			if (Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR)) {	/*will added in future*/
				data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
				data_path_select_reg.uzd1_in_sel = _ENABLE;
				data_path_select_reg.xcdi_in_sel = _CHANNEL1;
				IoReg_Write32(VGIP_Data_Path_Select_reg, data_path_select_reg.regValue);
			}

			Scaler_AdjustPathAndInfo();/*Will add. decide Uzd path*/
		    drvif_color_Set_DRV_SNR_Clock(1);
		} else {
			/*frank@03272013 add below code to adjust Hscale down position to solve custom mode display window fail.*/
			if (Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR)) {	/*will added in future*/
				data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
				data_path_select_reg.uzd1_in_sel = _ENABLE;
				data_path_select_reg.xcdi_in_sel = _CHANNEL1;
				IoReg_Write32(VGIP_Data_Path_Select_reg, data_path_select_reg.regValue);
			}
			Scaler_AdjustPathAndInfo();/*Will add. decide Uzd path*/
		}
#endif

	}

	if (Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL) == _CHANNEL1) {
		/* Scale down setup for Channel1*/
		scaledown_ich1_sdnr_444to422_ctrl_RBUS ich1_sdnr_444to422_ctrl_REG;
		ich1_uzd_Ctrl0_REG.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl0_reg);
		ich1_uzd_Ctrl0_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_DOWN) != 0);
		ich1_uzd_Ctrl0_REG.buffer_mode = Scaler_DispGetStatus(display, SLR_DISP_FSYNC_VUZD);
		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/

#if 1	//(CONFIG_ARCH_RTK284X)	// Allow HSD & HZD enable simultaneously
		di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
		di_hsd_ctrl0_reg.h_zoom_en = di_hsd_flag;
		IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);

		ich1_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
#else
		if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
			hsd_dither_di_hsd_ctrl0_RBUS di_hsd_ctrl0_reg;
			ich1_uzd_Ctrl0_REG.h_zoom_en = 0;
			di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
			di_hsd_ctrl0_reg.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
			IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);
		} else {
			//Disable DI HSD H Zoom Enable
			hsd_dither_di_hsd_ctrl0_RBUS di_hsd_ctrl0_reg;
			di_hsd_ctrl0_reg.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
			IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);

			ich1_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
		}
#endif
	#ifdef CONFIG_SOURCE_ROTATE_ENABLE
		if (Scaler_Get_Rotate_Enable()) {
			ich1_uzd_Ctrl0_REG.argb_dummy_data = 0;
			ich1_uzd_Ctrl0_REG.argb_swap = 0;
			ich1_uzd_Ctrl0_REG.rgb_to_argb_en = 1;
		}
	#endif

#if TEST_PATTERN_GEN
		ich1_uzd_Ctrl0_REG.sort_fmt = FALSE; /*422*/
#else
#if 0//def CONFIG_I2RND_ENABLE
		//i2rnd sub path go 422 format & compression disable @Crixus 20160816
		if((display == SLR_MAIN_DISPLAY) && (Scaler_I2rnd_get_enable() == _ENABLE) && (vsc_i2rnd_sub_stage == I2RND_STAGE_MAIN_GET_RPC))
			ich1_uzd_Ctrl0_REG.sort_fmt = (Scaler_DispGetInputInfo(SLR_INPUT_FRAMESYNC) || !(Scaler_DispGetStatus(display, SLR_DISP_422CAP)));
		else
#endif
		{
			ich1_uzd_Ctrl0_REG.sort_fmt = (Scaler_DispGetInputInfo(SLR_INPUT_FRAMESYNC) || (((display == SLR_MAIN_DISPLAY) && (dvrif_memory_compression_get_enable(display) == TRUE))||!(Scaler_DispGetStatus(display, SLR_DISP_422CAP))));
		}
#endif
		ich1_uzd_Ctrl0_REG.out_bit = Scaler_DispGetStatus(display, SLR_DISP_10BIT);
		ich1_uzd_Ctrl0_REG.video_comp_en = (Scaler_DispGetStatus(display, SLR_DISP_COMP) ? 1 : 0);
		ich1_uzd_Ctrl0_REG.truncationctrl = 0; /*avoid ypbpr & vga occur noise in gray level*/
		IoReg_Write32(SCALEDOWN_ICH1_UZD_Ctrl0_reg, ich1_uzd_Ctrl0_REG.regValue);

		/*write the default of sdnr_444to422_ctrl: jyyang*/
		ich1_sdnr_444to422_ctrl_REG.regValue = IoReg_Read32(SCALEDOWN_ICH1_sdnr_444to422_CTRL_reg);
		ich1_sdnr_444to422_ctrl_REG.cr_dly_cb = 0;
		ich1_sdnr_444to422_ctrl_REG.drop = 1;
		IoReg_Write32(SCALEDOWN_ICH1_sdnr_444to422_CTRL_reg, ich1_sdnr_444to422_ctrl_REG.regValue);

	} else {
#if 1
		/*Scale down Setup for Channel 2*/
		scaledown_ich2_uzd_ctrl0_RBUS ich2_uzd_Ctrl0_REG;
		ich2_uzd_Ctrl0_REG.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_Ctrl0_reg);
		ich2_uzd_Ctrl0_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_DOWN) != 0);
		ich2_uzd_Ctrl0_REG.buffer_mode = Scaler_DispGetStatus(display, SLR_DISP_FSYNC_VUZD);
		ich2_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
		ich2_uzd_Ctrl0_REG.output_fmt = (Scaler_DispGetStatus(display, SLR_DISP_422CAP) ? 0 : 1);
		ich2_uzd_Ctrl0_REG.video_comp_en = (Scaler_DispGetStatus(display, SLR_DISP_COMP) ? 1 : 0);
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Ctrl0_reg, ich2_uzd_Ctrl0_REG.regValue);
#endif

	}


#if 1	//(CONFIG_ARCH_RTK284X)	// HSD first then HZD
	if (di_hsd_flag)	{
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN);
		inSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID);
		outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN);
		outSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_DI_WID);

		drvif_color_ultrazoom_set_scale_down_di_hsd(display, &inSize, &outSize, panorama);
	}
#endif

#ifndef BUILD_QUICK_SHOW
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE() && (Scaler_Disp3dGetInfo(SLR_MAIN_DISPLAY, SLR_DISP_3D_3DTYPE) == SLR_3D_FRAME_PACKING)) {
		if (Scaler_DispGetInputInfo(SLR_INPUT_IPV_ACT_LEN_PRE) > 2200)
			inSize.nLength = 1080;
		else if (Scaler_InputSrcGetMainChType() == _SRC_HDMI)
			inSize.nLength = 720;
		else if (Scaler_InputSrcGetMainChType() == _SRC_VO)
			inSize.nLength = Scaler_DispGetInputInfo(SLR_INPUT_IPV_ACT_LEN) << Scaler_DispGetStatus(display, SLR_DISP_THRIP);
	} else
#endif
	if (Scaler_DispGetStatus(display, SLR_DISP_THRIP))
	{
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_SDNRV_ACT_LEN);
	} else {
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_SDNRV_ACT_LEN);

		if(is_scaler_input_2p_mode(display))
		{
			inSize.nLength = inSize.nLength >> 1;//4k2k 120 case to 4k1k
		}
	}

	inSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_SDNRH_ACT_WID);

#ifndef BUILD_QUICK_SHOW
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE()) {
		if ((Scaler_Disp3dGetInfo((SCALER_DISP_CHANNEL)display, SLR_DISP_3D_3DTYPE) == SLR_3D_FRAME_PACKING)) {
			if ((Scaler_DispGetInputInfo(SLR_INPUT_DISP_LEN) >> (Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE() ? 1 : 0)) < inSize.nLength)
				outSize.nLength = Scaler_DispGetInputInfo(SLR_INPUT_DISP_LEN) >> (Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE() ? 1 : 0);
			else
				outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_LEN);
		} else {
			outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_LEN);
		}
	} else
#endif
	{
		outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_LEN);
	}
	/*if(di_hsd_flag){//By CONFIG_ARCH_RTK284X  HSD & UZD are independ each other
		outSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRH_ACT_WID);
	}else*/{
		outSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_WID);
	}

	if (Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CHANNEL) == _CHANNEL1) {
		scaledown_ich1_ibuff_ctrli_buff_ctrl_RBUS ich1_ibuff_ctrl_BUFF_CTRL;
		ich1_ibuff_ctrl_BUFF_CTRL.regValue = IoReg_Read32(SCALEDOWN_ICH1_IBUFF_CTRLI_BUFF_CTRL_reg);
		ich1_ibuff_ctrl_BUFF_CTRL.ibuf_h_size = outSize.nWidth;
		ich1_ibuff_ctrl_BUFF_CTRL.ibuf_v_size = inSize.nLength;
		IoReg_Write32(SCALEDOWN_ICH1_IBUFF_CTRLI_BUFF_CTRL_reg, ich1_ibuff_ctrl_BUFF_CTRL.regValue);

	}else{
		scaledown_ich2_ibuff_ctrli_buff_ctrl_RBUS ich2_ibuff_ctrl_BUFF_CTRL;
		ich2_ibuff_ctrl_BUFF_CTRL.regValue = IoReg_Read32(SCALEDOWN_ICH2_IBUFF_CTRLI_BUFF_CTRL_reg);
		ich2_ibuff_ctrl_BUFF_CTRL.ibuf_h_size = outSize.nWidth;
		ich2_ibuff_ctrl_BUFF_CTRL.ibuf_v_size = inSize.nLength;
		IoReg_Write32(SCALEDOWN_ICH2_IBUFF_CTRLI_BUFF_CTRL_reg, ich2_ibuff_ctrl_BUFF_CTRL.regValue);
	}

	/*VIPprintf("[UZU] vLen In/Out =%d->%d\n", inSize.nLength, outSize.nLength);*/

	drvif_color_ultrazoom_set_scale_down(display, &inSize, &outSize, panorama);
	drvif_color_ultrazoom_scale_down_444_to_422(Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CHANNEL), &inSize, &outSize);	/*CSW+ 0970324 for RGB to do 444->422 color will have sample error phase*/
	if((Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL) == SLR_MAIN_DISPLAY) && (is_scaler_input_2p_mode(display)))
	{
		/*Scale down Setup for Channel 2*/
		scaledown_ich2_uzd_ctrl0_RBUS ich2_uzd_Ctrl0_REG;
		ich1_uzd_Ctrl0_REG.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl0_reg);
		ich2_uzd_Ctrl0_REG.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_Ctrl0_reg);
		ich2_uzd_Ctrl0_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_DOWN) != 0);
		ich2_uzd_Ctrl0_REG.buffer_mode = ich1_uzd_Ctrl0_REG.buffer_mode;
		ich2_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
		ich2_uzd_Ctrl0_REG.output_fmt = ich1_uzd_Ctrl0_REG.sort_fmt;
		ich2_uzd_Ctrl0_REG.video_comp_en = ich1_uzd_Ctrl0_REG.video_comp_en;
		IoReg_Write32(SCALEDOWN_ICH2_UZD_Ctrl0_reg, ich2_uzd_Ctrl0_REG.regValue);

		drvif_color_ultrazoom_set_scale_down(SLR_SUB_DISPLAY, &inSize, &outSize, panorama);
		drvif_color_ultrazoom_scale_down_444_to_422(SLR_SUB_DISPLAY, &inSize, &outSize);	/*CSW+ 0970324 for RGB to do 444->422 color will have sample error phase*/
	}
    else if(check_sub_is_idle_for_srnn(display))
    {
        set_sub_for_srnn(SUB_UZD_SRNN, 1);
    }
	return;
  }else if(get_mach_type()==MACH_ARCH_RTK2885P2){
	// ml8p IC, run ml8 flow
	SIZE inSize = {0}, outSize = {0};
//	vgip_data_path_select_RBUS data_path_select_reg;
	SCALER_DISP_CHANNEL display = (SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY);
	M8P_scaledown_imain_uzd_ctrl0_RBUS ich1_uzd_Ctrl0_REG;
	hsd_dither_di_hsd_ctrl0_RBUS di_hsd_ctrl0_reg;
#if TEST_IMD_BY_YPBPR_SCRIPT
	return;
#endif
	if (Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY) == SLR_MAIN_DISPLAY) {
#if 0
		// Move position for decide the DI Wid&Len
		/* always on for snr hw issue, elieli*/
		if (drvif_color_Get_DRV_SNR_Clock(0) == 1) {
		    drvif_color_Set_DRV_SNR_Clock(0);
			/*frank@03272013 add below code to adjust Hscale down position to solve custom mode display window fail.*/
			if (Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR)) {	/*will added in future*/
				data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
				data_path_select_reg.uzd1_in_sel = _ENABLE;
				data_path_select_reg.xcdi_in_sel = _CHANNEL1;
				IoReg_Write32(VGIP_Data_Path_Select_reg, data_path_select_reg.regValue);
			}

			Scaler_AdjustPathAndInfo();/*Will add. decide Uzd path*/
		    drvif_color_Set_DRV_SNR_Clock(1);
		} else {
			/*frank@03272013 add below code to adjust Hscale down position to solve custom mode display window fail.*/
			if (Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR)) {	/*will added in future*/
				data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
				data_path_select_reg.uzd1_in_sel = _ENABLE;
				data_path_select_reg.xcdi_in_sel = _CHANNEL1;
				IoReg_Write32(VGIP_Data_Path_Select_reg, data_path_select_reg.regValue);
			}
			Scaler_AdjustPathAndInfo();/*Will add. decide Uzd path*/
		}
#endif

	}

	if (Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL) == _CHANNEL1) {
		/* Scale down setup for Channel1*/
		M8P_scaledown_imain_uzd_444to422_ctrl_RBUS ich1_sdnr_444to422_ctrl_REG;
		ich1_uzd_Ctrl0_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
		ich1_uzd_Ctrl0_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_DOWN) != 0);
		// no show ich1_uzd_Ctrl0_REG.buffer_mode = Scaler_DispGetStatus(display, SLR_DISP_FSYNC_VUZD);
		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/

#if 1	//(CONFIG_ARCH_RTK284X)	// Allow HSD & HZD enable simultaneously
		di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
		di_hsd_ctrl0_reg.h_zoom_en = di_hsd_flag;
		IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);

		ich1_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
#else
		if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
			hsd_dither_di_hsd_ctrl0_RBUS di_hsd_ctrl0_reg;
			ich1_uzd_Ctrl0_REG.h_zoom_en = 0;
			di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
			di_hsd_ctrl0_reg.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
			IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);
		} else {
			//Disable DI HSD H Zoom Enable
			hsd_dither_di_hsd_ctrl0_RBUS di_hsd_ctrl0_reg;
			di_hsd_ctrl0_reg.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
			IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);

			ich1_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
		}
#endif
	#ifdef CONFIG_SOURCE_ROTATE_ENABLE
		if (Scaler_Get_Rotate_Enable()) {
			ich1_uzd_Ctrl0_REG.argb_dummy_data = 0;
			ich1_uzd_Ctrl0_REG.argb_swap = 0;
			ich1_uzd_Ctrl0_REG.rgb_to_argb_en = 1;
		}
	#endif

#if TEST_PATTERN_GEN
		ich1_uzd_Ctrl0_REG.sort_fmt = FALSE; /*422*/
#else
#if 0//def CONFIG_I2RND_ENABLE
		//i2rnd sub path go 422 format & compression disable @Crixus 20160816
		if((display == SLR_MAIN_DISPLAY) && (Scaler_I2rnd_get_enable() == _ENABLE) && (vsc_i2rnd_sub_stage == I2RND_STAGE_MAIN_GET_RPC))
			ich1_uzd_Ctrl0_REG.sort_fmt = (Scaler_DispGetInputInfo(SLR_INPUT_FRAMESYNC) || !(Scaler_DispGetStatus(display, SLR_DISP_422CAP)));
		else
#endif
		{
			ich1_uzd_Ctrl0_REG.sort_fmt = (Scaler_DispGetInputInfo(SLR_INPUT_FRAMESYNC) || (((display == SLR_MAIN_DISPLAY) && (dvrif_memory_compression_get_enable(display) == TRUE))||!(Scaler_DispGetStatus(display, SLR_DISP_422CAP))));
		}
#endif
		ich1_uzd_Ctrl0_REG.out_bit = Scaler_DispGetStatus(display, SLR_DISP_10BIT);
		ich1_uzd_Ctrl0_REG.video_comp_en = (Scaler_DispGetStatus(display, SLR_DISP_COMP) ? 1 : 0);
		ich1_uzd_Ctrl0_REG.truncationctrl = 0; /*avoid ypbpr & vga occur noise in gray level*/
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);

		/*write the default of sdnr_444to422_ctrl: jyyang*/
		ich1_sdnr_444to422_ctrl_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_444to422_CTRL_reg);
		ich1_sdnr_444to422_ctrl_REG.cr_dly_cb = 0;
		ich1_sdnr_444to422_ctrl_REG.drop = 1;
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_444to422_CTRL_reg, ich1_sdnr_444to422_ctrl_REG.regValue);

	} else {
#if 1
		/*Scale down Setup for Channel 2*/
		M8P_scaledown_isub_uzd_ctrl0_RBUS ich2_uzd_Ctrl0_REG;
		ich2_uzd_Ctrl0_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
		ich2_uzd_Ctrl0_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_DOWN) != 0);
		// no show ich2_uzd_Ctrl0_REG.buffer_mode = Scaler_DispGetStatus(display, SLR_DISP_FSYNC_VUZD);
		ich2_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
		// no show ich2_uzd_Ctrl0_REG.output_fmt = (Scaler_DispGetStatus(display, SLR_DISP_422CAP) ? 0 : 1);
		ich2_uzd_Ctrl0_REG.video_comp_en = (Scaler_DispGetStatus(display, SLR_DISP_COMP) ? 1 : 0);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, ich2_uzd_Ctrl0_REG.regValue);
#endif

	}


#if 1	//(CONFIG_ARCH_RTK284X)	// HSD first then HZD
	if (di_hsd_flag)	{
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN);
		inSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID);
		outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN);
		outSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_DI_WID);

		drvif_color_ultrazoom_set_scale_down_di_hsd(display, &inSize, &outSize, panorama);
	}
#endif

#ifndef BUILD_QUICK_SHOW
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE() && (Scaler_Disp3dGetInfo(SLR_MAIN_DISPLAY, SLR_DISP_3D_3DTYPE) == SLR_3D_FRAME_PACKING)) {
		if (Scaler_DispGetInputInfo(SLR_INPUT_IPV_ACT_LEN_PRE) > 2200)
			inSize.nLength = 1080;
		else if (Scaler_InputSrcGetMainChType() == _SRC_HDMI)
			inSize.nLength = 720;
		else if (Scaler_InputSrcGetMainChType() == _SRC_VO)
			inSize.nLength = Scaler_DispGetInputInfo(SLR_INPUT_IPV_ACT_LEN) << Scaler_DispGetStatus(display, SLR_DISP_THRIP);
	} else
#endif
	if (Scaler_DispGetStatus(display, SLR_DISP_THRIP))
	{
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_SDNRV_ACT_LEN);
	} else {
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_SDNRV_ACT_LEN);

		if(is_scaler_input_2p_mode(display))
		{
			inSize.nLength = inSize.nLength >> 1;//4k2k 120 case to 4k1k
		}
	}

	inSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_SDNRH_ACT_WID);

#ifndef BUILD_QUICK_SHOW
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE()) {
		if ((Scaler_Disp3dGetInfo((SCALER_DISP_CHANNEL)display, SLR_DISP_3D_3DTYPE) == SLR_3D_FRAME_PACKING)) {
			if ((Scaler_DispGetInputInfo(SLR_INPUT_DISP_LEN) >> (Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE() ? 1 : 0)) < inSize.nLength)
				outSize.nLength = Scaler_DispGetInputInfo(SLR_INPUT_DISP_LEN) >> (Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE() ? 1 : 0);
			else
				outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_LEN);
		} else {
			outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_LEN);
		}
	} else
#endif
	{
		outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_LEN);
	}
	/*if(di_hsd_flag){//By CONFIG_ARCH_RTK284X  HSD & UZD are independ each other
		outSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRH_ACT_WID);
	}else*/{
		outSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_WID);
	}

	if (Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CHANNEL) == _CHANNEL1) {
		M8P_scaledown_imain_uzd_ibuff_ctrl_RBUS ich1_ibuff_ctrl_BUFF_CTRL;
		ich1_ibuff_ctrl_BUFF_CTRL.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_IBUFF_CTRL_reg);
		ich1_ibuff_ctrl_BUFF_CTRL.ibuf_h_size = outSize.nWidth;
		ich1_ibuff_ctrl_BUFF_CTRL.ibuf_v_size = inSize.nLength;
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_IBUFF_CTRL_reg, ich1_ibuff_ctrl_BUFF_CTRL.regValue);

	}else{
		M8P_scaledown_isub_uzd_ibuff_ctrl_RBUS ich2_ibuff_ctrl_BUFF_CTRL;
		ich2_ibuff_ctrl_BUFF_CTRL.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_IBUFF_CTRL_reg);
		ich2_ibuff_ctrl_BUFF_CTRL.ibuf_h_size = outSize.nWidth;
		ich2_ibuff_ctrl_BUFF_CTRL.ibuf_v_size = inSize.nLength;
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_IBUFF_CTRL_reg, ich2_ibuff_ctrl_BUFF_CTRL.regValue);
	}

	/*VIPprintf("[UZU] vLen In/Out =%d->%d\n", inSize.nLength, outSize.nLength);*/

	drvif_color_ultrazoom_set_scale_down(display, &inSize, &outSize, panorama);
	drvif_color_ultrazoom_scale_down_444_to_422(Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CHANNEL), &inSize, &outSize);	/*CSW+ 0970324 for RGB to do 444->422 color will have sample error phase*/
	if((Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL) == SLR_MAIN_DISPLAY) && (is_scaler_input_2p_mode(display)))
	{
		/*Scale down Setup for Channel 2*/
		M8P_scaledown_isub_uzd_ctrl0_RBUS ich2_uzd_Ctrl0_REG;
		ich1_uzd_Ctrl0_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
		ich2_uzd_Ctrl0_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
		ich2_uzd_Ctrl0_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_DOWN) != 0);
		// no show ich2_uzd_Ctrl0_REG.buffer_mode = ich1_uzd_Ctrl0_REG.buffer_mode;
		ich2_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
		// no show ich2_uzd_Ctrl0_REG.output_fmt = ich1_uzd_Ctrl0_REG.sort_fmt;
		ich2_uzd_Ctrl0_REG.video_comp_en = ich1_uzd_Ctrl0_REG.video_comp_en;
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, ich2_uzd_Ctrl0_REG.regValue);

		drvif_color_ultrazoom_set_scale_down(SLR_SUB_DISPLAY, &inSize, &outSize, panorama);
		drvif_color_ultrazoom_scale_down_444_to_422(SLR_SUB_DISPLAY, &inSize, &outSize);	/*CSW+ 0970324 for RGB to do 444->422 color will have sample error phase*/
	}
    else if(check_sub_is_idle_for_srnn(display))
    {
        set_sub_for_srnn(SUB_UZD_SRNN, 1);
    }
	return;
  }else if(get_mach_type()==MACH_ARCH_RTK2885PP){
	// ml8p IC , run ml8p flow
	SIZE inSize = {0}, outSize = {0};
//	vgip_data_path_select_RBUS data_path_select_reg;
	SCALER_DISP_CHANNEL display = (SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY);
	M8P_scaledown_imain_uzd_ctrl0_RBUS ich1_uzd_Ctrl0_REG;
	hsd_dither_di_hsd_ctrl0_RBUS di_hsd_ctrl0_reg;
#if TEST_IMD_BY_YPBPR_SCRIPT
	return;
#endif
	if (Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY) == SLR_MAIN_DISPLAY) {
#if 0
		// Move position for decide the DI Wid&Len
		/* always on for snr hw issue, elieli*/
		if (drvif_color_Get_DRV_SNR_Clock(0) == 1) {
		    drvif_color_Set_DRV_SNR_Clock(0);
			/*frank@03272013 add below code to adjust Hscale down position to solve custom mode display window fail.*/
			if (Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR)) {	/*will added in future*/
				data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
				data_path_select_reg.uzd1_in_sel = _ENABLE;
				data_path_select_reg.xcdi_in_sel = _CHANNEL1;
				IoReg_Write32(VGIP_Data_Path_Select_reg, data_path_select_reg.regValue);
			}

			Scaler_AdjustPathAndInfo();/*Will add. decide Uzd path*/
		    drvif_color_Set_DRV_SNR_Clock(1);
		} else {
			/*frank@03272013 add below code to adjust Hscale down position to solve custom mode display window fail.*/
			if (Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR)) {	/*will added in future*/
				data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
				data_path_select_reg.uzd1_in_sel = _ENABLE;
				data_path_select_reg.xcdi_in_sel = _CHANNEL1;
				IoReg_Write32(VGIP_Data_Path_Select_reg, data_path_select_reg.regValue);
			}
			Scaler_AdjustPathAndInfo();/*Will add. decide Uzd path*/
		}
#endif

	}

	if (Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL) == _CHANNEL1) {
		/* Scale down setup for Channel1*/
		M8P_scaledown_imain_uzd_444to422_ctrl_RBUS ich1_sdnr_444to422_ctrl_REG;
		ich1_uzd_Ctrl0_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
		ich1_uzd_Ctrl0_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_DOWN) != 0);
		// no show ich1_uzd_Ctrl0_REG.buffer_mode = Scaler_DispGetStatus(display, SLR_DISP_FSYNC_VUZD);
		/*data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);*/

#if 1	//(CONFIG_ARCH_RTK284X)	// Allow HSD & HZD enable simultaneously
		di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
		di_hsd_ctrl0_reg.h_zoom_en = di_hsd_flag;
		IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);

		ich1_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
#else
		if (di_hsd_flag) {/*Will modify go DI path and enable di path uzd*/
			hsd_dither_di_hsd_ctrl0_RBUS di_hsd_ctrl0_reg;
			ich1_uzd_Ctrl0_REG.h_zoom_en = 0;
			di_hsd_ctrl0_reg.regValue = IoReg_Read32(HSD_DITHER_DI_HSD_Ctrl0_reg);
			di_hsd_ctrl0_reg.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
			IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);
		} else {
			//Disable DI HSD H Zoom Enable
			hsd_dither_di_hsd_ctrl0_RBUS di_hsd_ctrl0_reg;
			di_hsd_ctrl0_reg.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
			IoReg_Write32(HSD_DITHER_DI_HSD_Ctrl0_reg, di_hsd_ctrl0_reg.regValue);

			ich1_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
		}
#endif
	#ifdef CONFIG_SOURCE_ROTATE_ENABLE
		if (Scaler_Get_Rotate_Enable()) {
			ich1_uzd_Ctrl0_REG.argb_dummy_data = 0;
			ich1_uzd_Ctrl0_REG.argb_swap = 0;
			ich1_uzd_Ctrl0_REG.rgb_to_argb_en = 1;
		}
	#endif

#if TEST_PATTERN_GEN
		ich1_uzd_Ctrl0_REG.sort_fmt = FALSE; /*422*/
#else
#if 0//def CONFIG_I2RND_ENABLE
		//i2rnd sub path go 422 format & compression disable @Crixus 20160816
		if((display == SLR_MAIN_DISPLAY) && (Scaler_I2rnd_get_enable() == _ENABLE) && (vsc_i2rnd_sub_stage == I2RND_STAGE_MAIN_GET_RPC))
			ich1_uzd_Ctrl0_REG.sort_fmt = (Scaler_DispGetInputInfo(SLR_INPUT_FRAMESYNC) || !(Scaler_DispGetStatus(display, SLR_DISP_422CAP)));
		else
#endif
		{
			ich1_uzd_Ctrl0_REG.sort_fmt = (Scaler_DispGetInputInfo(SLR_INPUT_FRAMESYNC) || (((display == SLR_MAIN_DISPLAY) && (dvrif_memory_compression_get_enable(display) == TRUE))||!(Scaler_DispGetStatus(display, SLR_DISP_422CAP))));
		}
#endif
		ich1_uzd_Ctrl0_REG.out_bit = Scaler_DispGetStatus(display, SLR_DISP_10BIT);
		ich1_uzd_Ctrl0_REG.video_comp_en = (Scaler_DispGetStatus(display, SLR_DISP_COMP) ? 1 : 0);
		ich1_uzd_Ctrl0_REG.truncationctrl = 0; /*avoid ypbpr & vga occur noise in gray level*/
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg, ich1_uzd_Ctrl0_REG.regValue);

		/*write the default of sdnr_444to422_ctrl: jyyang*/
		ich1_sdnr_444to422_ctrl_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_444to422_CTRL_reg);
		ich1_sdnr_444to422_ctrl_REG.cr_dly_cb = 0;
		ich1_sdnr_444to422_ctrl_REG.drop = 1;
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_444to422_CTRL_reg, ich1_sdnr_444to422_ctrl_REG.regValue);

	} else {
#if 1
		/*Scale down Setup for Channel 2*/
		M8P_scaledown_isub_uzd_ctrl0_RBUS ich2_uzd_Ctrl0_REG;
		ich2_uzd_Ctrl0_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
		ich2_uzd_Ctrl0_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_DOWN) != 0);
		// no show ich2_uzd_Ctrl0_REG.buffer_mode = Scaler_DispGetStatus(display, SLR_DISP_FSYNC_VUZD);
		ich2_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
		// no show ich2_uzd_Ctrl0_REG.output_fmt = (Scaler_DispGetStatus(display, SLR_DISP_422CAP) ? 0 : 1);
		ich2_uzd_Ctrl0_REG.video_comp_en = (Scaler_DispGetStatus(display, SLR_DISP_COMP) ? 1 : 0);
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, ich2_uzd_Ctrl0_REG.regValue);
#endif

	}


#if 1	//(CONFIG_ARCH_RTK284X)	// HSD first then HZD
	if (di_hsd_flag)	{
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN);
		inSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPH_ACT_WID);
		outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_IPV_ACT_LEN);
		outSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_DI_WID);

		drvif_color_ultrazoom_set_scale_down_di_hsd(display, &inSize, &outSize, panorama);
	}
#endif

#ifndef BUILD_QUICK_SHOW
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE() && (Scaler_Disp3dGetInfo(SLR_MAIN_DISPLAY, SLR_DISP_3D_3DTYPE) == SLR_3D_FRAME_PACKING)) {
		if (Scaler_DispGetInputInfo(SLR_INPUT_IPV_ACT_LEN_PRE) > 2200)
			inSize.nLength = 1080;
		else if (Scaler_InputSrcGetMainChType() == _SRC_HDMI)
			inSize.nLength = 720;
		else if (Scaler_InputSrcGetMainChType() == _SRC_VO)
			inSize.nLength = Scaler_DispGetInputInfo(SLR_INPUT_IPV_ACT_LEN) << Scaler_DispGetStatus(display, SLR_DISP_THRIP);
	} else
#endif
	if (Scaler_DispGetStatus(display, SLR_DISP_THRIP))
	{
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_SDNRV_ACT_LEN);
	} else {
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_SDNRV_ACT_LEN);

		if(is_scaler_input_2p_mode(display))
  		{
  			inSize.nLength = inSize.nLength >> 1;//4k2k 120 case to 4k1k
  		}
	}

	inSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_SDNRH_ACT_WID);

#ifndef BUILD_QUICK_SHOW
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE()) {
		if ((Scaler_Disp3dGetInfo((SCALER_DISP_CHANNEL)display, SLR_DISP_3D_3DTYPE) == SLR_3D_FRAME_PACKING)) {
			if ((Scaler_DispGetInputInfo(SLR_INPUT_DISP_LEN) >> (Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE() ? 1 : 0)) < inSize.nLength)
				outSize.nLength = Scaler_DispGetInputInfo(SLR_INPUT_DISP_LEN) >> (Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE() ? 1 : 0);
			else
				outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_LEN);
		} else {
			outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_LEN);
		}
	} else
#endif
	{
		outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_LEN);
	}
	/*if(di_hsd_flag){//By CONFIG_ARCH_RTK284X  HSD & UZD are independ each other
		outSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRH_ACT_WID);
	}else*/{
		outSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CAP_WID);
	}

	if (Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CHANNEL) == _CHANNEL1) {
		M8P_scaledown_imain_uzd_ibuff_ctrl_RBUS ich1_ibuff_ctrl_BUFF_CTRL;
		ich1_ibuff_ctrl_BUFF_CTRL.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_IBUFF_CTRL_reg);
		ich1_ibuff_ctrl_BUFF_CTRL.ibuf_h_size = outSize.nWidth;
		ich1_ibuff_ctrl_BUFF_CTRL.ibuf_v_size = inSize.nLength;
		IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_IBUFF_CTRL_reg, ich1_ibuff_ctrl_BUFF_CTRL.regValue);

	}else{
		M8P_scaledown_isub_uzd_ibuff_ctrl_RBUS ich2_ibuff_ctrl_BUFF_CTRL;
		ich2_ibuff_ctrl_BUFF_CTRL.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_IBUFF_CTRL_reg);
		ich2_ibuff_ctrl_BUFF_CTRL.ibuf_h_size = outSize.nWidth;
		ich2_ibuff_ctrl_BUFF_CTRL.ibuf_v_size = inSize.nLength;
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_IBUFF_CTRL_reg, ich2_ibuff_ctrl_BUFF_CTRL.regValue);
	}

	/*VIPprintf("[UZU] vLen In/Out =%d->%d\n", inSize.nLength, outSize.nLength);*/

	drvif_color_ultrazoom_set_scale_down(display, &inSize, &outSize, panorama);
	drvif_color_ultrazoom_scale_down_444_to_422(Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_CHANNEL), &inSize, &outSize);	/*CSW+ 0970324 for RGB to do 444->422 color will have sample error phase*/
	if((Scaler_DispGetInputInfo(SLR_INPUT_CHANNEL) == SLR_MAIN_DISPLAY) && (is_scaler_input_2p_mode(display)))
	{
		/*Scale down Setup for Channel 2*/
		M8P_scaledown_isub_uzd_ctrl0_RBUS ich2_uzd_Ctrl0_REG;
		ich1_uzd_Ctrl0_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
		ich2_uzd_Ctrl0_REG.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
		ich2_uzd_Ctrl0_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_DOWN) != 0);
		// no show ich2_uzd_Ctrl0_REG.buffer_mode = ich1_uzd_Ctrl0_REG.buffer_mode;
		ich2_uzd_Ctrl0_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_DOWN) != 0);
		// no show ich2_uzd_Ctrl0_REG.output_fmt = ich1_uzd_Ctrl0_REG.sort_fmt;
		ich2_uzd_Ctrl0_REG.video_comp_en = ich1_uzd_Ctrl0_REG.video_comp_en;
		IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, ich2_uzd_Ctrl0_REG.regValue);

		drvif_color_ultrazoom_set_scale_down(SLR_SUB_DISPLAY, &inSize, &outSize, panorama);
		drvif_color_ultrazoom_scale_down_444_to_422(SLR_SUB_DISPLAY, &inSize, &outSize);	/*CSW+ 0970324 for RGB to do 444->422 color will have sample error phase*/
	}
    else if(check_sub_is_idle_for_srnn(display))
    {
        set_sub_for_srnn(SUB_UZD_SRNN, 1);
    }
	return;
  }
}
#endif //UT_flag

unsigned char drvif_color_ultrazoom_scalerup_PR_mode(unsigned int LR_width)
{
	unsigned char pr_mode = NOT_PR_MODE;
#ifndef BUILD_QUICK_SHOW
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE() && (Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE() == TRUE) &&
		(Scaler_Disp3dGetInfo((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY), SLR_DISP_3D_3DTYPE) < SLR_3D_SIDE_BY_SIDE_HALF_CVT_2D) &&
		(Scaler_DispGetScaleStatus((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY), SLR_SCALE_V_UP) != 0)) {
		if ((LR_width << 1) <= 3840 && (LR_width << 1) >= 1920)
			pr_mode = PR_2TAP_MODE;
		else if ((LR_width << 1) <= 1920)
			pr_mode = PR_4TAP_MODE;
		else
			pr_mode = NOT_PR_MODE;
	}
#endif
	VIPprintf("\n[3D]UZU_pr_mode =%x\n", pr_mode);
	return pr_mode;
}



unsigned char drvif_color_ultrazoom_check_3D_overscan_enable(void)
{
	unsigned char result = 0;
#ifdef ENABLE_SG_3D_SUPPORT_ALL_SOURCE_3D_MODE
	SLR_3D_TYPE cur3dtype = (SLR_3D_TYPE)Scaler_Disp3dGetInfo((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY), SLR_DISP_3D_3DTYPE);
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE() && (Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE() == FALSE)
		&& drvif_scaelr3d_decide_is_3D_display_mode() && drvif_scaler3d_decide_3d_SG_Disable_IDMA(cur3dtype)
		&& ((Scaler_InputSrcGetMainChType() != _SRC_VO) || (Scaler_DispGetInputInfo(SLR_INPUT_MODE_CURR) < _MODE_4k2kI30))) {
		result = TRUE;
	}
#endif
	return result;
}



/*[3D] 3D overscan for non-IDMA SG SBS/TaB 3D mode (should can be applied to PR SBS/TaB 3D too)*/
unsigned char drvif_color_ultrazoom_set_3D_overscan(SIZE *inSize)
{
	unsigned char result = 0;

  #ifdef ENABLE_SG_3D_SUPPORT_ALL_SOURCE_3D_MODE
	SLR_3D_TYPE cur3dtype = (SLR_3D_TYPE)Scaler_Disp3dGetInfo((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY), SLR_DISP_3D_3DTYPE);
	if (drvif_color_ultrazoom_check_3D_overscan_enable() == TRUE) {
		extern void (*pOverscan_func)(stDISPLAY_OVERSCAN_DATA * pt_scan, SLR_RATIO_TYPE ratio_type);
		scaleup_dm_uzumain_h_partial_drop_RBUS h_partial_drop_reg;
		scaleup_dm_uzumain_v_partial_drop_RBUS v_partial_drop_reg;
		UINT16 ulResult_h, ulResult_v;
		UINT8 h_ratio = 100, v_ratio = 100;

		stDISPLAY_OVERSCAN_DATA scan_data;
		SLR_RATIO_TYPE ratio_type = Scaler_DispGetRatioMode2();
		scan_data.HStart = 0;
		scan_data.HWidth = inSize->nWidth;
		scan_data.VStart = 0;
		scan_data.VHeight = inSize->nLength;
		if (pOverscan_func)
			pOverscan_func(&scan_data, ratio_type);

		VIPprintf("[3D] type[%d], 3D overscan =(%d,%d)/(%d,%d)\n", cur3dtype, scan_data.HStart, scan_data.VStart, scan_data.HWidth, scan_data.VHeight);

		ulResult_h = scan_data.HStart;
		ulResult_v = scan_data.VStart;

		/*UZU input size align to 2*/
		if (ulResult_h % 2)
			ulResult_h += 1;

		inSize->nWidth = inSize->nWidth - (2 * ulResult_h);
		h_partial_drop_reg.regValue = IoReg_Read32(SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_reg);
		h_partial_drop_reg.hor_m_back_drop = ulResult_h;
		h_partial_drop_reg.hor_m_front_drop = ulResult_h;
		IoReg_Write32(SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_reg, h_partial_drop_reg.regValue);

		inSize->nLength = inSize->nLength - (2 * ulResult_v);
		v_partial_drop_reg.regValue = IoReg_Read32(SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_reg);
		v_partial_drop_reg.ver_m_back_drop = ulResult_v;
		v_partial_drop_reg.ver_m_front_drop = ulResult_v;
		IoReg_Write32(SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_reg, v_partial_drop_reg.regValue);

		VIPprintf("[3D][overscan] H/V ratio =%d/%d, drop =%d/%d\n", h_ratio, v_ratio, ulResult_h, ulResult_v);

		result = ((ulResult_h != 0) || (ulResult_v != 0));
	}
  #endif

	return result;
}


void drvif_color_scaler_set_subscaleup_hcoef(unsigned char display, DRV_FIR_Coef *ptr)/*add for Merlin2 (jyyang_2016/06/15)*/
{
	signed short *coef_pt;
	unsigned char i, status;
	unsigned short cnt = 10000;
	short c[4], p;

	scaleup_ds_uzu_ctrl_RBUS ds_uzu_ctrl_REG;
	scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
	scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
	scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
	scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;


	if (display == SLR_SUB_DISPLAY) {	/*0:main / 1:sub*/

		ds_uzu_ctrl_REG.regValue = IoReg_Read32(SCALEUP_DS_UZU_Ctrl_reg);
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		/* H and V use table 2 */
		ds_uzu_ctrl_REG.h_table_sel = 1; // 0:tab1, 1:tab2
		ds_uzu_ctrl_REG.v_table_sel = 1;
		IoReg_Write32(SCALEUP_DS_UZU_Ctrl_reg, ds_uzu_ctrl_REG.regValue);

		/* sel and write sram_Tab (sub1)*/
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel = 5; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir, 5:sub1, 6:sub2*/
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* H Table Coefficient*/
		coef_pt = ptr->FIR_Coef;

		for (i = 0; i < 16; i++) {

			// FIR4t256p10bit ->FIR4t32p8bit
			p = i*8+3; // phase interval=8, ini=3
			c[1] = ((*(coef_pt+p+256))+2)>>2;
			c[2] = ((*(coef_pt+511-p))+2)>>2;
			c[3] = ((*(coef_pt+255-p))+2)>>2;
			c[0] = 256-(c[1]+c[2]+c[3]); // DC=256

			status = 1;
			cnt = 10000;

			coef_table_ctl_0_REG.coef0 = (c[0] & 0x0fff);
			coef_table_ctl_0_REG.coef1 = (c[1] & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

			coef_table_ctl_1_REG.coef2 = (c[2] & 0x0fff);
			coef_table_ctl_1_REG.coef3 = (c[3] & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

			coef_table_ctl_REG.coef_write = 1;
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			while ((cnt--) && (status)) { /* refer to write_gamma*/
				coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
				status =  coef_table_ctl_REG.coef_write;
			}
		}

		 /*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* H use table 1*/
		ds_uzu_ctrl_REG.h_table_sel= 0;
		IoReg_Write32(SCALEUP_DS_UZU_Ctrl_reg, ds_uzu_ctrl_REG.regValue);
	}
}
void drvif_color_scaler_set_subscaleup_vcoef(unsigned char display, DRV_FIR_Coef *ptr)/*add for Merlin2 (jyyang_2016/06/15)*/
{
	signed short *coef_pt;
	unsigned char i, status;
	unsigned short cnt = 10000;
	short c[4], p;

	scaleup_ds_uzu_ctrl_RBUS ds_uzu_ctrl_REG;
	scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
	scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
	scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
	scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;


	if (display == SLR_SUB_DISPLAY) {	/*0:main / 1:sub*/

		ds_uzu_ctrl_REG.regValue = IoReg_Read32(SCALEUP_DS_UZU_Ctrl_reg);
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		/* H and V use table 1 */
		ds_uzu_ctrl_REG.h_table_sel = 0; // 0:tab1, 1:tab2
		ds_uzu_ctrl_REG.v_table_sel = 0;
		IoReg_Write32(SCALEUP_DS_UZU_Ctrl_reg, ds_uzu_ctrl_REG.regValue);

		/* sel and write sram_Tab (sub2)*/
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel = 6; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir, 5:sub1, 6:sub2*/
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* V Table Coefficient*/
		coef_pt = ptr->FIR_Coef;

		for (i = 0; i < 16; i++) {

			// FIR4t256p10bit ->FIR4t32p8bit
			p = i*8+3; // phase interval=8, ini=3
			c[1] = ((*(coef_pt+p+256))+2)>>2;
			c[2] = ((*(coef_pt+511-p))+2)>>2;
			c[3] = ((*(coef_pt+255-p))+2)>>2;
			c[0] = 256-(c[1]+c[2]+c[3]); // DC=256

			status = 1;
			cnt = 10000;

			coef_table_ctl_0_REG.coef0 = (c[0] & 0x0fff);
			coef_table_ctl_0_REG.coef1 = (c[1] & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

			coef_table_ctl_1_REG.coef2 = (c[2] & 0x0fff);
			coef_table_ctl_1_REG.coef3 = (c[3] & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

			coef_table_ctl_REG.coef_write = 1;
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			while ((cnt--) && (status)) { /* refer to write_gamma*/
				coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
				status =  coef_table_ctl_REG.coef_write;
			}
		}

		 /*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* V use table 2*/
		ds_uzu_ctrl_REG.v_table_sel= 1;
		IoReg_Write32(SCALEUP_DS_UZU_Ctrl_reg, ds_uzu_ctrl_REG.regValue);
	}
}

extern DEBUG_SCALER_VSC_STRUCT DbgSclrFlgTkr;

void drvif_color_ultrazoom_config_scaling_up(unsigned char panorama)
{
	SIZE inSize, outSize, Sub_iSize;
	unsigned char H8tap_en = 1;
	unsigned char hor12_table_sel = 1;
	unsigned char V8tap_mode = 0, v8_table_sel = 0; // mode = 0:V4, 1:V8, 2:adapt, 3:dering
	unsigned char PC_mode_check;

	scaleup_dm_uzumain_h_partial_drop_RBUS h_partial_drop_reg;
	scaleup_dm_uzumain_v_partial_drop_RBUS v_partial_drop_reg;
	_RPC_system_setting_info *vip_rpc_sys_info=NULL;
	scaleup_dm_uzu_db_ctrl_RBUS dm_uzu_db_ctrl_reg;

	SCALER_DISP_CHANNEL display = (SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY);
#ifndef BUILD_QUICK_SHOW
	vip_rpc_sys_info = (_RPC_system_setting_info*)Scaler_GetShareMemVirAddr(SCALERIOC_VIP_RPC_system_info_structure);
	if (vip_rpc_sys_info == NULL) {
		rtd_pr_vpq_emerg("~table NULL, [%s:%d], Return\n~", __FILE__, __LINE__);
		return;
	}
#endif
	/*Set scale up control register*/
/*	ScalerSetScaleUpCtrl(info->display);*/
	if (display == SLR_MAIN_DISPLAY) {
		scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		dm_uzu_Ctrl_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_UP) != 0);
		dm_uzu_Ctrl_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_UP) != 0);
#if TEST_PATTERN_GEN
		dm_uzu_Ctrl_REG.in_fmt_conv = TRUE; /*422 to 444*/
#else
		{
			if(dvrif_memory_compression_get_enable(display) == TRUE){
				dm_uzu_Ctrl_REG.in_fmt_conv = FALSE;
			}
            #ifndef BUILD_QUICK_SHOW
            else if (Get_rotate_function(SLR_MAIN_DISPLAY)){
				dm_uzu_Ctrl_REG.in_fmt_conv = FALSE;
			}
            #endif
            else {
				dm_uzu_Ctrl_REG.in_fmt_conv = !(Scaler_DispGetInputInfo(SLR_INPUT_FRAMESYNC)) && Scaler_DispGetStatus(display, SLR_DISP_422CAP);
			}
		}
#endif
		dm_uzu_Ctrl_REG.video_comp_en = (Scaler_DispGetStatus(display, SLR_DISP_COMP) ? 1 : 0);
		/*Elsie 20140529: 4k2k should not use VCTI*/
		if ((Scaler_DispGetInputInfo(SLR_INPUT_MODE_CURR) == _MODE_4k2kI30) || (Scaler_DispGetInputInfo(SLR_INPUT_MODE_CURR) == _MODE_4k2kP30))
			dm_uzu_Ctrl_REG.bypassfornr = 0;
		else
			dm_uzu_Ctrl_REG.bypassfornr = !Scaler_DispGetScaleStatus(display, SLR_SCALE_V_UP); /*nr always available*/


		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
		VIPprintf("dm_uzu_Ctrl_REG.regValue =%x\n", dm_uzu_Ctrl_REG.regValue);
	} else {
#if 1
		scaleup_ds_uzu_ctrl_RBUS ds_uzu_Ctrl_REG;
		ds_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DS_UZU_Ctrl_reg);
		ds_uzu_Ctrl_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_UP) != 0);
		ds_uzu_Ctrl_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_UP) != 0);
		ds_uzu_Ctrl_REG.video_comp_en = (Scaler_DispGetStatus(display, SLR_DISP_COMP) ? 1 : 0);
		ds_uzu_Ctrl_REG.in_fmt_conv = (Scaler_DispGetStatus(display, SLR_DISP_422CAP) ? 1 : 0);

		if(Scaler_DispGetStatus(display, SLR_DISP_422CAP)==1){ //input is 422
			ds_uzu_Ctrl_REG.sub_444to422_en=0;
		}else{ //input is 444
			ds_uzu_Ctrl_REG.sub_444to422_en =1; //when sub_444to422_en =1 , hw auto set ds_uzu_Ctrl_REG.in_fmt_conv=1;
		}

		inSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_MEM_ACT_WID);
		if(inSize.nWidth <=1920)
			ds_uzu_Ctrl_REG.ver_mode_sel = 0; // 0:V2tap, 1:V4tap (jyyang 2016.0616)

		if (Scaler_DispGetStatus(SLR_SUB_DISPLAY, SLR_DISP_INTERLACE)) {
			if (Scaler_InputSrcGetMainChType() == _SRC_VO) {
				ds_uzu_Ctrl_REG.odd_inv = 1;/*fix sub di shaking when interlace*/
			} else {
				ds_uzu_Ctrl_REG.odd_inv = 0;
			}
#ifdef CONFIG_I2RND_ENABLE
			//in i2rnd case, no need to do comp @Crixus 20160802
			if(Scaler_I2rnd_get_timing_enable())
				ds_uzu_Ctrl_REG.video_comp_en = 0;
			else
#endif
				ds_uzu_Ctrl_REG.video_comp_en = 1;

		} else {
			ds_uzu_Ctrl_REG.odd_inv = 0;
			ds_uzu_Ctrl_REG.video_comp_en = 0;
		}

		IoReg_Write32(SCALEUP_DS_UZU_Ctrl_reg, ds_uzu_Ctrl_REG.regValue);
		VIPprintf("ds_uzu_Ctrl_REG.regValue =%x\n", ds_uzu_Ctrl_REG.regValue);
#endif
	}
	if (display == SLR_MAIN_DISPLAY)
	{
		if((is_scaler_input_2p_mode(display)) || (force_enable_mdomain_2disp_path()))
		{
			if(decide_2step_uzu_merge_sub())
				inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_MEM_ACT_LEN) << 1;
			else
				inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_MEM_ACT_LEN);
		}
		else
		{
			inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_MEM_ACT_LEN);
		}
	}
	else
		inSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_MEM_ACT_LEN);
	inSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_MEM_ACT_WID);

	//[FIXME]do not modify the uzu size, need to move to re-run main flow to refine @Crixus 20180308
#if 0//def CONFIG_I2RND_ENABLE
	//i2rnd case: if source is interlace, sub disp length should be *2 because enter DI @Crixus 20160718
	if((display == SLR_SUB_DISPLAY) && (DbgSclrFlgTkr.multiview_sub_interlace_flag == 1)){
			inSize.nLength = inSize.nLength * 2;
	}
#endif
#ifndef BUILD_QUICK_SHOW
	if ((GET_IS3DFMT() == 0 && GET_HDMI_3DTYPE() == HDMI3D_FRAMESEQUENCE) &&  Get_PANEL_3D_LINE_ALTERNATIVE_SUPPORT_ENABLE()
		&& (((Scaler_InputSrcGetMainChType() == _SRC_VO) /*&& (scaler_2Dcvt3D_get_vgip2CurState() == VGIP2_2X_CLK_NON_ACTIVE)*/) /*|| (scaler_2Dcvt3D_get_vgip2CurState() == VGIP2_2X_CLK_VO_GO)*/|| ((Scaler_InputSrcGetMainChType() == _SRC_HDMI) && (Scaler_Get3DMode((SCALER_DISP_CHANNEL)display) == SLR_3DMODE_3D_AUTO)))) {
		outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_DISP_LEN)/2;
	} else
#endif
        {
		outSize.nLength = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_DISP_LEN);
	}
	outSize.nWidth = Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_DISP_WID);

	/*init value*/
	IoReg_Write32(SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_reg, 0x0);
	IoReg_Write32(SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_reg, 0x0);
		h_partial_drop_reg.regValue = IoReg_Read32(SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_reg);
		v_partial_drop_reg.regValue = IoReg_Read32(SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_reg);
		/* 3D mode UZU overscan handler*/
#ifdef ENABLE_SG_3D_SUPPORT_ALL_SOURCE_3D_MODE
/*update H/V scaling up enable control bit for 3D overscan*/
	if (drvif_color_ultrazoom_set_3D_overscan(&inSize) != 0) {
		scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);

		Scaler_DispSetScaleStatus((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY), SLR_SCALE_V_UP, (outSize.nLength > inSize.nLength ? TRUE : FALSE));
		Scaler_DispSetScaleStatus((SCALER_DISP_CHANNEL)Scaler_DispGetInputInfo(SLR_INPUT_DISPLAY), SLR_SCALE_H_UP, (outSize.nWidth > inSize.nWidth ? TRUE : FALSE));

		dm_uzu_Ctrl_REG.v_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_V_UP) != 0);
		dm_uzu_Ctrl_REG.h_zoom_en = (Scaler_DispGetScaleStatus(display, SLR_SCALE_H_UP) != 0);
		/*Elsie 20140529: 4k2k should not use VCTI*/
		if ((Scaler_DispGetInputInfo(SLR_INPUT_MODE_CURR) == _MODE_4k2kI30) || (Scaler_DispGetInputInfo(SLR_INPUT_MODE_CURR) == _MODE_4k2kP30))
			dm_uzu_Ctrl_REG.bypassfornr = 0;
		else
			dm_uzu_Ctrl_REG.bypassfornr = !Scaler_DispGetScaleStatus(display, SLR_SCALE_V_UP); /*nr always available*/
		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
		VIPprintf("[3D] dm_uzu_Ctrl_REG.regValue =%x\n", dm_uzu_Ctrl_REG.regValue);
	} else
#endif /*#ifdef ENABLE_SG_3D_SUPPORT_ALL_SOURCE_3D_MODE*/

	{
		if (drvif_color_get_scaleup_cuthor4line()) {
			h_partial_drop_reg.hor_m_back_drop = 4;
			h_partial_drop_reg.hor_m_front_drop = 4;
			inSize.nWidth = (inSize.nWidth) - 8;
		}

		if (drvif_color_get_scaleup_cutver2line()) {
			if (Scaler_DispGetStatus((SCALER_DISP_CHANNEL)display, SLR_DISP_INTERLACE)) {
				v_partial_drop_reg.ver_m_back_drop = 4;
				v_partial_drop_reg.ver_m_front_drop = 4;
				inSize.nLength = (inSize.nLength) - 8;
			} else {
				v_partial_drop_reg.ver_m_back_drop = 2;
				v_partial_drop_reg.ver_m_front_drop = 2;
				inSize.nLength = (inSize.nLength) - 4;
			}
		}
		if (isHorStartDrop) {
			h_partial_drop_reg.hor_m_back_drop = 1;
			inSize.nWidth = (inSize.nWidth) - 1;
		} else {
			h_partial_drop_reg.hor_m_back_drop = 0;
		}
			IoReg_Write32(SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_reg, h_partial_drop_reg.regValue);
			IoReg_Write32(SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_reg, v_partial_drop_reg.regValue);
	}

		//if (inSize.nWidth <= 720 && outSize.nWidth >= 1280)
			H8tap_en = 1;
		//else
		//	H8tap_en = 1;

	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE()) {

		scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		// Remove_3D_setting dm_uzu_Ctrl_REG.ver_pr_mode = drvif_color_ultrazoom_scalerup_PR_mode(inSize.nWidth);
		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
	}

	/*=================================================(jyyang_20140207)*/
	VIPprintf("[UZU] [ultrazoom_config_scaling_up] set coeff for all tap\n");

		H8tap_en = 1; hor12_table_sel = 2;
		PC_mode_check = Scaler_VPQ_check_PC_RGB444();
		
		/* [PR_3D] Disable V6tap_en when Ver_PR_mode is enabled*/
		if (PC_mode_check  != VIP_Disable_PC_RGB444){ //need 4-tap in pc mode
			H8tap_en = 0;
			V8tap_mode = 0;
		}else if ((Scaler_DispGetInputInfo(SLR_INPUT_MEM_ACT_WID) <= 1920) && (drvif_color_ultrazoom_scalerup_PR_mode(Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_MEM_ACT_WID)) == NOT_PR_MODE)) {
			printf("[UZU] ##### Input_WID = %d, enable V6tap!! #####\n", Scaler_DispGetInputInfo(SLR_INPUT_MEM_ACT_WID));
			V8tap_mode = 1; v8_table_sel = 3;
		} else {
			printf("[UZU] ##### PR_Mode/Input_WID = %d/%d, disable V6tap!! #####\n", drvif_color_ultrazoom_scalerup_PR_mode(Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_MEM_ACT_WID)), Scaler_DispGetInputInfo(SLR_INPUT_MEM_ACT_WID));
		}

		/*drvif_color_scaler_setscaleup_chromablur(SLR_MAIN_DISPLAY, 1);*/ /* chroma use const_tab_2*/

		/*drvif_color_ultrazoom_Adapt8tapH( SLR_MAIN_DISPLAY, 1, 2);*/

		/*drvif_color_ultrazoom_Adapt6tapV(SLR_MAIN_DISPLAY, 1, 3, 0); */ /* V6_En, Tab_Sel, Adapt_En*/
		/* =================================================*/


        if(DbgSclrFlgTkr.game_mode_dynamic_flag!=1)
		{
			drvif_color_ultrazoom_Adapt12tapH(display, H8tap_en, hor12_table_sel);
			drvif_color_ultrazoom_Adapt8tapV(display, V8tap_mode,  v8_table_sel);
		}
		// in this case, sub = main, sub is not ready @ this position
		Sub_iSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRH_ACT_WID);;
		Sub_iSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRV_ACT_LEN);
		if (display == SLR_MAIN_DISPLAY)
		//#if (VIP_NNSR_4K_PREDOWN_FLOW)
			Scaler_Decide_NNSR_scaling_up(SLR_MAIN_DISPLAY, &inSize, &outSize, &Sub_iSize, Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000), 2, 0);
		//#else
			//Scaler_Decide_NNSR_scaling_up(SLR_MAIN_DISPLAY, ptInSize, ptOutSize, Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000));

		drvif_color_ultrazoom_setscaleup(display, &inSize, &outSize, panorama);	/* Display scaling up control, linear or non-linear either*/
	/*}*/
	if((vbe_disp_get_orbit()== TRUE)&&(vbe_disp_get_orbit_mode() == 1)){
        printf("[UZU] ##### set orbit at ultrazoom.c!! #####\n");
		drvif_color_ultrazoom_scalerup_setorbit(inSize.nWidth, inSize.nLength, outSize.nWidth+vbe_disp_orbit_get_mode_table_shift_x()*2,
			outSize.nLength+vbe_disp_orbit_get_mode_table_shift_y()*2, vbe_disp_orbit_get_mode_table_shift_x(),
			vbe_disp_orbit_get_mode_table_shift_y(),outSize.nWidth,outSize.nLength, 0);
	}
	dm_uzu_db_ctrl_reg.regValue =IoReg_Read32(SCALEUP_DM_UZU_DB_CTRL_reg);
	dm_uzu_db_ctrl_reg.db_apply=1;
	IoReg_Write32(SCALEUP_DM_UZU_DB_CTRL_reg, dm_uzu_db_ctrl_reg.regValue);
}

void drvif_color_scaler_set_scaleup_coef(unsigned char display, DRV_FIR_Coef *ptr, signed char CoefIdx, signed char TableSel)
{
	signed short *coef_pt;
	unsigned char i, status;
	char consttab_sel_ori[4];
	unsigned short cnt = 10000;

	scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
	scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
	scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
	scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
	scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;
	two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_two_step_uzu_dm_two_step_sr_ctrl_reg;
	two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_two_step_uzu_dm_two_step_sr_ctrl_bak;

	if (display == SLR_MAIN_DISPLAY) {	/*0:main / 1:sub*/
		/*H Table Select*/

		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		if(TableSel&8)
		{
			// 4K120
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
			reg_two_step_uzu_dm_two_step_sr_ctrl_bak.regValue = reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue;
		}

		if(!ptr) // donot write table, just sel table
		{
			char z_table_sel=0;
			char z_consttab_sel=0;
			if(TableSel == 1)
			{
				z_table_sel = 1;
			}
			else
			if(TableSel == 2)
			{
				z_consttab_sel = 1;
			}
			else
			if(TableSel == 3)
			{
				z_consttab_sel = 2;
			}
			if(CoefIdx&8)
			{
				reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
				// 4K120
				if(CoefIdx == 8)
				{
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_y_consttab_sel = z_consttab_sel;
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_y_table_sel = z_table_sel;
				}
				else
				if(CoefIdx == 9)
				{
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_y_consttab_sel = z_consttab_sel;
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_y_table_sel = z_table_sel;
				}
				else
				if(CoefIdx == 10)
				{
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_c_consttab_sel = z_consttab_sel;
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_c_table_sel = z_table_sel;
				}
				else
				if(CoefIdx == 11)
				{
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_c_consttab_sel = z_consttab_sel;
					reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_c_table_sel = z_table_sel;
				}
				IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg, reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue);
				drvif_color_sr_db_apply();
			}
			else
			{
				dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
				if(CoefIdx == 0)
				{
					dm_uzu_Ctrl_REG.h_y_consttab_sel = z_consttab_sel;
					dm_uzu_Ctrl_REG.h_y_table_sel = z_table_sel;
				}
				else
				if(CoefIdx == 1)
				{
					dm_uzu_Ctrl_REG.v_y_consttab_sel = z_consttab_sel;
					dm_uzu_Ctrl_REG.v_y_table_sel = z_table_sel;
				}
				else
				if(CoefIdx == 2)
				{
					dm_uzu_Ctrl_REG.h_c_consttab_sel = z_consttab_sel;
					dm_uzu_Ctrl_REG.h_c_table_sel = z_table_sel;
				}
				else
				if(CoefIdx == 3)
				{
					dm_uzu_Ctrl_REG.v_c_consttab_sel = z_consttab_sel;
					dm_uzu_Ctrl_REG.v_c_table_sel = z_table_sel;
				}
				IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
			}
			return;
		}

		if(TableSel&8)
		{
			// 4K120
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_y_consttab_sel = 1;/* 0:sram table, 1:const1, 2:const2*/
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_y_consttab_sel = 1;
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_c_consttab_sel = 1;
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_c_consttab_sel = 1;
			IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg, reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue);
			drvif_color_sr_db_apply();
		}
		else
		{
			dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
			/* Save original setting*/
			consttab_sel_ori[0] = dm_uzu_Ctrl_REG.h_y_consttab_sel;
			consttab_sel_ori[1] = dm_uzu_Ctrl_REG.v_y_consttab_sel;
			consttab_sel_ori[2] = dm_uzu_Ctrl_REG.h_c_consttab_sel;
			consttab_sel_ori[3] = dm_uzu_Ctrl_REG.v_c_consttab_sel;
			/*	coeff_Tab are not used*/
			dm_uzu_Ctrl_REG.h_y_consttab_sel = 1;/* 0:sram table, 1:const1, 2:const2*/
			dm_uzu_Ctrl_REG.v_y_consttab_sel = 1;
			dm_uzu_Ctrl_REG.h_c_consttab_sel = 1;
			dm_uzu_Ctrl_REG.v_c_consttab_sel = 1;
			IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
		}
		/* sel and write sram_Tab*/
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel = TableSel; /* 2:4tap-1, 3:4tap-2, 4:4tap-Dir 9:4K120-4tap-1, 10:4K120-4tap-2 */

		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* H Table Coefficient*/
		coef_pt = ptr->FIR_Coef;

		for (i = 0; i < 128; i++) {
			status = 1;
			cnt = 10000;

			/*DC Value Check*/
			if (SCALING_LOG) {
				if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
				}
			}
			coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i)) & 0x0fff);
			coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

			coef_table_ctl_1_REG.coef2 = ((*(coef_pt+511-i)) & 0x0fff);
			coef_table_ctl_1_REG.coef3 = ((*(coef_pt+255-i)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

			coef_table_ctl_REG.coef_write = 1;
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			while ((cnt--) && (status)) { /* refer to write_gamma*/
				coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
				status =  coef_table_ctl_REG.coef_write;
			}
		}

		 /*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* Load original setting*/
		if(TableSel&8)
		{
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
			// 4K120
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_y_consttab_sel = reg_two_step_uzu_dm_two_step_sr_ctrl_bak.h_y_consttab_sel;
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_y_consttab_sel = reg_two_step_uzu_dm_two_step_sr_ctrl_bak.v_y_consttab_sel;
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.h_c_consttab_sel = reg_two_step_uzu_dm_two_step_sr_ctrl_bak.h_c_consttab_sel;
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_c_consttab_sel = reg_two_step_uzu_dm_two_step_sr_ctrl_bak.v_c_consttab_sel;
			IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg, reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue);
			drvif_color_sr_db_apply();
		}
		else
		{
			dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
			dm_uzu_Ctrl_REG.h_y_consttab_sel = consttab_sel_ori[0];
			dm_uzu_Ctrl_REG.v_y_consttab_sel = consttab_sel_ori[1];
			dm_uzu_Ctrl_REG.h_c_consttab_sel = consttab_sel_ori[2];
			dm_uzu_Ctrl_REG.v_c_consttab_sel = consttab_sel_ori[3];

			IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
		}
	}
}

void drvif_color_scaler_set_scaleup_hcoef(unsigned char display, DRV_FIR_Coef *ptr, signed char CoefIdx, signed char TableSel)
{
	// drvif_color_scaler_set_scaleup_coef(display,ptr,0,TableSel+2);
	signed short *coef_pt;
	unsigned char i, status;
	char consttab_sel_ori[4];
	unsigned short cnt = 10000;

	scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
	scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
	scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
	scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
	scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;


	if (display == SLR_MAIN_DISPLAY) {	/*0:main / 1:sub*/
		/*H Table Select*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		if(CoefIdx < 0) // donot write table, just sel table
		{
			if(TableSel < 0) // const table
				dm_uzu_Ctrl_REG.h_y_consttab_sel = -TableSel; /* 0:sram table, 1:const1, 2:const2*/
			else // sram table
			{
				dm_uzu_Ctrl_REG.h_y_consttab_sel = 0;
				dm_uzu_Ctrl_REG.h_y_table_sel = TableSel; /*0:sram1, 1:sram2*/
			}
			IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
			return;
		}

		/* Save original setting*/
		consttab_sel_ori[0] = dm_uzu_Ctrl_REG.h_y_consttab_sel;
		consttab_sel_ori[1] = dm_uzu_Ctrl_REG.v_y_consttab_sel;
		consttab_sel_ori[2] = dm_uzu_Ctrl_REG.h_c_consttab_sel;
		consttab_sel_ori[3] = dm_uzu_Ctrl_REG.v_c_consttab_sel;
		/*	coeff_Tab are not used*/
		dm_uzu_Ctrl_REG.h_y_consttab_sel = 1;/* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.v_y_consttab_sel = 1;
		dm_uzu_Ctrl_REG.h_c_consttab_sel = 1;
		dm_uzu_Ctrl_REG.v_c_consttab_sel = 1;
		/* sel and write sram_Tab*/
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel = TableSel+2; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir*/

		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* H Table Coefficient*/
		coef_pt = ptr->FIR_Coef;

		for (i = 0; i < 128; i++) {
			status = 1;
			cnt = 10000;

			/*DC Value Check*/
			if (SCALING_LOG) {
				if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
				}
			}
			coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i)) & 0x0fff);
			coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

			coef_table_ctl_1_REG.coef2 = ((*(coef_pt+511-i)) & 0x0fff);
			coef_table_ctl_1_REG.coef3 = ((*(coef_pt+255-i)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

			coef_table_ctl_REG.coef_write = 1;
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			while ((cnt--) && (status)) { /* refer to write_gamma*/
				coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
				status =  coef_table_ctl_REG.coef_write;
			}
		}

		 /*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* Load original setting*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		dm_uzu_Ctrl_REG.h_y_consttab_sel = consttab_sel_ori[0];
		dm_uzu_Ctrl_REG.v_y_consttab_sel = consttab_sel_ori[1];
		dm_uzu_Ctrl_REG.h_c_consttab_sel = consttab_sel_ori[2];
		dm_uzu_Ctrl_REG.v_c_consttab_sel = consttab_sel_ori[3];
		/* H Table Select*/
		dm_uzu_Ctrl_REG.h_y_consttab_sel = 0; /* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.h_y_table_sel = TableSel; /*0:sram1, 1:sram2*/

		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
	}
}


void drvif_color_scaler_set_scaleup_vcoef(unsigned char display, DRV_FIR_Coef *ptr, signed char CoefIdx, signed char TableSel)
{
	// drvif_color_scaler_set_scaleup_coef(display,ptr,1,TableSel+2);
	signed short *coef_pt;
	unsigned char i, status;
	char consttab_sel_ori[4];
	unsigned short cnt = 10000;


	scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
	scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
	scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
	scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
	scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;


	if (display == SLR_MAIN_DISPLAY) {	/*0:main / 1:sub*/
		/*V Table Select*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		if(CoefIdx < 0) // donot write table, just sel table
		{
			if(TableSel < 0) // const table
				dm_uzu_Ctrl_REG.v_y_consttab_sel = -TableSel; /* 0:sram table, 1:const1, 2:const2*/
			else // sram table
			{
				dm_uzu_Ctrl_REG.v_y_consttab_sel = 0;
				dm_uzu_Ctrl_REG.v_y_table_sel = TableSel; /*0:sram1, 1:sram2*/
			}
			IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
			return;
		}

		/* Save original setting*/
		consttab_sel_ori[0] = dm_uzu_Ctrl_REG.h_y_consttab_sel;
		consttab_sel_ori[1] = dm_uzu_Ctrl_REG.v_y_consttab_sel;
		consttab_sel_ori[2] = dm_uzu_Ctrl_REG.h_c_consttab_sel;
		consttab_sel_ori[3] = dm_uzu_Ctrl_REG.v_c_consttab_sel;
		/*	coeff_Tab are not used*/
		dm_uzu_Ctrl_REG.h_y_consttab_sel = 1;/* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.v_y_consttab_sel = 1;
		dm_uzu_Ctrl_REG.h_c_consttab_sel = 1;
		dm_uzu_Ctrl_REG.v_c_consttab_sel = 1;
		/* sel and write sram_Tab*/
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel =  TableSel+2; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir*/

		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* V Table Coefficient*/
		coef_pt = ptr->FIR_Coef;

		for (i = 0; i < 128; i++) {
			status = 1;
			cnt = 10000;

			/*DC Value Check*/
			if (SCALING_LOG) {
				if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
				}
			}
			coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i)) & 0x0fff);
			coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

			coef_table_ctl_1_REG.coef2 = ((*(coef_pt+511-i)) & 0x0fff);
			coef_table_ctl_1_REG.coef3 = ((*(coef_pt+255-i)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

			coef_table_ctl_REG.coef_write = 1;
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			while ((cnt--) && (status)) { /* refer to write_gamma*/
				coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
				status =  coef_table_ctl_REG.coef_write;
			}
		}

		 /*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* Load original setting*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		dm_uzu_Ctrl_REG.h_y_consttab_sel = consttab_sel_ori[0];
		dm_uzu_Ctrl_REG.v_y_consttab_sel = consttab_sel_ori[1];
		dm_uzu_Ctrl_REG.h_c_consttab_sel = consttab_sel_ori[2];
		dm_uzu_Ctrl_REG.v_c_consttab_sel = consttab_sel_ori[3];
		/* V Table Select*/
		dm_uzu_Ctrl_REG.v_y_consttab_sel = 0; /* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.v_y_table_sel = TableSel; /*0:sram1, 1:sram2*/
		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
	}
}

void drvif_color_scaler_set_scaleup_coefHC(unsigned char display, DRV_FIR_Coef *ptr, signed char CoefIdx, signed char TableSel)
{
	// drvif_color_scaler_set_scaleup_coef(display,ptr,2,TableSel+2);
	signed short *coef_pt;
	unsigned char i, status;
	char consttab_sel_ori[4];
	unsigned short cnt = 10000;

	scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
	scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
	scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
	scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
	scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;


	if (display == SLR_MAIN_DISPLAY) {	/*0:main / 1:sub*/
		/*H Table Select*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		if(CoefIdx < 0) // donot write table, just sel table
		{
			if(TableSel < 0) // const table
				dm_uzu_Ctrl_REG.h_c_consttab_sel = -TableSel; /* 0:sram table, 1:const1, 2:const2*/
			else // sram table
			{
				dm_uzu_Ctrl_REG.h_c_consttab_sel = 0;
				dm_uzu_Ctrl_REG.h_c_table_sel = TableSel; /*0:sram1, 1:sram2*/
			}
			IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
			return;
		}

		/* Save original setting*/
		consttab_sel_ori[0] = dm_uzu_Ctrl_REG.h_y_consttab_sel;
		consttab_sel_ori[1] = dm_uzu_Ctrl_REG.v_y_consttab_sel;
		consttab_sel_ori[2] = dm_uzu_Ctrl_REG.h_c_consttab_sel;
		consttab_sel_ori[3] = dm_uzu_Ctrl_REG.v_c_consttab_sel;
		/*  coeff_Tab are not used*/
		dm_uzu_Ctrl_REG.h_y_consttab_sel = 1;/* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.v_y_consttab_sel = 1;
		dm_uzu_Ctrl_REG.h_c_consttab_sel = 1;
		dm_uzu_Ctrl_REG.v_c_consttab_sel = 1;
		/* sel and write sram_Tab*/
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel = TableSel+2; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir*/

		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* H Table Coefficient*/
		coef_pt = ptr->FIR_Coef;

		for (i = 0; i < 128; i++) {
			status = 1;
			cnt = 10000;

			/*DC Value Check*/
			if (SCALING_LOG) {
				if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
				}
			}
			coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i)) & 0x0fff);
			coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

			coef_table_ctl_1_REG.coef2 = ((*(coef_pt+511-i)) & 0x0fff);
			coef_table_ctl_1_REG.coef3 = ((*(coef_pt+255-i)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

			coef_table_ctl_REG.coef_write = 1;
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			while ((cnt--) && (status)) { /* refer to write_gamma*/
				coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
				status =  coef_table_ctl_REG.coef_write;
			}
		}

		 /*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* Load original setting*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		dm_uzu_Ctrl_REG.h_y_consttab_sel = consttab_sel_ori[0];
		dm_uzu_Ctrl_REG.v_y_consttab_sel = consttab_sel_ori[1];
		dm_uzu_Ctrl_REG.h_c_consttab_sel = consttab_sel_ori[2];
		dm_uzu_Ctrl_REG.v_c_consttab_sel = consttab_sel_ori[3];
		/* H_C Table Select*/
		dm_uzu_Ctrl_REG.h_c_consttab_sel = 0; /* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.h_c_table_sel = TableSel; /*0:sram1, 1:sram2*/

		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
	}
}

void drvif_color_scaler_set_scaleup_coefVC(unsigned char display, DRV_FIR_Coef *ptr, signed char CoefIdx, signed char TableSel)
{
	// drvif_color_scaler_set_scaleup_coef(display,ptr,3,TableSel+2);
	signed short *coef_pt;
	unsigned char i, status;
	char consttab_sel_ori[4];
	unsigned short cnt = 10000;


	scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
	scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
	scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
	scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
	scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;


	if (display == SLR_MAIN_DISPLAY) {	/*0:main / 1:sub*/
		/*V Table Select*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		if(CoefIdx < 0) // donot write table, just sel table
		{
			if(TableSel < 0) // const table
				dm_uzu_Ctrl_REG.v_c_consttab_sel = -TableSel; /* 0:sram table, 1:const1, 2:const2*/
			else // sram table
			{
				dm_uzu_Ctrl_REG.v_c_consttab_sel = 0;
				dm_uzu_Ctrl_REG.v_c_table_sel = TableSel; /*0:sram1, 1:sram2*/
			}
			IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
			return;
		}

		/* Save original setting*/
		consttab_sel_ori[0] = dm_uzu_Ctrl_REG.h_y_consttab_sel;
		consttab_sel_ori[1] = dm_uzu_Ctrl_REG.v_y_consttab_sel;
		consttab_sel_ori[2] = dm_uzu_Ctrl_REG.h_c_consttab_sel;
		consttab_sel_ori[3] = dm_uzu_Ctrl_REG.v_c_consttab_sel;
		/*  coeff_Tab are not used*/
		dm_uzu_Ctrl_REG.h_y_consttab_sel = 1;/* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.v_y_consttab_sel = 1;
		dm_uzu_Ctrl_REG.h_c_consttab_sel = 1;
		dm_uzu_Ctrl_REG.v_c_consttab_sel = 1;
		/* sel and write sram_Tab*/
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel =  TableSel+2; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir*/

		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* V Table Coefficient*/
		coef_pt = ptr->FIR_Coef;

		for (i = 0; i < 128; i++) {
			status = 1;
			cnt = 10000;

			/*DC Value Check*/
			if (SCALING_LOG) {
				if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
				}
			}
			coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i)) & 0x0fff);
			coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

			coef_table_ctl_1_REG.coef2 = ((*(coef_pt+511-i)) & 0x0fff);
			coef_table_ctl_1_REG.coef3 = ((*(coef_pt+255-i)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

			coef_table_ctl_REG.coef_write = 1;
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			while ((cnt--) && (status)) { /* refer to write_gamma*/
				coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
				status =  coef_table_ctl_REG.coef_write;
			}
		}

		 /*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* Load original setting*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		dm_uzu_Ctrl_REG.h_y_consttab_sel = consttab_sel_ori[0];
		dm_uzu_Ctrl_REG.v_y_consttab_sel = consttab_sel_ori[1];
		dm_uzu_Ctrl_REG.h_c_consttab_sel = consttab_sel_ori[2];
		//dm_uzu_Ctrl_REG.v_c_consttab_sel = consttab_sel_ori[3];
		/* V Table Select*/
		dm_uzu_Ctrl_REG.v_c_consttab_sel = 0; /* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.v_c_table_sel = TableSel; /*0:sram1, 1:sram2*/
		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
	}
}

#ifndef UT_flag
void drvif_color_scaler_set_scaleup_coefRGB(DRV_FIR_Coef* ptrH,DRV_FIR_Coef* ptrV)
{
	signed short *coef_pt;
	unsigned char i, status;
	char consttab_sel_ori[4];
	unsigned short cnt = 10000;


	scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
	scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
	scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
	scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
	scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;


	if( ptrH || ptrV )
	{
		/*V Table Select*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		/* Save original setting*/
		consttab_sel_ori[0] = dm_uzu_Ctrl_REG.h_y_consttab_sel;
		consttab_sel_ori[1] = dm_uzu_Ctrl_REG.v_y_consttab_sel;
		consttab_sel_ori[2] = dm_uzu_Ctrl_REG.h_c_consttab_sel;
		consttab_sel_ori[3] = dm_uzu_Ctrl_REG.v_c_consttab_sel;
		/*  coeff_Tab are not used*/
		dm_uzu_Ctrl_REG.h_y_consttab_sel = 1;/* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.v_y_consttab_sel = 1;
		dm_uzu_Ctrl_REG.h_c_consttab_sel = 1;
		dm_uzu_Ctrl_REG.v_c_consttab_sel = 1;
		if( ptrH )
		{
			/* sel and write sram_Tab*/
			coef_table_rw_ctl_REG.coef_rw_en = 1;
			coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
			coef_table_rw_ctl_REG.coef_tab_sel = 2; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir*/

			IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
			IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

			/* V Table Coefficient*/
			coef_pt = ptrH->FIR_Coef;

			for (i = 0; i < 128; i++) {
				status = 1;
				cnt = 10000;

				/*DC Value Check*/
				if (SCALING_LOG) {
					if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
						VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
					}
				}
				coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i)) & 0x0fff);
				coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

				coef_table_ctl_1_REG.coef2 = ((*(coef_pt+511-i)) & 0x0fff);
				coef_table_ctl_1_REG.coef3 = ((*(coef_pt+255-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

				coef_table_ctl_REG.coef_write = 1;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				while ((cnt--) && (status)) { /* refer to write_gamma*/
					coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
					status =  coef_table_ctl_REG.coef_write;
				}
			}

			/* rw disable */
			coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
			coef_table_rw_ctl_REG.coef_rw_en = 0;
			IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);
		}
		if( ptrV )
		{
			/* sel and write sram_Tab*/
			coef_table_rw_ctl_REG.coef_rw_en = 1;
			coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
			coef_table_rw_ctl_REG.coef_tab_sel = 3; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir*/

			IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
			IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

			/* V Table Coefficient*/
			coef_pt = ptrV->FIR_Coef;

			for (i = 0; i < 128; i++) {
				status = 1;
				cnt = 10000;

				/*DC Value Check*/
				if (SCALING_LOG) {
					if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
						VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
					}
				}
				coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i)) & 0x0fff);
				coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

				coef_table_ctl_1_REG.coef2 = ((*(coef_pt+511-i)) & 0x0fff);
				coef_table_ctl_1_REG.coef3 = ((*(coef_pt+255-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

				coef_table_ctl_REG.coef_write = 1;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				while ((cnt--) && (status)) { /* refer to write_gamma*/
					coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
					status =  coef_table_ctl_REG.coef_write;
				}
			}

			/* rw disable */
			coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
			coef_table_rw_ctl_REG.coef_rw_en = 0;
			IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);
		}
		/* Load original setting*/
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		dm_uzu_Ctrl_REG.h_y_consttab_sel = consttab_sel_ori[0];
		dm_uzu_Ctrl_REG.v_y_consttab_sel = consttab_sel_ori[1];
		dm_uzu_Ctrl_REG.h_c_consttab_sel = consttab_sel_ori[2];
		dm_uzu_Ctrl_REG.v_c_consttab_sel = consttab_sel_ori[3];
		/* 0:sram table, 1:const1, 2:const2*/
		dm_uzu_Ctrl_REG.h_y_table_sel = 0;
		dm_uzu_Ctrl_REG.h_c_table_sel = 0;
		dm_uzu_Ctrl_REG.v_y_table_sel = 1;
		dm_uzu_Ctrl_REG.v_c_table_sel = 1;
		dm_uzu_Ctrl_REG.hor_mode_sel = 0;
		{
			scaleup_dm_uzu_v8ctrl_RBUS dm_uzu_V8CTRL_reg;
			dm_uzu_V8CTRL_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_V8CTRL_reg);
			if( dm_uzu_V8CTRL_reg.ver_mode_sel==1 || dm_uzu_V8CTRL_reg.ver_mode_sel==2 )
			{
				dm_uzu_V8CTRL_reg.ver_mode_sel = 0;
				IoReg_Write32(SCALEUP_DM_UZU_V8CTRL_reg, dm_uzu_V8CTRL_reg.regValue);
			}
		}
		/*0:sram1, 1:sram2*/
		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
	}
}

extern unsigned char a_rgb_scale_down_coef_id_h[c_rgb_scale_down_ratio_seg];
extern unsigned char a_rgb_scale_down_coef_id_v[c_rgb_scale_down_ratio_seg];
int a_rgb_scale_up_coef_seg[c_rgb_scale_up_ratio_seg]={ 0xfffff , 0x80000 , 0x55555 , 0x40000 , 0x33333 , 0x2aaaa };
extern unsigned char a_rgb_scale_up_coef_id_h[c_rgb_scale_up_ratio_seg];
extern unsigned char a_rgb_scale_up_coef_id_v[c_rgb_scale_up_ratio_seg];

void drvif_color_scaler_set_scaleup_coefRGB_0(void)
{
    extern DRV_FIR_Coef FIR_Coef_Ctrl[DRV_FIR_Coef_4Tap_NUM];
	int yh=0;
	int yv=0;
	scaleup_dm_uzu_scale_hor_factor_RBUS reg_scale_hor_factor_reg;
	scaleup_dm_uzu_scale_ver_factor_RBUS reg_scale_ver_factor_reg;
	reg_scale_hor_factor_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg);
	reg_scale_ver_factor_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg);
	for(yh=c_rgb_scale_up_ratio_seg-1;yh>0&&reg_scale_hor_factor_reg.hor_factor>a_rgb_scale_up_coef_seg[yh];yh--){}
	for(yv=c_rgb_scale_up_ratio_seg-1;yv>0&&reg_scale_hor_factor_reg.hor_factor>a_rgb_scale_up_coef_seg[yv];yv--){}
	drvif_color_scaler_set_scaleup_coefRGB( FIR_Coef_Ctrl+a_rgb_scale_up_coef_id_h[yh] , FIR_Coef_Ctrl+a_rgb_scale_up_coef_id_v[yv] );
}

void drvif_color_scaler_set_scaledown_coefRGB_0(void)
{
  if(get_mach_type()==MACH_ARCH_RTK2885P){
	// ml8 IC , run ml8 flow
	int yh=0;
	int yv=0;
	scaledown_ich1_uzd_scale_hor_factor_RBUS reg_scale_hor_factor_reg;
	scaledown_ich1_uzd_scale_ver_factor_RBUS reg_scale_ver_factor_reg;
	reg_scale_hor_factor_reg.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_Scale_Hor_Factor_reg);
	reg_scale_ver_factor_reg.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_Scale_Ver_Factor_reg);
	yh = reg_scale_hor_factor_reg.hor_fac>>20;
	if( yh>1 )
	{
		yh = yh-1;
		if( yh>=c_rgb_scale_down_ratio_seg )
		{
			yh = c_rgb_scale_down_ratio_seg-1;
		}
	}
	else
	{
		yh = 0;
	}
	yv = reg_scale_ver_factor_reg.ver_fac>>20;
	if( yv>1 )
	{
		yv = yv-1;
		if( yv>=c_rgb_scale_down_ratio_seg )
		{
			yv = c_rgb_scale_down_ratio_seg-1;
		}
	}
	else
	{
		yv = 0;
	}
	drvif_color_scaler_setscaledown_hcoef(_MAIN_DISPLAY, ScaleDown_COEF_TAB.FIR_Coef_Table[a_rgb_scale_down_coef_id_h[yh]] );
	drvif_color_scaler_setscaledown_vcoef(_MAIN_DISPLAY, ScaleDown_COEF_TAB.FIR_Coef_Table[a_rgb_scale_down_coef_id_v[yv]] );
  }else if(get_mach_type()==MACH_ARCH_RTK2885P2){
	// ml8p IC, run ml8 flow
	int yh=0;
	int yv=0;
	M8P_scaledown_imain_uzd_scale_hor_factor_RBUS reg_scale_hor_factor_reg;
	M8P_scaledown_imain_uzd_scale_ver_factor_RBUS reg_scale_ver_factor_reg;
	reg_scale_hor_factor_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_HOR_FACTOR_reg);
	reg_scale_ver_factor_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg);
	yh = reg_scale_hor_factor_reg.hor_fac>>20;
	if( yh>1 )
	{
		yh = yh-1;
		if( yh>=c_rgb_scale_down_ratio_seg )
		{
			yh = c_rgb_scale_down_ratio_seg-1;
		}
	}
	else
	{
		yh = 0;
	}
	yv = reg_scale_ver_factor_reg.ver_fac>>20;
	if( yv>1 )
	{
		yv = yv-1;
		if( yv>=c_rgb_scale_down_ratio_seg )
		{
			yv = c_rgb_scale_down_ratio_seg-1;
		}
	}
	else
	{
		yv = 0;
	}
	drvif_color_scaler_setscaledown_hcoef(_MAIN_DISPLAY, ScaleDown_COEF_TAB.FIR_Coef_Table[a_rgb_scale_down_coef_id_h[yh]] );
	drvif_color_scaler_setscaledown_vcoef(_MAIN_DISPLAY, ScaleDown_COEF_TAB.FIR_Coef_Table[a_rgb_scale_down_coef_id_v[yv]] );
  }else if(get_mach_type()==MACH_ARCH_RTK2885PP){
	// ml8p IC , run ml8p flow
	int yh=0;
	int yv=0;
	M8P_scaledown_imain_uzd_scale_hor_factor_RBUS reg_scale_hor_factor_reg;
	M8P_scaledown_imain_uzd_scale_ver_factor_RBUS reg_scale_ver_factor_reg;
	reg_scale_hor_factor_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_HOR_FACTOR_reg);
	reg_scale_ver_factor_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_SCALE_VER_FACTOR_reg);
	yh = reg_scale_hor_factor_reg.hor_fac>>20;
	if( yh>1 )
	{
		yh = yh-1;
		if( yh>=c_rgb_scale_down_ratio_seg )
		{
			yh = c_rgb_scale_down_ratio_seg-1;
		}
	}
	else
	{
		yh = 0;
	}
	yv = reg_scale_ver_factor_reg.ver_fac>>20;
	if( yv>1 )
	{
		yv = yv-1;
		if( yv>=c_rgb_scale_down_ratio_seg )
		{
			yv = c_rgb_scale_down_ratio_seg-1;
		}
	}
	else
	{
		yv = 0;
	}
	drvif_color_scaler_setscaledown_hcoef(_MAIN_DISPLAY, ScaleDown_COEF_TAB.FIR_Coef_Table[a_rgb_scale_down_coef_id_h[yh]] );
	drvif_color_scaler_setscaledown_vcoef(_MAIN_DISPLAY, ScaleDown_COEF_TAB.FIR_Coef_Table[a_rgb_scale_down_coef_id_v[yv]] );
  }
}
#endif

void drvif_color_scaler_scaleup_table_arrange(int coef_i[4], int coef_o[4], int tab_o[4])
{
	// [4] = {H_Y, V_Y, H_C, V_C}
	// coef_i: coef sel input (-1:const1, -2:const2, 0~N: FIR_Coef_Ctrl[0~N])
	// coef_o: coef sel output (-1:bypass, 0~N: write coef_0~N)
	// tab_o: table sel (-1:const1, -2:const2, 0:sram1, 1:sram2)

	int i;
	int tab1_coef, tab2_coef;
	int tab_used = 0;

	tab1_coef = -1;
	tab2_coef = -1;
	for(i=0; i<4; i++)
	{
		if(coef_i[i] < 0)
		{
			coef_o[i] = coef_i[i];
			tab_o[i] = coef_i[i];
		}
		else if(coef_i[i] == tab1_coef)
		{
			coef_o[i] = -1;
			tab_o[i] = 0;
		}
		else if(coef_i[i] == tab2_coef)
		{
			coef_o[i] = -1;
			tab_o[i] = 1;
		}
		else if(tab_used == 0)
		{
			tab1_coef = coef_i[i];
			coef_o[i] = tab1_coef;
			tab_o[i] = tab_used;
			tab_used ++;
		}
		else if(tab_used == 1)
		{
			tab2_coef = coef_i[i];
			coef_o[i] = tab2_coef;
			tab_o[i] = tab_used;
			tab_used ++;
		}
		else //  if(tab_num_used >= 2)
		{
			coef_o[i] = -1;
			tab_o[i] = -2;
		}
	}

}


void drvif_color_scaler_set_scaleup_dircoef(unsigned char display, DRV_FIR_Coef *ptr)
{
	signed short *coef_pt;
	unsigned char i, status;
	unsigned short cnt = 10000;
	int init_DirsuEn;

	scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
	scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
	scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
	scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;
		scaleup_dm_dir_uzu_ctrl_RBUS dm_dir_uzu_ctrl_Reg;

	if (display == SLR_MAIN_DISPLAY) {	/* 0:main / 1:sub*/
		/* coeff_Tab are not used (disable dirsu)*/
		dm_dir_uzu_ctrl_Reg.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_Ctrl_reg);
		init_DirsuEn = dm_dir_uzu_ctrl_Reg.directionalscale_en;
		dm_dir_uzu_ctrl_Reg.directionalscale_en = 0;
		IoReg_Write32(SCALEUP_DM_DIR_UZU_Ctrl_reg, dm_dir_uzu_ctrl_Reg.regValue);

		/* sel and write sram_Tab*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel = 4; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir*/
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* V Table Coefficient*/
		coef_pt = ptr->FIR_Coef;

		for (i = 0; i < 128; i++) {
			status = 1;
			cnt = 10000;

			/*DC Value Check*/
			if (SCALING_LOG) {
				if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
					VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
				}
			}
			coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i)) & 0x0fff);
			coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

			coef_table_ctl_1_REG.coef2 = ((*(coef_pt+511-i)) & 0x0fff);
			coef_table_ctl_1_REG.coef3 = ((*(coef_pt+255-i)) & 0x0fff);
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

			coef_table_ctl_REG.coef_write = 1;
			IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

			while ((cnt--) && (status)) { /* refer to write_gamma*/
				coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
				status =  coef_table_ctl_REG.coef_write;
			}
		}

		 /*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		/* Table Select*/
		dm_dir_uzu_ctrl_Reg.directionalscale_en = init_DirsuEn;
		IoReg_Write32(SCALEUP_DM_DIR_UZU_Ctrl_reg, dm_dir_uzu_ctrl_Reg.regValue);
	}

}

void drvif_color_scaler_setscaleup_directionalscaler(DRV_Dirsu_Table *ptr)
{
	scaleup_dm_dir_uzu_ctrl_RBUS dm_dir_uzu_ctrl_Reg;
	scaleup_dm_dir_uzu_transang1_RBUS dm_dir_uzu_transang1_Reg;
	scaleup_dm_dir_uzu_transang2_RBUS dm_dir_uzu_transang2_Reg;
	scaleup_dm_dir_uzu_angmagscore_RBUS dm_dir_uzu_angmagscore_Reg;
	scaleup_dm_dir_uzu_conf_RBUS dm_dir_uzu_conf_Reg;
	scaleup_dm_dir_uzu_onepixeldetect_RBUS dm_dir_uzu_onepixeldetect_Reg;
	scaleup_dm_dir_uzu_anglecheck_RBUS dm_dir_uzu_anglecheck_Reg;
	scaleup_dm_dir_uzu_diaglpf_RBUS scaleup_dm_dir_uzu_diaglpf;
	scaleup_dm_dir_uzu_diaglpf_gain_RBUS scaleup_dm_dir_uzu_diaglpf_gain;

	dm_dir_uzu_ctrl_Reg.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_Ctrl_reg);
	dm_dir_uzu_transang1_Reg.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_TransAng1_reg);
	dm_dir_uzu_transang2_Reg.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_TransAng2_reg);
	dm_dir_uzu_angmagscore_Reg.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_AngMagScore_reg);
	dm_dir_uzu_conf_Reg.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_Conf_reg);
	dm_dir_uzu_onepixeldetect_Reg.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_OnePixelDetect_reg);
	dm_dir_uzu_anglecheck_Reg.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_AngleCheck_reg);
	scaleup_dm_dir_uzu_diaglpf.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_Diaglpf_reg);
	scaleup_dm_dir_uzu_diaglpf_gain.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_Diaglpf_gain_reg);

	rtd_pr_vpq_emerg("NNSR drvif_color_scaler_setscaleup_directionalscaler %d \n"
		,ptr->Dirsu_Ctrl.Dirsu_En
	);
	{
		ppoverlay_uzudtg_control3_RBUS ppoverlay_uzudtg_control3_reg;
		ppoverlay_uzudtg_control3_reg.regValue= IoReg_Read32(PPOVERLAY_uzudtg_control3_reg);
		/*if( ppoverlay_uzudtg_control3_reg.ai_sr_mode >= 2 )
		{
			dm_dir_uzu_ctrl_Reg.directionalscale_en = 0;
		}
		else*/
		{
			dm_dir_uzu_ctrl_Reg.directionalscale_en = ptr->Dirsu_Ctrl.Dirsu_En;
		}
	}
	dm_dir_uzu_ctrl_Reg.mag_ang_lpf_ratio= ptr->Dirsu_Ctrl.Mag_Ang_lpf_En;
	dm_dir_uzu_ctrl_Reg.ds_vlpf_en = ptr->Dirsu_Ctrl.DS_Vlpf_En;
	dm_dir_uzu_ctrl_Reg.ds_hlpf_en = ptr->Dirsu_Ctrl.DS_Hlpf_En;
	if(Scaler_DispGetInputInfo(SLR_INPUT_MEM_ACT_WID) <= 960){
		dm_dir_uzu_ctrl_Reg.ds_phase_en = ptr->Dirsu_Ctrl.DS_phase_En;
	} else {
		dm_dir_uzu_ctrl_Reg.ds_phase_en = 0;
	}
	dm_dir_uzu_ctrl_Reg.db_mode =  ptr->Dirsu_Ctrl.Dbg_Mode;
	dm_dir_uzu_ctrl_Reg.db_magfilter = ptr->Dirsu_Ctrl.Dbg_MagFilter;
	dm_dir_uzu_ctrl_Reg.ds_method= ptr->Dirsu_Ctrl.Dirsu_Method;// Merlin4
	dm_dir_uzu_ctrl_Reg.ds_transang_nearhv= ptr->Dirsu_Ctrl.ds_transang_nearhv;// avoid small triangles

	dm_dir_uzu_transang1_Reg.transang_sec0 = ptr->Dirsu_TransAng.sec0;
	dm_dir_uzu_transang1_Reg.transang_sec1 = ptr->Dirsu_TransAng.sec1;
	dm_dir_uzu_transang1_Reg.transang_sec2 = ptr->Dirsu_TransAng.sec2;
	dm_dir_uzu_transang1_Reg.transang_sec3 = ptr->Dirsu_TransAng.sec3;
	dm_dir_uzu_transang2_Reg.transang_sec4 = ptr->Dirsu_TransAng.sec4;

	dm_dir_uzu_transang2_Reg.transang_step0 = ptr->Dirsu_TransAng.step0;
	dm_dir_uzu_transang2_Reg.transang_step1 = ptr->Dirsu_TransAng.step1;
	dm_dir_uzu_transang2_Reg.transang_step2 = ptr->Dirsu_TransAng.step2;
	dm_dir_uzu_transang2_Reg.transang_step3 = ptr->Dirsu_TransAng.step3;
	dm_dir_uzu_transang2_Reg.transang_step4 = ptr->Dirsu_TransAng.step4;

	dm_dir_uzu_angmagscore_Reg.angdiff_lowbnd = ptr->Dirsu_AngMagConf.AngDiff_Lowbnd;
	dm_dir_uzu_angmagscore_Reg.angdiff_step = ptr->Dirsu_AngMagConf.AngDiff_Step;
	dm_dir_uzu_angmagscore_Reg.mag_lowbnd = ptr->Dirsu_AngMagConf.Mag_Lowbnd;
	dm_dir_uzu_angmagscore_Reg.mag_step = ptr->Dirsu_AngMagConf.Mag_Step;
	dm_dir_uzu_conf_Reg.angdiff_lowbnd2 = ptr->Dirsu_AngMagConf.AngDiff_Lowbnd2;
	dm_dir_uzu_conf_Reg.angdiff_step2 = ptr->Dirsu_AngMagConf.AngDiff_Step2;
	dm_dir_uzu_conf_Reg.conf_lowbnd = ptr->Dirsu_AngMagConf.Conf_Lowbnd;
	dm_dir_uzu_conf_Reg.conf_step = ptr->Dirsu_AngMagConf.Conf_Step;

        //if (vpq_project_id != 0x00060000 || vpqex_project_id != 0x00060000) //  project tv006 , control this bit by sharpness level
        //{                                                                   // VPQ_IOC_SET_VPQ_Shp_Val
                dm_dir_uzu_conf_Reg.conf_offset = ptr->Dirsu_AngMagConf.Conf_Offset;
        //}

        dm_dir_uzu_ctrl_Reg.ds_conf_limit= ptr->Dirsu_AngMagConf.Conf_Limit;

	dm_dir_uzu_onepixeldetect_Reg.onepx_en = ptr->Dirsu_OpxDetect.En;
	dm_dir_uzu_onepixeldetect_Reg.onepx_centerdiffthd = ptr->Dirsu_OpxDetect.CenterDiffThd;
	dm_dir_uzu_onepixeldetect_Reg.onepx_sidediffthd = ptr->Dirsu_OpxDetect.SideDiffThd;
	dm_dir_uzu_onepixeldetect_Reg.onepx_diffstep = ptr->Dirsu_OpxDetect.DiffStep;
	dm_dir_uzu_onepixeldetect_Reg.onepx_lowbnd = ptr->Dirsu_OpxDetect.Lowbnd;
	dm_dir_uzu_onepixeldetect_Reg.onepx_step = ptr->Dirsu_OpxDetect.Step;

	dm_dir_uzu_anglecheck_Reg.checkhv_en = ptr->Dirsu_AngCheck.CheckHV_En;
	dm_dir_uzu_anglecheck_Reg.checkhv_angrange = ptr->Dirsu_AngCheck.CheckHV_AngRange;
	dm_dir_uzu_anglecheck_Reg.checkhv_angstep = ptr->Dirsu_AngCheck.CheckHV_AngStep;
	dm_dir_uzu_anglecheck_Reg.checkhv_diffrange = ptr->Dirsu_AngCheck.CheckHV_DiffRange;
	dm_dir_uzu_anglecheck_Reg.checkhv_diffstep = ptr->Dirsu_AngCheck.CheckHV_DiffStep;
	dm_dir_uzu_anglecheck_Reg.checkpn_en = ptr->Dirsu_AngCheck.CheckPN_En;
	dm_dir_uzu_anglecheck_Reg.checkpn_angrange = ptr->Dirsu_AngCheck.CheckPN_AngRange;
	dm_dir_uzu_anglecheck_Reg.checkpn_angstep = ptr->Dirsu_AngCheck.CheckPN_AngStep;
	dm_dir_uzu_anglecheck_Reg.checkpn_diffrange = ptr->Dirsu_AngCheck.CheckPN_DiffRange;
	dm_dir_uzu_anglecheck_Reg.checkpn_diffstep = ptr->Dirsu_AngCheck.CheckPN_DiffStep;

	scaleup_dm_dir_uzu_diaglpf.diaglpf_en = ptr->Dirsu_DiagLpf.diaglpf_en;
	scaleup_dm_dir_uzu_diaglpf.diaglpf_hmn_penalty1 = ptr->Dirsu_DiagLpf.diaglpf_hmn_penalty1;
	scaleup_dm_dir_uzu_diaglpf.diaglpf_hmn_penalty2 = ptr->Dirsu_DiagLpf.diaglpf_hmn_penalty2;
	scaleup_dm_dir_uzu_diaglpf_gain.diaglpf_hmn_slope = ptr->Dirsu_DiagLpf.diaglpf_hmn_slope;
	scaleup_dm_dir_uzu_diaglpf_gain.diaglpf_hmn_lowbd = ptr->Dirsu_DiagLpf.diaglpf_hmn_lowbd;
	scaleup_dm_dir_uzu_diaglpf_gain.diaglpf_ang_slope = ptr->Dirsu_DiagLpf.diaglpf_ang_slope;
	scaleup_dm_dir_uzu_diaglpf_gain.diaglpf_ang_lowbd = ptr->Dirsu_DiagLpf.diaglpf_ang_lowbd;

	IoReg_Write32(SCALEUP_DM_DIR_UZU_Ctrl_reg, dm_dir_uzu_ctrl_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_DIR_UZU_TransAng1_reg, dm_dir_uzu_transang1_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_DIR_UZU_TransAng2_reg, dm_dir_uzu_transang2_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_DIR_UZU_AngMagScore_reg, dm_dir_uzu_angmagscore_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_DIR_UZU_Conf_reg, dm_dir_uzu_conf_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_DIR_UZU_OnePixelDetect_reg, dm_dir_uzu_onepixeldetect_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_DIR_UZU_AngleCheck_reg, dm_dir_uzu_anglecheck_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_DIR_UZU_Diaglpf_reg, scaleup_dm_dir_uzu_diaglpf.regValue);
	IoReg_Write32(SCALEUP_DM_DIR_UZU_Diaglpf_gain_reg, scaleup_dm_dir_uzu_diaglpf_gain.regValue);
}

void drvif_color_scaler_setscaleup_chromablur(unsigned char display, unsigned char blur_en)
{
	if (!blur_en)
		return;

	if (display == SLR_MAIN_DISPLAY) {	/*0:main / 1:sub*/
		scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl_REG;
		dm_uzu_Ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		dm_uzu_Ctrl_REG.h_c_consttab_sel = 2;  /*H_CONST_TABLE_SEL = 2 (blur)*/
		dm_uzu_Ctrl_REG.v_c_consttab_sel = 2;  /*V_CONST_TABLE_SEL = 2 (blur)*/
		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl_REG.regValue);
	}
}

void drvif_color_twostep_scaleup_hcoef_12tap(DRV_SU_table_H12tap_t *ptr)/*add for Merlin2 (jyyang_2016/06/15)*/
{
	signed short *coef_pt;
	int tap_num = ptr->tap_num;
	int i, j, tmp_data;
	int ini_ph;
	int half_tap, index1, index2;
	signed short coef_tmp[2][12] = {{0}};

	coef_pt = ptr->coef_table;

	if(!coef_pt)
	{
		VIPprintf("[error!] coef_pt is NULL.");
		return;
	}
	else if(tap_num != 6 && tap_num != 8 && tap_num != 10 && tap_num != 12)
	{
		VIPprintf("[error!] 2stepUZU tap_num = %d. (H tap_num must be 6/8/10/12.) ", tap_num);
		return;
	}


	half_tap = tap_num/2;
	ini_ph = 191; // must be 128~255
	for(i = 6-half_tap, j = 0; i < 6; i++, j++)
	{
		// 12tap: i=0~5, j=0~5
		// 10tap: i=1~5, j=0~4
		// 8tap: i=2~5, j=0~3
		/*phase0*/
		index1 = j*256+ini_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[0][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[0][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase1*/
		index1 = j*256+ini_ph-128;
		index2 = tap_num*128-1-index1;
		coef_tmp[1][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[1][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
	}

	for(i=0;i<6;i++)
	{
		j = coef_tmp[0][i];
		coef_tmp[0][i] = coef_tmp[0][11-i];
		coef_tmp[0][11-i] = j;
		j = coef_tmp[1][i];
		coef_tmp[1][i] = coef_tmp[1][11-i];
		coef_tmp[1][11-i] = j;
	}

	/*DC Value Check*/
	if (SCALING_LOG) {
		int sum;
		for(i=0;i<2;i++)
		{
			sum=0;
			for(j=0;j<12;j++)
				sum += (coef_tmp[i][j]<2048)?coef_tmp[i][j]:(coef_tmp[i][j]-4096);
			if(sum!=1024)
			VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
		}
	}



	for (i = 0 ; i < 6 ; i++)
	{
		tmp_data = (unsigned int)((coef_tmp[0][2*i+1]<<16)+coef_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H12_Y_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[1][2*i+1]<<16)+coef_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H12_Y_ph1_coeff00_reg + i*4, tmp_data);
	}

}

void drvif_color_twostep_scaleup_hcoef_12tap3x(DRV_SU_table_H12tap_t *ptr)/*add for Merlin2 (jyyang_2016/06/15)*/
{
	signed short *coef_pt;
	int tap_num = ptr->tap_num;
	int i, j, tmp_data;
	int ini_ph=172;
	int inj_ph=87;
	int ink_ph=2;
	int half_tap, index1, index2;
	signed short coef_tmp[3][12] = {{0}};

	coef_pt = ptr->coef_table;

	if(!coef_pt)
	{
		VIPprintf("[error!] coef_pt is NULL.");
		return;
	}
	else if(tap_num != 6 && tap_num != 8 && tap_num != 10 && tap_num != 12)
	{
		VIPprintf("[error!] 2stepUZU tap_num = %d. (H tap_num must be 6/8/10/12.) ", tap_num);
		return;
	}


	half_tap = tap_num/2;
	ini_ph=172;
	inj_ph=87;
	ink_ph=2;
	for(i = 6-half_tap, j = 0; i < 6; i++, j++)
	{
		// 12tap: i=0~5, j=0~5
		// 10tap: i=1~5, j=0~4
		// 8tap: i=2~5, j=0~3
		/*phase0*/
		index1 = j*256+ini_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[0][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[0][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase1*/
		index1 = j*256+inj_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[1][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[1][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase2*/
		index1 = j*256+ink_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[2][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[2][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
	}

	for(i=0;i<6;i++)
	{
		j = coef_tmp[0][i];
		coef_tmp[0][i] = coef_tmp[0][11-i];
		coef_tmp[0][11-i] = j;
		j = coef_tmp[1][i];
		coef_tmp[1][i] = coef_tmp[1][11-i];
		coef_tmp[1][11-i] = j;
		j = coef_tmp[2][i];
		coef_tmp[2][i] = coef_tmp[2][11-i];
		coef_tmp[2][11-i] = j;
	}

	/*DC Value Check*/
	if (SCALING_LOG) {
		int sum;
		for(i=0;i<2;i++)
		{
			sum=0;
			for(j=0;j<12;j++)
				sum += (coef_tmp[i][j]<2048)?coef_tmp[i][j]:(coef_tmp[i][j]-4096);
			if(sum!=1024)
			VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
		}
	}



	for (i = 0 ; i < 6 ; i++)
	{
		tmp_data = (unsigned int)((coef_tmp[0][2*i+1]<<16)+coef_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H12_Y_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[1][2*i+1]<<16)+coef_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H12_Y_ph1_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[2][2*i+1]<<16)+coef_tmp[2][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H12_Y_ph2_coeff00_reg + i*4, tmp_data);
	}

}

void drvif_color_twostep_scaleup_hcoef_12tap4x(DRV_SU_table_H12tap_t *ptr)/*add for Merlin2 (jyyang_2016/06/15)*/
{
	signed short *coef_pt;
	int tap_num = ptr->tap_num;
	int i, j, tmp_data;
	int ini_ph;
	int half_tap, index1, index2;
	signed short coef_tmp[4][12] = {{0}};

	coef_pt = ptr->coef_table;

	if(!coef_pt)
	{
		VIPprintf("[error!] coef_pt is NULL.");
		return;
	}
	else if(tap_num != 6 && tap_num != 8 && tap_num != 10 && tap_num != 12)
	{
		VIPprintf("[error!] 2stepUZU tap_num = %d. (H tap_num must be 6/8/10/12.) ", tap_num);
		return;
	}


	half_tap = tap_num/2;
	ini_ph = 223; // must be 128~255
	for(i = 6-half_tap, j = 0; i < 6; i++, j++)
	{
		// 12tap: i=0~5, j=0~5
		// 10tap: i=1~5, j=0~4
		// 8tap: i=2~5, j=0~3
		/*phase0*/
		index1 = j*256+ini_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[0][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[0][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase1*/
		index1 = j*256+ini_ph-64;
		index2 = tap_num*128-1-index1;
		coef_tmp[1][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[1][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase2*/
		index1 = j*256+ini_ph-128;
		index2 = tap_num*128-1-index1;
		coef_tmp[2][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[2][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase3*/
		index1 = j*256+ini_ph-192;
		index2 = tap_num*128-1-index1;
		coef_tmp[3][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[3][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
	}

	for(i=0;i<6;i++)
	{
		j = coef_tmp[0][i];
		coef_tmp[0][i] = coef_tmp[0][11-i];
		coef_tmp[0][11-i] = j;
		j = coef_tmp[1][i];
		coef_tmp[1][i] = coef_tmp[1][11-i];
		coef_tmp[1][11-i] = j;
		j = coef_tmp[2][i];
		coef_tmp[2][i] = coef_tmp[2][11-i];
		coef_tmp[2][11-i] = j;
		j = coef_tmp[3][i];
		coef_tmp[3][i] = coef_tmp[3][11-i];
		coef_tmp[3][11-i] = j;
	}

	/*DC Value Check*/
	if (SCALING_LOG) {
		int sum;
		for(i=0;i<2;i++)
		{
			sum=0;
			for(j=0;j<12;j++)
				sum += (coef_tmp[i][j]<2048)?coef_tmp[i][j]:(coef_tmp[i][j]-4096);
			if(sum!=1024)
			VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
		}
	}



	for (i = 0 ; i < 6 ; i++)
	{
		tmp_data = (unsigned int)((coef_tmp[0][2*i+1]<<16)+coef_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H12_Y_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[1][2*i+1]<<16)+coef_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H12_Y_ph1_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[2][2*i+1]<<16)+coef_tmp[2][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H12_Y_ph2_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[3][2*i+1]<<16)+coef_tmp[3][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H12_Y_ph3_coeff00_reg + i*4, tmp_data);
	}

}

void drvif_color_twostep_scaleup_vcoef_8tap(DRV_SU_table_V8tap_t *ptr)
{
	signed short *coef_pt;
	int tap_num = 8;
	int i, j, tmp_data;
	int ini_ph;
	int half_tap, index1, index2;
	signed short coef_tmp[2][8] = {{0}};

	coef_pt = ptr->coef_table;

	if(!coef_pt)
	{
		VIPprintf("[drvif_color_twostep_scaleup_vcoef_8tap] coef_pt is NULL.\n");
		return;
	}
	/*
	else if(tap_num != 6 && tap_num != 8 && tap_num != 10 && tap_num != 12)
	{
		VIPprintf("[drvif_color_twostep_scaleup_vcoef_8tap] 2stepUZU tap_num = %d. (H tap_num must be 6/8/10/12.) ", tap_num);
		return;
	}
	//*/

	half_tap = tap_num/2;
	ini_ph = 191; // must be 128~255
	for(i = 4-half_tap, j = 0; i < 4; i++, j++)
	{
		// 12tap: i=0~5, j=0~5
		// 10tap: i=1~5, j=0~4
		// 8tap: i=2~5, j=0~3
		/*phase0*/
		index1 = j*256+ini_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[0][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[0][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase1*/
		index1 = j*256+ini_ph-128;
		index2 = tap_num*128-1-index1;
		coef_tmp[1][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[1][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
	}

	for(i=0;i<4;i++)
	{
		j = coef_tmp[0][i];
		coef_tmp[0][i] = coef_tmp[0][7-i];
		coef_tmp[0][7-i] = j;
		j = coef_tmp[1][i];
		coef_tmp[1][i] = coef_tmp[1][7-i];
		coef_tmp[1][7-i] = j;
	}

	/*DC Value Check*/
	if (SCALING_LOG) {
		int sum;
		for(i=0;i<2;i++)
		{
			sum=0;
			for(j=0;j<8;j++)
				sum += (coef_tmp[i][j]<2048)?coef_tmp[i][j]:(coef_tmp[i][j]-4096);
			if(sum!=1024)
			VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
		}
	}
// too big to include srnn_reg.h
/*#ifndef SRNN_V8_Y_ph0_coeff00_reg
#define  SRNN_V8_Y_ph0_coeff00_reg                                               0xB81AA0C0
#endif
#ifndef SRNN_V8_Y_ph1_coeff00_reg
#define  SRNN_V8_Y_ph1_coeff00_reg                                               0xB81AA0D0
#endif
#ifndef TWO_STEP_UZU_V8_Y_ph0_coeff00_reg
#define  TWO_STEP_UZU_V8_Y_ph0_coeff00_reg                                       0xB8029660
#endif
#ifndef TWO_STEP_UZU_V8_Y_ph1_coeff00_reg
#define  TWO_STEP_UZU_V8_Y_ph1_coeff00_reg                                       0xB8029670
#endif
*/
	for (i = 0 ; i < 4 ; i++)
	{
		tmp_data = (unsigned int)((coef_tmp[0][2*i+1]<<16)+coef_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V8_Y_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[1][2*i+1]<<16)+coef_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V8_Y_ph1_coeff00_reg + i*4, tmp_data);
	}

}

void drvif_color_twostep_scaleup_vcoef_8tap3x(DRV_SU_table_V8tap_t *ptr)
{
	signed short *coef_pt;
	int tap_num = 8;
	int i, j, tmp_data;
	int ini_ph=172;
	int inj_ph=87;
	int ink_ph=2;
	int half_tap, index1, index2;
	signed short coef_tmp[3][8] = {{0}};

	coef_pt = ptr->coef_table;

	if(!coef_pt)
	{
		VIPprintf("[drvif_color_twostep_scaleup_vcoef_8tap] coef_pt is NULL.\n");
		return;
	}
	/*
	else if(tap_num != 6 && tap_num != 8 && tap_num != 10 && tap_num != 12)
	{
		VIPprintf("[drvif_color_twostep_scaleup_vcoef_8tap] 2stepUZU tap_num = %d. (H tap_num must be 6/8/10/12.) ", tap_num);
		return;
	}
	//*/

	half_tap = tap_num/2;
	ini_ph=172;
	inj_ph=87;
	ink_ph=2;
	for(i = 4-half_tap, j = 0; i < 4; i++, j++)
	{
		// 12tap: i=0~5, j=0~5
		// 10tap: i=1~5, j=0~4
		// 8tap: i=2~5, j=0~3
		/*phase0*/
		index1 = j*256+ini_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[0][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[0][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase1*/
		index1 = j*256+inj_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[1][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[1][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase2*/
		index1 = j*256+ink_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[2][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[2][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
	}

	for(i=0;i<4;i++)
	{
		j = coef_tmp[0][i];
		coef_tmp[0][i] = coef_tmp[0][7-i];
		coef_tmp[0][7-i] = j;
		j = coef_tmp[1][i];
		coef_tmp[1][i] = coef_tmp[1][7-i];
		coef_tmp[1][7-i] = j;
		j = coef_tmp[2][i];
		coef_tmp[2][i] = coef_tmp[2][7-i];
		coef_tmp[2][7-i] = j;
	}
	/*
	for(i=0;i<8;i++)
	{
		rtd_printk(KERN_EMERG,"drvif_color_twostep_scaleup_vcoef_8tap", "[drvif_color_twostep_scaleup_vcoef_8tap] %d %d\n",coef_tmp[0][i],coef_tmp[1][i]);
	}
	//*/
	/*DC Value Check*/
	if (SCALING_LOG) {
		int sum;
		for(i=0;i<2;i++)
		{
			sum=0;
			for(j=0;j<8;j++)
				sum += (coef_tmp[i][j]<2048)?coef_tmp[i][j]:(coef_tmp[i][j]-4096);
			if(sum!=1024)
			VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
		}
	}
	for (i = 0 ; i < 4 ; i++)
	{
		tmp_data = (unsigned int)((coef_tmp[0][2*i+1]<<16)+coef_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V8_Y_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[1][2*i+1]<<16)+coef_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V8_Y_ph1_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[2][2*i+1]<<16)+coef_tmp[2][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V8_Y_ph2_coeff00_reg + i*4, tmp_data);
	}

}

void drvif_color_twostep_scaleup_vcoef_8tap4x(DRV_SU_table_V8tap_t *ptr)
{
	signed short *coef_pt;
	int tap_num = 8;
	int i, j, tmp_data;
	int ini_ph = 223;
	int half_tap, index1, index2;
	signed short coef_tmp[4][8] = {{0}};

	coef_pt = ptr->coef_table;

	if(!coef_pt)
	{
		VIPprintf("[drvif_color_twostep_scaleup_vcoef_8tap] coef_pt is NULL.\n");
		return;
	}
	/*
	else if(tap_num != 6 && tap_num != 8 && tap_num != 10 && tap_num != 12)
	{
		VIPprintf("[drvif_color_twostep_scaleup_vcoef_8tap] 2stepUZU tap_num = %d. (H tap_num must be 6/8/10/12.) ", tap_num);
		return;
	}
	//*/

	half_tap = tap_num/2;
	ini_ph = 223; // must be 192~255
	for(i = 4-half_tap, j = 0; i < 4; i++, j++)
	{
		// 12tap: i=0~5, j=0~5
		// 10tap: i=1~5, j=0~4
		// 8tap: i=2~5, j=0~3
		/*phase0*/
		index1 = j*256+ini_ph;
		index2 = tap_num*128-1-index1;
		coef_tmp[0][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[0][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase1*/
		index1 = j*256+ini_ph-64;
		index2 = tap_num*128-1-index1;
		coef_tmp[1][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[1][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase2*/
		index1 = j*256+ini_ph-128;
		index2 = tap_num*128-1-index1;
		coef_tmp[2][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[2][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
		/*phase3*/
		index1 = j*256+ini_ph-192;
		index2 = tap_num*128-1-index1;
		coef_tmp[3][i] = (*(coef_pt + index1)) & 0x0fff;
		coef_tmp[3][i+half_tap] = (*(coef_pt + index2)) & 0x0fff;
	}

	for(i=0;i<4;i++)
	{
		j = coef_tmp[0][i];
		coef_tmp[0][i] = coef_tmp[0][7-i];
		coef_tmp[0][7-i] = j;
		j = coef_tmp[1][i];
		coef_tmp[1][i] = coef_tmp[1][7-i];
		coef_tmp[1][7-i] = j;
		j = coef_tmp[2][i];
		coef_tmp[2][i] = coef_tmp[2][7-i];
		coef_tmp[2][7-i] = j;
		j = coef_tmp[3][i];
		coef_tmp[3][i] = coef_tmp[3][7-i];
		coef_tmp[3][7-i] = j;
	}
	/*
	for(i=0;i<8;i++)
	{
		rtd_printk(KERN_EMERG,"drvif_color_twostep_scaleup_vcoef_8tap", "[drvif_color_twostep_scaleup_vcoef_8tap] %d %d\n",coef_tmp[0][i],coef_tmp[1][i]);
	}
	//*/
	/*DC Value Check*/
	if (SCALING_LOG) {
		int sum;
		for(i=0;i<2;i++)
		{
			sum=0;
			for(j=0;j<8;j++)
				sum += (coef_tmp[i][j]<2048)?coef_tmp[i][j]:(coef_tmp[i][j]-4096);
			if(sum!=1024)
			VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
		}
	}
	for (i = 0 ; i < 4 ; i++)
	{
		tmp_data = (unsigned int)((coef_tmp[0][2*i+1]<<16)+coef_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V8_Y_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[1][2*i+1]<<16)+coef_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V8_Y_ph1_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[2][2*i+1]<<16)+coef_tmp[2][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V8_Y_ph2_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coef_tmp[3][2*i+1]<<16)+coef_tmp[3][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V8_Y_ph3_coeff00_reg + i*4, tmp_data);
	}

}

void drvif_color_twostep_scaleup_coef_4taq(DRV_FIR_Coef *ptr_HY, DRV_FIR_Coef *ptr_VY, DRV_FIR_Coef *ptr_HC, DRV_FIR_Coef *ptr_VC , int ratio_sel )/*add for Merlin2 (jyyang_2016/06/15)*/
{
	// ratio_sel = 0:2X, 1:3X
	signed short *coefHY_pt, *coefVY_pt, *coefHC_pt, *coefVC_pt;

	int i, j, tmp_data;
	int ini_ph, d_ph;
	//int half_tap,
	int index1, index2;
	signed short coefHY_tmp[4][4] = {{0}};
	signed short coefVY_tmp[4][4] = {{0}};
	signed short coefHC_tmp[4][4] = {{0}};
	signed short coefVC_tmp[4][4] = {{0}};

	coefHY_pt = ptr_HY->FIR_Coef;
	coefVY_pt = ptr_VY->FIR_Coef;
	coefHC_pt = ptr_HC->FIR_Coef;
	coefVC_pt = ptr_VC->FIR_Coef;

	if(!coefHY_pt || !coefVY_pt || !coefHC_pt || !coefVC_pt)
	{
		VIPprintf("[error!] coef_pt is NULL.(pt=%p,%p,%p,%p)\n",(void*)coefHY_pt, (void*)coefVY_pt, (void*)coefHC_pt, (void*)coefVC_pt);
		return;
	}



	ini_ph = 192; // IF ratio_sel = 0 (2X), ini_ph must be 128~255. IF ratio_sel = 1 (1.5X), ini_ph must be 171~255.
	if(ratio_sel==1){ini_ph = 172;}
	if(ratio_sel==2){ini_ph = 223;}
	d_ph = ratio_sel? 85:128;
	if(ratio_sel==2){d_ph = 64;}
	#if 0
	{
		srnn_diff_gain_y_RBUS reg_srnn_diff_gain_y_reg;
		reg_srnn_diff_gain_y_reg.regValue = IoReg_Read32(SRNN_DIFF_GAIN_Y_reg);
		reg_srnn_diff_gain_y_reg.dummy18028c24_31_13 = ((ini_ph<<4)|ratio_sel)<<7;
		IoReg_Write32( SRNN_DIFF_GAIN_Y_reg, reg_srnn_diff_gain_y_reg.regValue );
		rtd_pr_vpq_emerg("NNSR uzu drvif_color_twostep_scaleup_coef_4taq ini_ph =%d , ratio_sel=%d\n",ini_ph,ratio_sel);
	}
	#endif
	for(i = 0; i < 2; i++)
	{
		/*phase0*/
		j=i;
		index1 = j*256+ini_ph-d_ph-d_ph*ratio_sel;
		index2 = 511-index1;
		coefHY_tmp[0][i] = (*(coefHY_pt + index1)) & 0x0fff;
		coefHY_tmp[0][i+2] = (*(coefHY_pt + index2)) & 0x0fff;
		coefVY_tmp[0][i] = (*(coefVY_pt + index1)) & 0x0fff;
		coefVY_tmp[0][i+2] = (*(coefVY_pt + index2)) & 0x0fff;
		coefHC_tmp[0][i] = (*(coefHC_pt + index1)) & 0x0fff;
		coefHC_tmp[0][i+2] = (*(coefHC_pt + index2)) & 0x0fff;
		coefVC_tmp[0][i] = (*(coefVC_pt + index1)) & 0x0fff;
		coefVC_tmp[0][i+2] = (*(coefVC_pt + index2)) & 0x0fff;
		/*phase1*/
		index1 = j*256+ini_ph-d_ph*ratio_sel;
		index2 = 511-index1;
		coefHY_tmp[1][i] = (*(coefHY_pt + index1)) & 0x0fff;
		coefHY_tmp[1][i+2] = (*(coefHY_pt + index2)) & 0x0fff;
		coefVY_tmp[1][i] = (*(coefVY_pt + index1)) & 0x0fff;
		coefVY_tmp[1][i+2] = (*(coefVY_pt + index2)) & 0x0fff;
		coefHC_tmp[1][i] = (*(coefHC_pt + index1)) & 0x0fff;
		coefHC_tmp[1][i+2] = (*(coefHC_pt + index2)) & 0x0fff;
		coefVC_tmp[1][i] = (*(coefVC_pt + index1)) & 0x0fff;
		coefVC_tmp[1][i+2] = (*(coefVC_pt + index2)) & 0x0fff;
		/*phase2*/
		if(ratio_sel>=1)
		{
			index1 = j*256+ini_ph+d_ph-d_ph*ratio_sel;
			index2 = 511-index1;
			coefHY_tmp[2][i] = (*(coefHY_pt + index1)) & 0x0fff;
			coefHY_tmp[2][i+2] = (*(coefHY_pt + index2)) & 0x0fff;
			coefVY_tmp[2][i] = (*(coefVY_pt + index1)) & 0x0fff;
			coefVY_tmp[2][i+2] = (*(coefVY_pt + index2)) & 0x0fff;
			coefHC_tmp[2][i] = (*(coefHC_pt + index1)) & 0x0fff;
			coefHC_tmp[2][i+2] = (*(coefHC_pt + index2)) & 0x0fff;
			coefVC_tmp[2][i] = (*(coefVC_pt + index1)) & 0x0fff;
			coefVC_tmp[2][i+2] = (*(coefVC_pt + index2)) & 0x0fff;
			/*phase3*/
			if(ratio_sel>=2)
			{
				index1 = j*256+ini_ph-d_ph*(ratio_sel-2);
				index2 = 511-index1;
				coefHY_tmp[3][i] = (*(coefHY_pt + index1)) & 0x0fff;
				coefHY_tmp[3][i+2] = (*(coefHY_pt + index2)) & 0x0fff;
				coefVY_tmp[3][i] = (*(coefVY_pt + index1)) & 0x0fff;
				coefVY_tmp[3][i+2] = (*(coefVY_pt + index2)) & 0x0fff;
				coefHC_tmp[3][i] = (*(coefHC_pt + index1)) & 0x0fff;
				coefHC_tmp[3][i+2] = (*(coefHC_pt + index2)) & 0x0fff;
				coefVC_tmp[3][i] = (*(coefVC_pt + index1)) & 0x0fff;
				coefVC_tmp[3][i+2] = (*(coefVC_pt + index2)) & 0x0fff;
			}
		}
	}
	/*for(i=0;i<2;i++)
	{
		j = coefHY_tmp[0][i];
		coefHY_tmp[0][i] = coefHY_tmp[0][3-i];
		coefHY_tmp[0][3-i] = j;
		j = coefHY_tmp[1][i];
		coefHY_tmp[1][i] = coefHY_tmp[1][3-i];
		coefHY_tmp[1][3-i] = j;

		j = coefVY_tmp[0][i];
		coefVY_tmp[0][i] = coefVY_tmp[0][3-i];
		coefVY_tmp[0][3-i] = j;
		j = coefVY_tmp[1][i];
		coefVY_tmp[1][i] = coefVY_tmp[1][3-i];
		coefVY_tmp[1][3-i] = j;

		j = coefHC_tmp[0][i];
		coefHC_tmp[0][i] = coefHC_tmp[0][3-i];
		coefHC_tmp[0][3-i] = j;
		j = coefHC_tmp[1][i];
		coefHC_tmp[1][i] = coefHC_tmp[1][3-i];
		coefHC_tmp[1][3-i] = j;

		j = coefVC_tmp[0][i];
		coefVC_tmp[0][i] = coefVC_tmp[0][3-i];
		coefVC_tmp[0][3-i] = j;
		j = coefVC_tmp[1][i];
		coefVC_tmp[1][i] = coefVC_tmp[1][3-i];
		coefVC_tmp[1][3-i] = j;
	}*/
	/*DC Value Check*/
	if (SCALING_LOG) {
		int sum;
		for(i=0;i<2;i++)
		{
			sum=0;
			for(j=0;j<4;j++)
				sum += (coefHY_tmp[i][j]<2048)?coefHY_tmp[i][j]:(coefHY_tmp[i][j]-4096);
			if(sum!=1024)
				VIPprintf("[Warnning] [%s-%s-%d] coefHY_tmp DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			sum=0;
			for(j=0;j<4;j++)
				sum += (coefVY_tmp[i][j]<2048)?coefVY_tmp[i][j]:(coefVY_tmp[i][j]-4096);
			if(sum!=1024)
				VIPprintf("[Warnning] [%s-%s-%d] coefVY_tmp DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			sum=0;
			for(j=0;j<4;j++)
				sum += (coefHC_tmp[i][j]<2048)?coefHC_tmp[i][j]:(coefHC_tmp[i][j]-4096);
			if(sum!=1024)
				VIPprintf("[Warnning] [%s-%s-%d] coefHC_tmp DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
			sum=0;
			for(j=0;j<4;j++)
				sum += (coefVC_tmp[i][j]<2048)?coefVC_tmp[i][j]:(coefVC_tmp[i][j]-4096);
			if(sum!=1024)
				VIPprintf("[Warnning] [%s-%s-%d] coefVC_tmp DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
		}

	}


	for(i = 0; i < 2; i++)
	{
		tmp_data = (unsigned int)((coefHY_tmp[0][2*i+1]<<16)+coefHY_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H4_Y_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coefHY_tmp[1][2*i+1]<<16)+coefHY_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H4_Y_ph1_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coefVY_tmp[0][2*i+1]<<16)+coefVY_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V4_Y_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coefVY_tmp[1][2*i+1]<<16)+coefVY_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V4_Y_ph1_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coefHC_tmp[0][2*i+1]<<16)+coefHC_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H4_C_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coefHC_tmp[1][2*i+1]<<16)+coefHC_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_H4_C_ph1_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coefVC_tmp[0][2*i+1]<<16)+coefVC_tmp[0][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V4_C_ph0_coeff00_reg + i*4, tmp_data);
		tmp_data = (unsigned int)((coefVC_tmp[1][2*i+1]<<16)+coefVC_tmp[1][2*i]);
		IoReg_Write32(TWO_STEP_UZU_V4_C_ph1_coeff00_reg + i*4, tmp_data);
	}
	if( ratio_sel>=1 )
	{
		for(i = 0; i < 2; i++)
		{
			tmp_data = (unsigned int)((coefHY_tmp[2][2*i+1]<<16)+coefHY_tmp[2][2*i]);
			IoReg_Write32(TWO_STEP_UZU_H4_Y_ph2_coeff00_reg + i*4, tmp_data);
			tmp_data = (unsigned int)((coefVY_tmp[2][2*i+1]<<16)+coefVY_tmp[2][2*i]);
			IoReg_Write32(TWO_STEP_UZU_V4_Y_ph2_coeff00_reg + i*4, tmp_data);
			tmp_data = (unsigned int)((coefHC_tmp[2][2*i+1]<<16)+coefHC_tmp[2][2*i]);
			IoReg_Write32(TWO_STEP_UZU_H4_C_ph2_coeff00_reg + i*4, tmp_data);
			tmp_data = (unsigned int)((coefVC_tmp[2][2*i+1]<<16)+coefVC_tmp[2][2*i]);
			IoReg_Write32(TWO_STEP_UZU_V4_C_ph2_coeff00_reg + i*4, tmp_data);
		}
		if( ratio_sel>=2 )
		{
			for(i = 0; i < 2; i++)
			{
				tmp_data = (unsigned int)((coefHY_tmp[3][2*i+1]<<16)+coefHY_tmp[3][2*i]);
				IoReg_Write32(TWO_STEP_UZU_H4_Y_ph3_coeff00_reg + i*4, tmp_data);
				tmp_data = (unsigned int)((coefVY_tmp[3][2*i+1]<<16)+coefVY_tmp[3][2*i]);
				IoReg_Write32(TWO_STEP_UZU_V4_Y_ph3_coeff00_reg + i*4, tmp_data);
				tmp_data = (unsigned int)((coefHC_tmp[3][2*i+1]<<16)+coefHC_tmp[3][2*i]);
				IoReg_Write32(TWO_STEP_UZU_H4_C_ph3_coeff00_reg + i*4, tmp_data);
				tmp_data = (unsigned int)((coefVC_tmp[3][2*i+1]<<16)+coefVC_tmp[3][2*i]);
				IoReg_Write32(TWO_STEP_UZU_V4_C_ph3_coeff00_reg + i*4, tmp_data);
			}
		}
	}

	// Set the SR phase ( It must be same as Coef phase)
	// two_step_uzu_sr_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_SR_Ctrl_reg);
	// two_step_uzu_sr_ctrl_reg.sr_hor_ini = ini_ph-128;
	// two_step_uzu_sr_ctrl_reg.sr_ver_ini = ini_ph-128;
	// IoReg_Write32(TWO_STEP_UZU_SR_Ctrl_reg, two_step_uzu_sr_ctrl_reg.regValue);

}

void drvif_color_twostep_scaleup_coef_4tap(DRV_FIR_Coef *ptr_HY, DRV_FIR_Coef *ptr_VY, DRV_FIR_Coef *ptr_HC, DRV_FIR_Coef *ptr_VC )/*add for Merlin2 (jyyang_2016/06/15)*/
{
	drvif_color_twostep_scaleup_coef_4taq( ptr_HY, ptr_VY, ptr_HC, ptr_VC , 0 );
}


void drvif_color_scaler_setscaleup_hcoef_12tap(unsigned char display, DRV_SU_table_H12tap_t *ptr)
{
	/* [display] 0:main/1:sub, [ptr] point of mode+table,  [tap_num] 6/8/10 tap*/
	unsigned short cnt = 10000;
	unsigned char i, status;
	signed short *coef_pt;
	int tap_num = ptr->tap_num;
	unsigned char PC_mode_check;

	if (display == SLR_MAIN_DISPLAY ) {	/* 0:main / 1:sub / 120:4K120 */
		scaleup_dm_uzu_v8ctrl_RBUS dm_uzu_V8CTRL_reg;
		scaleup_dm_uzu_ctrl_RBUS dm_uzu_ctrl_REG;
		scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
		scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
		scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
		scaleup_coef_table_ctl_2_RBUS coef_table_ctl_2_REG;
		scaleup_coef_table_ctl_3_RBUS coef_table_ctl_3_REG;
		scaleup_coef_table_ctl_4_RBUS coef_table_ctl_4_REG;
		scaleup_coef_table_ctl_5_RBUS coef_table_ctl_5_REG;
		scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;
		two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_two_step_uzu_dm_two_step_sr_ctrl_reg;
		two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_two_step_uzu_dm_two_step_sr_ctrl_bak;

		coef_pt = ptr->coef_table;
		if(!coef_pt) {
			VIPprintf("[error!] coef_pt is NULL.");
			return;
		}

		if((is_scaler_input_2p_mode(display)) || (force_enable_mdomain_2disp_path()))
		{
			int z_ai_sr_mode=0;
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
			reg_two_step_uzu_dm_two_step_sr_ctrl_bak.regValue = reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue;

			/* ensure coeff_Tab1 and coeff_Tab2 are not used*/
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.hor12_table_sel=0;
                        printk(KERN_EMERG "4K120 func:%s line:%d      \r\n",__FUNCTION__, __LINE__);
			/* sel and write sram_Tab*/
			coef_table_rw_ctl_REG.coef_rw_en = 1;
			coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
			coef_table_rw_ctl_REG.coef_tab_sel = 8; /* 8:12tap-1, 9:4tap-1, 10:4tap-2 */
			z_ai_sr_mode = drvif_get_ai_sr_mode();
			dm_uzu_ctrl_REG.hor_mode_sel = ptr->hor_mode_sel;

			PC_mode_check = Scaler_VPQ_check_PC_RGB444();
			if(PC_mode_check != VIP_Disable_PC_RGB444){
				dm_uzu_ctrl_REG.hor_mode_sel = 0;// need 4-tap in pc mode
			} else if( z_ai_sr_mode>=2 && dm_uzu_ctrl_REG.hor_mode_sel>1 ){
				dm_uzu_ctrl_REG.hor_mode_sel = 1;// Mer8 srnn tune
			}
			IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg, reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue);
			drvif_color_sr_db_apply();
			IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);
		}
		else
		{
			int z_ai_sr_mode=0;
		dm_uzu_V8CTRL_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_V8CTRL_reg);
		dm_uzu_ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		/* ensure coeff_Tab1 and coeff_Tab2 are not used*/
		if (dm_uzu_ctrl_REG.hor12_table_sel == _TabSelH12_coeff1 || dm_uzu_ctrl_REG.hor12_table_sel == _TabSelH12_coeff2)
			dm_uzu_ctrl_REG.hor12_table_sel = _TabSelH12_const1;
		if (dm_uzu_V8CTRL_reg.v8tap_table_sel == _TabSelV8_coeff1 || dm_uzu_V8CTRL_reg.v8tap_table_sel == _TabSelV8_coeff2)
			dm_uzu_V8CTRL_reg.v8tap_table_sel = _TabSelV8_const1;

		/* sel and write sram_Tab*/
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel = 0; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir*/
			z_ai_sr_mode = drvif_get_ai_sr_mode();
		dm_uzu_ctrl_REG.hor_mode_sel = ptr->hor_mode_sel;

		PC_mode_check = Scaler_VPQ_check_PC_RGB444();
		if(PC_mode_check != VIP_Disable_PC_RGB444) {
			dm_uzu_ctrl_REG.hor_mode_sel = 0;// need 4-tap in pc mdoe
		} else if( z_ai_sr_mode>=2 && dm_uzu_ctrl_REG.hor_mode_sel>1){
			dm_uzu_ctrl_REG.hor_mode_sel = 1;// Mer8 srnn tune
		}
		IoReg_Write32(SCALEUP_DM_UZU_V8CTRL_reg, dm_uzu_V8CTRL_reg.regValue);
		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_ctrl_REG.regValue);
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);
		}

		/* phase32:i = 0~15; phase256:i = 0~127*/
		if (tap_num == 12) {
			for (i = 0; i < 128; i++) {
				status = 1;
				cnt = 10000;
				/*DC Value Check*/
				if (SCALING_LOG) {
					if (((*(coef_pt+i+512))+(*(coef_pt+i+768))+(*(coef_pt+i+1024))+(*(coef_pt+i+1280))+
					    (*(coef_pt+1537-i))+(*(coef_pt+1279-i))+(*(coef_pt+1023-i))+(*(coef_pt+767-i))+
					    (*(coef_pt+i+256))+(*(coef_pt+511-i))+(*(coef_pt+i))+(*(coef_pt+255-i))) != 1024) {
						VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, tap_num=%d,i=%d\n", __FILE__, __func__, __LINE__, tap_num,i);
					}
				}

				coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i+512)) & 0x0fff);
				coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+768)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

				coef_table_ctl_1_REG.coef2 = ((*(coef_pt+i+1024)) & 0x0fff);
				coef_table_ctl_1_REG.coef3 = ((*(coef_pt+i+1280)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

				coef_table_ctl_2_REG.coef4 = ((*(coef_pt+1535-i)) & 0x0fff);
				coef_table_ctl_2_REG.coef5 = ((*(coef_pt+1279-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_2_reg, coef_table_ctl_2_REG.regValue);

				coef_table_ctl_3_REG.coef6 = ((*(coef_pt+1023-i)) & 0x0fff);
				coef_table_ctl_3_REG.coef7 = ((*(coef_pt+767-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_3_reg, coef_table_ctl_3_REG.regValue);

				coef_table_ctl_4_REG.coef8 = ((*(coef_pt+i+256)) & 0x0fff);
				coef_table_ctl_4_REG.coef9 = ((*(coef_pt+511-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_4_reg, coef_table_ctl_4_REG.regValue);

				coef_table_ctl_5_REG.coef10 = ((*(coef_pt+i)) & 0x0fff);
				coef_table_ctl_5_REG.coef11 = ((*(coef_pt+255-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_5_reg, coef_table_ctl_5_REG.regValue);

				coef_table_ctl_REG.coef_write = 1;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				while ((cnt--) && (status)) { /* refer to write_gamma*/
					coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
					status =  coef_table_ctl_REG.coef_write;
				}
			}
		} else if (tap_num == 10) {
			for (i = 0; i < 128; i++) {
				status = 1;
				cnt = 10000;
				/*DC Value Check*/
				if (SCALING_LOG) {
					if (((*(coef_pt+i+256))+(*(coef_pt+i+512))+(*(coef_pt+i+768))+(*(coef_pt+i+1024))+
					    (*(coef_pt+1279-i))+(*(coef_pt+1023-i))+(*(coef_pt+767-i))+(*(coef_pt+511-i))+
					    (*(coef_pt+i))+(*(coef_pt+255-i))) != 1024) {
						VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, tap_num=%d,i=%d\n", __FILE__, __func__, __LINE__, tap_num,i);
					}
				}
				coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				coef_table_ctl_0_REG.coef0 = ((*(coef_pt+i+256)) & 0x0fff);
				coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+512)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

				coef_table_ctl_1_REG.coef2 = ((*(coef_pt+i+768)) & 0x0fff);
				coef_table_ctl_1_REG.coef3 = ((*(coef_pt+i+1024)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

				coef_table_ctl_2_REG.coef4 = ((*(coef_pt+1279-i)) & 0x0fff);
				coef_table_ctl_2_REG.coef5 = ((*(coef_pt+1023-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_2_reg, coef_table_ctl_2_REG.regValue);

				coef_table_ctl_3_REG.coef6 = ((*(coef_pt+767-i)) & 0x0fff);
				coef_table_ctl_3_REG.coef7 = ((*(coef_pt+511-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_3_reg, coef_table_ctl_3_REG.regValue);

				coef_table_ctl_4_REG.coef8 = ((*(coef_pt+i)) & 0x0fff);
				coef_table_ctl_4_REG.coef9 = ((*(coef_pt+255-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_4_reg, coef_table_ctl_4_REG.regValue);

				coef_table_ctl_5_REG.coef10 = 0;
				coef_table_ctl_5_REG.coef11 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_5_reg, coef_table_ctl_5_REG.regValue);

				coef_table_ctl_REG.coef_write = 1;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				while ((cnt--) && (status)) { /* refer to write_gamma*/
					coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
					status =  coef_table_ctl_REG.coef_write;
				}
			}
		} else if (tap_num == 8) {
			for (i = 0; i < 128; i++) {
				status = 1;
				cnt = 10000;
				/*DC Value Check*/
				if (SCALING_LOG) {
					if (((*(coef_pt + i))+(*(coef_pt+i+256))+(*(coef_pt+i+512))+(*(coef_pt+i+768))+
					    (*(coef_pt+1023-i))+(*(coef_pt+767-i))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
						VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, tap_num=%d,i=%d\n", __FILE__, __func__, __LINE__, tap_num,i);
					}
				}
				coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				coef_table_ctl_0_REG.coef0 = ((*(coef_pt + i)) & 0x0fff);
				coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

				coef_table_ctl_1_REG.coef2 = ((*(coef_pt+i+512)) & 0x0fff);
				coef_table_ctl_1_REG.coef3 = ((*(coef_pt+i+768)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

				coef_table_ctl_2_REG.coef4 = ((*(coef_pt+1023-i)) & 0x0fff);
				coef_table_ctl_2_REG.coef5 = ((*(coef_pt+767-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_2_reg, coef_table_ctl_2_REG.regValue);

				coef_table_ctl_3_REG.coef6 = ((*(coef_pt+511-i)) & 0x0fff);
				coef_table_ctl_3_REG.coef7 = ((*(coef_pt+255-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_3_reg, coef_table_ctl_3_REG.regValue);

				coef_table_ctl_4_REG.coef8 = 0;
				coef_table_ctl_4_REG.coef9 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_4_reg, coef_table_ctl_4_REG.regValue);

				coef_table_ctl_5_REG.coef10 = 0;
				coef_table_ctl_5_REG.coef11 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_5_reg, coef_table_ctl_5_REG.regValue);

				coef_table_ctl_REG.coef_write = 1;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				while ((cnt--) && (status)) { /* refer to write_gamma*/
					coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
					status =  coef_table_ctl_REG.coef_write;
				}
			}
		} else if (tap_num == 6) {
			for (i = 0; i < 128; i++) {
				status = 1;
				cnt = 10000;
				/*DC Value Check*/
				if (SCALING_LOG) {
					if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+i+512))+(*(coef_pt+767-i))+
					    (*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
						VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, tap_num=%d,i=%d\n", __FILE__, __func__, __LINE__, tap_num,i);
					}
				}
				coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				coef_table_ctl_0_REG.coef0 = 0;
				coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

				coef_table_ctl_1_REG.coef2 = ((*(coef_pt+i+256)) & 0x0fff);
				coef_table_ctl_1_REG.coef3 = ((*(coef_pt+i+512)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

				coef_table_ctl_2_REG.coef4 = ((*(coef_pt+767-i)) & 0x0fff);
				coef_table_ctl_2_REG.coef5 = ((*(coef_pt+511-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_2_reg, coef_table_ctl_2_REG.regValue);

				coef_table_ctl_3_REG.coef6 = ((*(coef_pt+255-i)) & 0x0fff);
				coef_table_ctl_3_REG.coef7 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_3_reg, coef_table_ctl_3_REG.regValue);

				coef_table_ctl_4_REG.coef8 = 0;
				coef_table_ctl_4_REG.coef9 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_4_reg, coef_table_ctl_4_REG.regValue);

				coef_table_ctl_5_REG.coef10 = 0;
				coef_table_ctl_5_REG.coef11 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_5_reg, coef_table_ctl_5_REG.regValue);

				coef_table_ctl_REG.coef_write = 1;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				while ((cnt--) && (status)) { /*refer to write_gamma*/
					coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
					status =  coef_table_ctl_REG.coef_write;
				}
			}
		} else {
			printf("[error!] UZU tap_num = %d. (H tap_num must be 6/8/10.) ", tap_num);
			return;
		}

		/*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		if((is_scaler_input_2p_mode(display)) || (force_enable_mdomain_2disp_path()))
		{
            printk(KERN_EMERG "4K120 func:%s line:%d \r\n",__FUNCTION__, __LINE__);
			// reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
			reg_two_step_uzu_dm_two_step_sr_ctrl_reg.hor12_table_sel=reg_two_step_uzu_dm_two_step_sr_ctrl_bak.hor12_table_sel;
			IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg, reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue);
			drvif_color_sr_db_apply();
		}
		else
		{
            dm_uzu_V8CTRL_reg.v8tap_table_sel = _TabSelV8_coeff2; /*Ver use coeff Tab2*/
            IoReg_Write32(SCALEUP_DM_UZU_V8CTRL_reg, dm_uzu_V8CTRL_reg.regValue);
            dm_uzu_ctrl_REG.hor12_table_sel = _TabSelH12_coeff1; /*Hor use coeff Tab1*/
            IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_ctrl_REG.regValue);
	    }
	}
}

void drvif_color_scaler_setscaleup_vcoef_8tap(unsigned char display, DRV_SU_table_V8tap_t *ptr)
{
	/*extern DRV_SU_table_6tap_t SU_table_6tap[9];*/
	unsigned short cnt = 10000;
	unsigned char i, status;
	signed short *coef_pt;
	int tap_num = ptr->tap_num;
	unsigned char PC_mode_check;

	if (display == SLR_MAIN_DISPLAY) {	/* 0:main / 1:sub*/
		scaleup_dm_uzu_v8ctrl_RBUS dm_uzu_V8CTRL_reg;
		scaleup_dm_uzu_ctrl_RBUS dm_uzu_ctrl_REG;
		scaleup_coef_table_rw_ctl_RBUS coef_table_rw_ctl_REG;
		scaleup_coef_table_ctl_0_RBUS coef_table_ctl_0_REG;
		scaleup_coef_table_ctl_1_RBUS coef_table_ctl_1_REG;
		scaleup_coef_table_ctl_2_RBUS coef_table_ctl_2_REG;
		scaleup_coef_table_ctl_3_RBUS coef_table_ctl_3_REG;
		scaleup_coef_table_ctl_4_RBUS coef_table_ctl_4_REG;
		scaleup_coef_table_ctl_5_RBUS coef_table_ctl_5_REG;
		scaleup_coef_table_ctl_RBUS coef_table_ctl_REG;

		dm_uzu_V8CTRL_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_V8CTRL_reg);
		dm_uzu_ctrl_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Ctrl_reg);
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);

		/* ensure coeff_Tab1 and coeff_Tab2 are not used*/
		if (dm_uzu_ctrl_REG.hor12_table_sel == _TabSelH12_coeff1 || dm_uzu_ctrl_REG.hor12_table_sel == _TabSelH12_coeff2)
			dm_uzu_ctrl_REG.hor12_table_sel = _TabSelH12_const1;
		if (dm_uzu_V8CTRL_reg.v8tap_table_sel == _TabSelV8_coeff1 || dm_uzu_V8CTRL_reg.v8tap_table_sel == _TabSelV8_coeff2)
			dm_uzu_V8CTRL_reg.v8tap_table_sel = _TabSelV8_const1;

		/* sel and write sram_Tab*/
		coef_table_rw_ctl_REG.coef_rw_en = 1;
		coef_table_rw_ctl_REG.coef_rw_sel = 0; /*0:w, 1:r*/
		coef_table_rw_ctl_REG.coef_tab_sel = 1; /* 0:10tap-1, 1:10tap-2, 2:4tap-1, 3:4tap-2, 4:4tap-Dir*/

		/*is pc mode */
		PC_mode_check = Scaler_VPQ_check_PC_RGB444();

		if (PC_mode_check != VIP_Disable_PC_RGB444){
			dm_uzu_V8CTRL_reg.ver_mode_sel = 0; // need 4-tap in pc mode
		} else if ((Scaler_DispGetInputInfo(SLR_INPUT_MEM_ACT_WID) <= 1920) && (drvif_color_ultrazoom_scalerup_PR_mode(Scaler_DispGetInputInfoByDisp(display, SLR_INPUT_MEM_ACT_WID)) == NOT_PR_MODE)){
			dm_uzu_V8CTRL_reg.ver_mode_sel = ptr->ver_mode_sel; // if width<=1920, we can use V8tap
  		} else{
			dm_uzu_V8CTRL_reg.ver_mode_sel = 0; // if width>1920, we can NOT use V8tap
		}

		if (dm_uzu_V8CTRL_reg.ver_mode_sel == 2){
			int z_ai_sr_mode=0;
			z_ai_sr_mode = drvif_get_ai_sr_mode();
			if( z_ai_sr_mode>=2 && dm_uzu_V8CTRL_reg.ver_mode_sel>1 )
			{
				dm_uzu_V8CTRL_reg.ver_mode_sel = 1;// Mer8 srnn tune
			}
			drvif_color_ultrazoom_V8tapDeRing(2);
		}
		drvif_color_ultrazoom_de_distortion(e_uzu_de_distortion_Level_default);
		IoReg_Write32(SCALEUP_DM_UZU_V8CTRL_reg, dm_uzu_V8CTRL_reg.regValue);
		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_ctrl_REG.regValue);
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);


		coef_pt = ptr->coef_table;

		/* phase32:i = 0~15; phase256:i = 0~127*/
		if (tap_num == 8) {
			for (i = 0; i < 128; i++) {
				status = 1;
				cnt = 10000;
				/*DC Value Check*/
				if (SCALING_LOG) {
					if (((*(coef_pt + i))+(*(coef_pt+i+256))+(*(coef_pt+i+512))+(*(coef_pt+i+768))+
					    (*(coef_pt+1023-i))+(*(coef_pt+767-i))+(*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
						VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, tap_num=%d,i=%d\n", __FILE__, __func__, __LINE__, tap_num,i);
					}
				}
				coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				coef_table_ctl_0_REG.coef0 = ((*(coef_pt + i)) & 0x0fff);
				coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i+256)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

				coef_table_ctl_1_REG.coef2 = ((*(coef_pt+i+512)) & 0x0fff);
				coef_table_ctl_1_REG.coef3 = ((*(coef_pt+i+768)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

				coef_table_ctl_2_REG.coef4 = ((*(coef_pt+1023-i)) & 0x0fff);
				coef_table_ctl_2_REG.coef5 = ((*(coef_pt+767-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_2_reg, coef_table_ctl_2_REG.regValue);

				coef_table_ctl_3_REG.coef6 = ((*(coef_pt+511-i)) & 0x0fff);
				coef_table_ctl_3_REG.coef7 = ((*(coef_pt+255-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_3_reg, coef_table_ctl_3_REG.regValue);

				coef_table_ctl_4_REG.coef8 = 0;
				coef_table_ctl_4_REG.coef9 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_4_reg, coef_table_ctl_4_REG.regValue);

				coef_table_ctl_5_REG.coef10 = 0;
				coef_table_ctl_5_REG.coef11 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_5_reg, coef_table_ctl_5_REG.regValue);

				coef_table_ctl_REG.coef_write = 1;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);
				while ((cnt--) && (status)) { /* refer to write_gamma*/
					coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
					status =  coef_table_ctl_REG.coef_write;
				}
			}
		} else if (tap_num == 6) {
			for (i = 0; i < 128; i++) {
				status = 1;
				cnt = 10000;
				/*DC Value Check*/
				if (SCALING_LOG) {
					if (((*(coef_pt+i))+(*(coef_pt+i+256))+(*(coef_pt+i+512))+(*(coef_pt+767-i))+
					    (*(coef_pt+511-i))+(*(coef_pt+255-i))) != 1024) {
						VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, tap_num=%d,i=%d\n", __FILE__, __func__, __LINE__, tap_num,i);
					}
				}
				coef_table_ctl_REG.coef_write = 0; //before write table , this bit need set 0
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				coef_table_ctl_0_REG.coef0 = 0;
				coef_table_ctl_0_REG.coef1 = ((*(coef_pt+i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_0_reg, coef_table_ctl_0_REG.regValue);

				coef_table_ctl_1_REG.coef2 = ((*(coef_pt+i+256)) & 0x0fff);
				coef_table_ctl_1_REG.coef3 = ((*(coef_pt+i+512)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_1_reg, coef_table_ctl_1_REG.regValue);

				coef_table_ctl_2_REG.coef4 = ((*(coef_pt+767-i)) & 0x0fff);
				coef_table_ctl_2_REG.coef5 = ((*(coef_pt+511-i)) & 0x0fff);
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_2_reg, coef_table_ctl_2_REG.regValue);

				coef_table_ctl_3_REG.coef6 = ((*(coef_pt+255-i)) & 0x0fff);
				coef_table_ctl_3_REG.coef7 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_3_reg, coef_table_ctl_3_REG.regValue);

				coef_table_ctl_4_REG.coef8 = 0;
				coef_table_ctl_4_REG.coef9 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_4_reg, coef_table_ctl_4_REG.regValue);

				coef_table_ctl_5_REG.coef10 = 0;
				coef_table_ctl_5_REG.coef11 = 0;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_5_reg, coef_table_ctl_5_REG.regValue);

				coef_table_ctl_REG.coef_write = 1;
				IoReg_Write32(SCALEUP_COEF_TABLE_CTL_reg, coef_table_ctl_REG.regValue);

				while ((cnt--) && (status)) { /* refer to write_gamma*/
					coef_table_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_CTL_reg);
					status =  coef_table_ctl_REG.coef_write;
				}
			}
		} else {
			rtd_pr_vpq_err("[error!] UZU tap_num = %d. (V tap_num must be 6/8.) ", tap_num);
			return;
		}

		/*  rw disable*/
		coef_table_rw_ctl_REG.regValue = IoReg_Read32(SCALEUP_COEF_TABLE_RW_CTL_reg);
		coef_table_rw_ctl_REG.coef_rw_en = 0;
		IoReg_Write32(SCALEUP_COEF_TABLE_RW_CTL_reg, coef_table_rw_ctl_REG.regValue);

		dm_uzu_V8CTRL_reg.v8tap_table_sel = _TabSelV8_coeff2; /*Ver use coeff Tab2*/
		IoReg_Write32(SCALEUP_DM_UZU_V8CTRL_reg, dm_uzu_V8CTRL_reg.regValue);
		dm_uzu_ctrl_REG.hor12_table_sel = _TabSelH12_coeff1; /*Hor use coeff Tab1*/
		IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_ctrl_REG.regValue);
	}
}


void drvif_color_scaler_setds_supk_mask(DRV_SU_PK_Mask *ptr)
{
#if 0
	scaleup_dm_uzu_peaking_coring_RBUS dm_uzu_peaking_coring_RBUS_reg;
	scaleup_dm_uzu_peaking_gain_RBUS dm_uzu_peaking_gain_RBUS_reg;

	if (!ptr)
		return;

	dm_uzu_peaking_coring_RBUS_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Peaking_Coring_reg);
	dm_uzu_peaking_gain_RBUS_reg.regValue =  IoReg_Read32(SCALEUP_DM_UZU_Peaking_Gain_reg);
	/*NOTE: use negative value should use casting to avoid warning!*/

	dm_uzu_peaking_coring_RBUS_reg.pk_mask_c0 = (unsigned int)ptr->Pk_Mask_C0;
	dm_uzu_peaking_coring_RBUS_reg.pk_mask_c1 = (unsigned int)ptr->Pk_Mask_C1;
	dm_uzu_peaking_coring_RBUS_reg.pk_mask_c2 = (unsigned int)ptr->Pk_Mask_C2;
	dm_uzu_peaking_gain_RBUS_reg.pk_mask_c3 = (unsigned int)ptr->Pk_Mask_C3;

	IoReg_Write32(SCALEUP_DM_UZU_Peaking_Coring_reg, dm_uzu_peaking_coring_RBUS_reg.regValue);
	IoReg_Write32(SCALEUP_DM_UZU_Peaking_Gain_reg, dm_uzu_peaking_gain_RBUS_reg.regValue);
#endif

}

/*===============================================================*/
/**
 * Chroma error reduction and Vertical-cti @ Scaler
 * (1) Set  registers of chroma error reduciton before vcti if scalingUP 6-tap is enabled.
 * (2) Set vcti registers.
 *
 * @param <info> { display-info structure, level:0~10 from factory mode }
 * @return { none }
 * @note
 *
 */
/*chroma error reduction and vcti type3 are new functions of atlantic*/ /*hsinyi21 20100324*/

void drvif_color_scaler_setds_vcti(unsigned char display, VIP_D_vcti_t *ptr)
{
	scaleup_dm_mem_crc_ctrl_RBUS dm_mem_crc_ctrl_RBUS_reg;
	dm_mem_crc_ctrl_RBUS_reg.regValue = IoReg_Read32(SCALEUP_DM_MEM_CRC_CTRL_reg);

	dm_mem_crc_ctrl_RBUS_reg.vcti_en = ptr->vcti_en;
	dm_mem_crc_ctrl_RBUS_reg.vcti_gain = ptr->vcti_gain;
	dm_mem_crc_ctrl_RBUS_reg.vcti_type3_thd = ptr->vcti_type3_thd;

	dm_mem_crc_ctrl_RBUS_reg.vcti_select = ptr->vcti_select;

	IoReg_Write32(SCALEUP_DM_MEM_CRC_CTRL_reg, dm_mem_crc_ctrl_RBUS_reg.regValue);

}
void drvif_color_scaler_getds_vcti(unsigned char display, VIP_D_vcti_t *ptr)
{
	scaleup_dm_mem_crc_ctrl_RBUS dm_mem_crc_ctrl_RBUS_reg;

	if (!ptr)
		return;

	dm_mem_crc_ctrl_RBUS_reg.regValue = IoReg_Read32(SCALEUP_DM_MEM_CRC_CTRL_reg);

	ptr->vcti_en = dm_mem_crc_ctrl_RBUS_reg.vcti_en;
	ptr->vcti_gain = dm_mem_crc_ctrl_RBUS_reg.vcti_gain;
	ptr->vcti_type3_thd = dm_mem_crc_ctrl_RBUS_reg.vcti_type3_thd;
	ptr->vcti_select = dm_mem_crc_ctrl_RBUS_reg.vcti_select;


}

void drvif_color_scaler_setds_vcti_lpf(unsigned char display, DRV_D_vcti_lpf_t *ptr)
{
	scaleup_dm_uzumain_vcti_lpf_RBUS scaleup_dm_uzumain_vcti_lpf_RBUS_reg;
	scaleup_writedata_data_uzu_RBUS writedata_data_uzu_RBUS_reg;

        scaleup_dm_uzumain_vcti_lpf_RBUS_reg.regValue = IoReg_Read32(SCALEUP_DM_UZUMAIN_VCTI_LPF_reg);
	writedata_data_uzu_RBUS_reg.regValue = IoReg_Read32(SCALEUP_WriteData_DATA_UZU_reg);

	scaleup_dm_uzumain_vcti_lpf_RBUS_reg.vcti_low_pass_filter_en = ptr->low_pass_filter_en;
	scaleup_dm_uzumain_vcti_lpf_RBUS_reg.vcti_lpf_hbound1 = ptr->vcti_lpf_hbound1;
	scaleup_dm_uzumain_vcti_lpf_RBUS_reg.vcti_lpf_lbound1 = ptr->vcti_lpf_lbound1;
	scaleup_dm_uzumain_vcti_lpf_RBUS_reg.vcti_lpf_mode = ptr->vcti_lpf_mode;

        writedata_data_uzu_RBUS_reg.vcti_lpf_hbound2 = ptr->vcti_lpf_hbound2;
	writedata_data_uzu_RBUS_reg.vcti_lpf_lbound2 = ptr->vcti_lpf_lbound2;


	IoReg_Write32(SCALEUP_DM_UZUMAIN_VCTI_LPF_reg, scaleup_dm_uzumain_vcti_lpf_RBUS_reg.regValue);
	IoReg_Write32(SCALEUP_WriteData_DATA_UZU_reg, writedata_data_uzu_RBUS_reg.regValue);

}




/******************************************************************************/
/**
* chroma error reduction and vcti type3 are new functions of atlantic
* Chroma error reduction and Vertical-cti @ Scaler
* (1) Set  registers of chroma error reduciton before vcti if scalingUP 6-tap is enabled.
* (2) Set vcti registers.
* @brief  Set Vertical-cti
* @param  *ptr: Specify the v cti parameter struct
* @return Null
* @retval Null
******************************************************************************/
#if 0 /*conflicting types*/
void drvif_color_scaler_setds_vcti(DRV_VipVcti_t *ptr)
{
	if (!ptr)
		return;

	scaleup_dm_mem_crc_ctrl_RBUS dm_mem_crc_ctrl_RBUS_reg;
	scaleup_writedata_data_uzu_RBUS writedata_data_uzu_RBUS_reg;
	scaleup_dm_uzumain_h_partial_drop_RBUS dm_uzu_main_h_partial_drop_RBUS_reg;
	scaleup_dm_uzumain_v_partial_drop_RBUS dm_uzu_main_v_partial_drop_RBUS_reg;
	scaleup_dm_uzu_v8ctrl_RBUS dm_uzu_v8ctrl_RBUS_reg;

	dm_mem_crc_ctrl_RBUS_reg.regValue = IoReg_Read32(SCALEUP_DM_MEM_CRC_CTRL_reg);
	writedata_data_uzu_RBUS_reg.regValue = IoReg_Read32(SCALEUP_WriteData_DATA_UZU_reg);
	dm_uzu_main_h_partial_drop_RBUS_reg.regValue = IoReg_Read32(SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_reg);
	dm_uzu_main_v_partial_drop_RBUS_reg.regValue = IoReg_Read32(SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_reg);
	dm_uzu_v8ctrl_RBUS_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_V8CTRL_reg);

	/*chroma error reduction settings*/
	if (dm_uzu_v6ctrl_RBUS_reg.v6tap_en == 1) {
		dm_uzu_main_v_partial_drop_RBUS_reg.vcti_low_pass_filter_en = 0; /*2015/01/15 set value = 0  by Jun-Yu Yang*/
		dm_mem_crc_ctrl_RBUS_reg.vcti_select = 3;/*type3*/
	} else {
		dm_uzu_main_v_partial_drop_RBUS_reg.vcti_low_pass_filter_en = 0;
		dm_mem_crc_ctrl_RBUS_reg.vcti_select = 0;/*type1*/
	}

	dm_uzu_main_v_partial_drop_RBUS_reg.vcti_lpf_hbound1 = 0x64;
	dm_uzu_main_h_partial_drop_RBUS_reg.vcti_lpf_lbound1 = 0x0;
	writedata_data_uzu_RBUS_reg.vcti_lpf_hbound2 = 0x96;
	writedata_data_uzu_RBUS_reg.vcti_lpf_lbound2 = 0xa;

	dm_mem_crc_ctrl_RBUS_reg.vcti_en = ptr->Vcti_En;
	dm_mem_crc_ctrl_RBUS_reg.vcti_gain = ptr->Vcti_Gain;
	dm_mem_crc_ctrl_RBUS_reg.vcti_type3_thd = ptr->Vcti_Type3_Thd;

	IoReg_Write32(SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_reg, dm_uzu_main_h_partial_drop_RBUS_reg.regValue);
	IoReg_Write32(SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_reg, dm_uzu_main_v_partial_drop_RBUS_reg.regValue);
	IoReg_Write32(SCALEUP_WriteData_DATA_UZU_reg, writedata_data_uzu_RBUS_reg.regValue);
	IoReg_Write32(SCALEUP_DM_MEM_CRC_CTRL_reg, dm_mem_crc_ctrl_RBUS_reg.regValue);

}
#endif
void drvif_color_scaler_setds_pk(DRV_SU_PK_Coeff *ptr)
{
#if 0
	scaleup_dm_uzu_peaking_coring_RBUS	dm_uzu_Peaking_Coring_REG;
	scaleup_dm_uzu_peaking_gain_RBUS	dm_uzu_Peaking_Gain_REG;
/*	signed int Coring, X1;*/
/*	signed int ndG1, ndOffset;*/

	dm_uzu_Peaking_Coring_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Peaking_Coring_reg);
	dm_uzu_Peaking_Gain_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Peaking_Gain_reg);

	/*signed int Coring, X1;*/
	/*signed int ndG1, ndOffset;*/

	if (!ptr)
		return;
/*
	Coring = ptr->Pk_Coring;
	X1 = ptr->Pk_X1;
	ndG1 = 	ptr->Pk_NdG1;
	ndOffset = (X1-Coring)*ndG1/4;
*/

	dm_uzu_Peaking_Coring_REG.pk_en		= ptr->Pk_En;
	dm_uzu_Peaking_Coring_REG.pk_x1		= ptr->Pk_X1;
	dm_uzu_Peaking_Coring_REG.pk_coring	= ptr->Pk_Coring;
	dm_uzu_Peaking_Gain_REG.pk_g1		= ptr->Pk_NdG1;
	dm_uzu_Peaking_Gain_REG.pk_g2		= ptr->Pk_NdG2;
	dm_uzu_Peaking_Gain_REG.pk_lmtn		= ptr->Pk_NdLmtN;
	dm_uzu_Peaking_Gain_REG.pk_lmtp		= ptr->Pk_NdLmtP;
	dm_uzu_Peaking_Gain_REG.pk_offset	= ptr->ndOffset;


	IoReg_Write32(SCALEUP_DM_UZU_Peaking_Coring_reg, dm_uzu_Peaking_Coring_REG.regValue);
	IoReg_Write32(SCALEUP_DM_UZU_Peaking_Gain_reg, dm_uzu_Peaking_Gain_REG.regValue);
#endif
}

void drvif_color_sharpness_unsharp_mask(DRV_Un_Shp_Mask *ptr)
{
#if 0
/*new usm (jyyang_20140717)*/

	scaleup_dm_usm_RBUS dm_usm_Reg;
	scaleup_dm_usm_gain_curve_0_RBUS dm_usm_gain_curve_0_Reg;
	scaleup_dm_usm_gain_curve_1_RBUS dm_usm_gain_curve_1_Reg;
	scaleup_dm_usm_limit_blend_0_RBUS dm_usm_limit_blend_0_Reg;
	scaleup_dm_usm_limit_blend_1_RBUS dm_usm_limit_blend_1_Reg;
	scaleup_dm_usm_hlpf_coef_RBUS dm_usm_hlpf_coef_Reg;

	dm_usm_Reg.regValue = IoReg_Read32(SCALEUP_DM_USM_reg);
	dm_usm_gain_curve_0_Reg.regValue = IoReg_Read32(SCALEUP_DM_USM_GAIN_CURVE_0_reg);
	dm_usm_gain_curve_1_Reg.regValue = IoReg_Read32(SCALEUP_DM_USM_GAIN_CURVE_1_reg);
	dm_usm_limit_blend_0_Reg.regValue = IoReg_Read32(SCALEUP_DM_USM_LIMIT_BLEND_0_reg);
	dm_usm_limit_blend_1_Reg.regValue = IoReg_Read32(SCALEUP_DM_USM_LIMIT_BLEND_1_reg);
	dm_usm_hlpf_coef_Reg.regValue = IoReg_Read32(SCALEUP_DM_USM_HLPF_COEF_reg);

	dm_usm_Reg.usm_en = ptr->Usm_En;
	dm_usm_Reg.max_minus_min_mode = ptr->Max_Minus_Min_Mode;
	dm_usm_Reg.max_minus_min_range = ptr->Max_Minus_Min_Range;
	dm_usm_Reg.max_min_range = ptr->Max_Min_Range;
	dm_usm_Reg.usm_gain = ptr->Usm_Gain;

	dm_usm_gain_curve_0_Reg.gain_curve_en = ptr->Gain_Curve_En;
	dm_usm_gain_curve_0_Reg.gain_curve_thd0 = ptr->GainCurve_Thd0;
	dm_usm_gain_curve_0_Reg.gain_curve_thd1 = ptr->GainCurve_Thd1;
	dm_usm_gain_curve_0_Reg.gain_curve_thd2 = ptr->GainCurve_Thd2;

	dm_usm_gain_curve_1_Reg.gain_curve_gain0 = ptr->GainCurve_Gain0;
	dm_usm_gain_curve_1_Reg.gain_curve_gain1 = ptr->GainCurve_Gain1;
	dm_usm_gain_curve_1_Reg.gain_curve_step0 = ptr->GainCurve_Step0;
	dm_usm_gain_curve_1_Reg.gain_curve_step1 = ptr->GainCurve_Step1;

	dm_usm_limit_blend_0_Reg.limit_blend_en = ptr->Limit_Blend_En;
	dm_usm_limit_blend_0_Reg.limit_blend_thd0 = ptr->LimitBlend_Thd0;
	dm_usm_limit_blend_0_Reg.limit_blend_thd1 = ptr->LimitBlend_Thd1;

	dm_usm_limit_blend_1_Reg.limit_blend_step = ptr->LimitBlend_Step;
	dm_usm_limit_blend_1_Reg.limit_blend_weight0 = ptr->LimitBlend_Wt0;
	dm_usm_limit_blend_1_Reg.limit_blend_weight1 = ptr->LimitBlend_Wt1;

	IoReg_Write32(SCALEUP_DM_USM_reg, dm_usm_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_USM_GAIN_CURVE_0_reg, dm_usm_gain_curve_0_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_USM_GAIN_CURVE_1_reg, dm_usm_gain_curve_1_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_USM_LIMIT_BLEND_0_reg, dm_usm_limit_blend_0_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_USM_LIMIT_BLEND_1_reg, dm_usm_limit_blend_1_Reg.regValue);
	IoReg_Write32(SCALEUP_DM_USM_HLPF_COEF_reg, dm_usm_hlpf_coef_Reg.regValue);
#endif
}



unsigned char fwif_color_scaler_getscaledown_hcoef(unsigned char display)
{
	if (display == SLR_MAIN_DISPLAY)
		return SD_H_Coeff_Sel[g_ucSDFHSel];
	else
		return 0;
}

unsigned char fwif_color_scaler_getscaledown_vcoef(unsigned char display)
{
	if (display == SLR_MAIN_DISPLAY)
		return SD_V_Coeff_Sel[g_ucSDFVSel];
	else
		return 0;
}

unsigned char fwif_color_scaler_getscaledown_444_to_422_coef(unsigned char display)
{
	if (display == SLR_MAIN_DISPLAY)
		return g_ucSDFH444To422Sel;
	else
		return 0;
}
/*
void drvif_color_scaler_setscaledown_hcoef(unsigned char display, unsigned char factor)
{
	if (factor >= SDFIR64_MAXNUM)
		return;

	unsigned int tmp_data;
	unsigned char i;
	signed short *coef_pt;

	coef_pt = tScaleDown_COEF_TAB[factor];

	if (display == SLR_MAIN_DISPLAY && g_ucIsHScalerDown && !g_ucIsH444To422)		//channel 1
	{
		for (i = 0 ; i < 16 ; i++)
		{
			tmp_data = ((unsigned int)(*coef_pt++)<<16);
			tmp_data += (unsigned int)(*coef_pt++);
			if (IoReg_Read32(VGIP_Data_Path_Select_reg)&_BIT10) {	//go DI path	//Elsie 20140519: UZD1 data path select has been moved to bit10
				IoReg_Write32(HSD_DITHER_DI_UZD_FIR_Coef_Tab1_C0_reg + i*4, tmp_data);
			} else {
				IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab1_C0_reg + i*4, tmp_data);
			}
		}
		SD_H_Coeff_Sel[g_ucSDFHSel] = factor;
	}
}

void drvif_color_scaler_setscaledown_vcoef(unsigned char display, unsigned char factor)
{
	if (factor >= SDFIR64_MAXNUM)
		return;

	unsigned int tmp_data;
	unsigned char i;
	signed short *coef_pt;

	coef_pt = tScaleDown_COEF_TAB[factor];

	if (display == SLR_MAIN_DISPLAY && g_ucIsVScalerDown)		//channel 1
	{
		for (i = 0 ; i < 16 ; i++)
		{
			tmp_data = ((unsigned int)(*coef_pt++)<<16);
			tmp_data += (unsigned int)(*coef_pt++);
			IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab2_C0_reg + i*4, tmp_data);
		}
		SD_V_Coeff_Sel[g_ucSDFVSel] = factor;
	}
}
*/
void drvif_color_scaler_setscaledown_hcoef(unsigned char display, signed short *coef_table)
{
	unsigned int tmp_data;
	unsigned char i;
	signed short *coef_pt;

	coef_pt = coef_table;


	/*DC Value Check*/
	if (SCALING_LOG) {
		for(i=0; i<8; i++) {
			if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
				VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
		}
	}

	if (display == SLR_MAIN_DISPLAY) {		/*channel 1*/
		for (i = 0 ; i < 16 ; i++) {
			tmp_data = ((unsigned int)(*coef_pt++) << 16);
			tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
			if (IoReg_Read32(VGIP_Data_Path_Select_reg)&_BIT10) {	/*go DI path*/	/*Elsie 20140519: UZD1 data path select has been moved to bit10*/
				IoReg_Write32(HSD_DITHER_DI_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
				if(get_mach_type()==MACH_ARCH_RTK2885P){
					// ml8 IC , run ml8 flow
					IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
				}else if(get_mach_type()==MACH_ARCH_RTK2885P2){
					// ml8p IC, run ml8 flow
					IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
				}else if(get_mach_type()==MACH_ARCH_RTK2885PP){
					// ml8p IC , run ml8p flow
					IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
				}
			} else {
				if(get_mach_type()==MACH_ARCH_RTK2885P){
					// ml8 IC , run ml8 flow
					IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
				}else if(get_mach_type()==MACH_ARCH_RTK2885P2){
					// ml8p IC, run ml8 flow
					IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
				}else if(get_mach_type()==MACH_ARCH_RTK2885PP){
					// ml8p IC , run ml8p flow
					IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
				}
			}
		}
		/*SD_H_Coeff_Sel[g_ucSDFHSel] = factor;*/
	}
}

void drvif_color_scaler_setscaledown_vcoef(unsigned char display, signed short *coef_table)
{
	unsigned int tmp_data;
	unsigned char i;
	signed short *coef_pt;

	coef_pt = coef_table;

	/*DC Value Check*/
	if (SCALING_LOG) {
		for(i=0; i<8; i++) {
			if((*(coef_pt+i)+*(coef_pt+i+16)+*(coef_pt+31-i)+*(coef_pt+15-i)) != 1024)
				VIPprintf("[Warnning] [%s-%s-%d] DC Not Balance!, i=%d\n", __FILE__, __func__, __LINE__, i);
		}
	}

	if (display == SLR_MAIN_DISPLAY) {		/*channel 1*/
		for (i = 0 ; i < 16 ; i++) {
			tmp_data = ((unsigned int)(*coef_pt++) << 16);
			tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
			if(get_mach_type()==MACH_ARCH_RTK2885P){
				// ml8 IC , run ml8 flow
				IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab2_C0_reg + i*4, tmp_data);
			}else if(get_mach_type()==MACH_ARCH_RTK2885P2){
				// ml8p IC, run ml8 flow
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB2_C0_reg + i*4, tmp_data);
			}else if(get_mach_type()==MACH_ARCH_RTK2885PP){
				// ml8p IC , run ml8p flow
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB2_C0_reg + i*4, tmp_data);
			}
		}
		/*SD_V_Coeff_Sel[g_ucSDFVSel] = factor;*/
	}
}

void fwif_color_scaler_setscaledown_444_to_422_coef(unsigned char display, unsigned char factor, DRV_ScalingDown_COEF_TAB *ScaleDown_COEF_TAB)
{
	signed short *coef_table;
	g_ucSDFH444To422Sel = factor;

	if (factor >= SDFIR64_MAXNUM) {
		VIPprintf("SDFIR index error,_444_2_422\n");
		return;
	}

	if (g_ucIsHScalerDown == 1 || g_ucIsH444To422 == 0) {		/*channel 1*/
		VIPprintf("g_ucIsHScalerDown == 1, g_ucIsH444To422 == 0, return");
		return;
	}

	coef_table = &(ScaleDown_COEF_TAB->FIR_Coef_Table[factor][0]);
	drvif_color_scaler_setscaledown_444_to_422_coef(display, coef_table);

}

void drvif_color_scaler_setscaledown_444_to_422_coef(unsigned char display, signed short *coef_table)
{
	unsigned int tmp_data;
	unsigned char i;
	signed short *coef_pt;

	coef_pt = coef_table;

	if (display == SLR_MAIN_DISPLAY) {		/*channel 1*/
		for (i = 0 ; i < 16 ; i++) {
			tmp_data = ((unsigned int)(*coef_pt++)<<16);
			tmp_data += ((unsigned int)(*coef_pt++)) & 0xFFFF;
			if(get_mach_type()==MACH_ARCH_RTK2885P){
				// ml8 IC , run ml8 flow
				IoReg_Write32(SCALEDOWN_ICH1_UZD_FIR_Coef_Tab1_C0_reg + i * 4, tmp_data);
			}else if(get_mach_type()==MACH_ARCH_RTK2885P2){
				// ml8p IC, run ml8 flow
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
			}else if(get_mach_type()==MACH_ARCH_RTK2885PP){
				// ml8p IC , run ml8p flow
				IoReg_Write32(M8P_SCALEDOWN_IMAIN_UZD_FIR_COEF_TAB1_C0_reg + i * 4, tmp_data);
			}
		}
	}
}
/*
void drvif_color_regSDHTable(unsigned char *ptr)
{
	if (ptr)
		SD_H_Index_Table = ptr;
}

void drvif_color_regSDVTable(unsigned char *ptr)
{
	if (ptr)
		SD_V_Index_Table = ptr;
}
*/
/*
void drvif_color_scaler_setscaledown_hcoef_table(unsigned char display, unsigned char factor)
{
	if (NULL == SD_H_Index_Table) return;

	if (display == SLR_MAIN_DISPLAY)
	{
		memcpy(SD_H_Coeff_Sel, SD_H_Index_Table+sizeof(SD_H_Coeff_Sel)*factor, sizeof(SD_H_Coeff_Sel));
		drvif_color_scaler_setscaledown_hcoef(SLR_MAIN_DISPLAY, SD_H_Coeff_Sel[g_ucSDFHSel]);
	}
}

void drvif_color_scaler_setscaledown_vcoef_table(unsigned char display, unsigned char factor)
{
	if (NULL == SD_V_Index_Table) return;

	if (display == SLR_MAIN_DISPLAY)
	{
		memcpy(SD_V_Coeff_Sel, SD_V_Index_Table+sizeof(SD_V_Coeff_Sel)*factor, sizeof(SD_V_Coeff_Sel));
		drvif_color_scaler_setscaledown_vcoef(SLR_MAIN_DISPLAY, SD_V_Coeff_Sel[g_ucSDFVSel]);
	}
}
*/

void fwif_color_scaler_setscaledown_hcoef_table(unsigned char display, unsigned char *index_table, DRV_ScalingDown_COEF_TAB *ScaleDown_COEF_TAB, _RPC_system_setting_info *RPC_system_setting_info)
{
	signed short *coef_table;
	unsigned char index = index_table[g_ucSDFHSel];
	memcpy(SD_H_Coeff_Sel, index_table, sizeof(SD_H_Coeff_Sel));

	RPC_system_setting_info->ScalingDown_Setting_INFO.SDFHSel = g_ucSDFHSel;
	RPC_system_setting_info->ScalingDown_Setting_INFO.IsH444To422 = g_ucIsH444To422;
	RPC_system_setting_info->ScalingDown_Setting_INFO.IsHScalerDown = g_ucIsHScalerDown;
#ifdef CONFIG_ARM64
	memcpy_toio(&(RPC_system_setting_info->ScalingDown_Setting_INFO.SD_H_Coeff_Sel[0]), &(SD_H_Coeff_Sel[0]), sizeof(char) * VIP_ScalingDown_FIR_Level_Max);
#else
	memcpy(&(RPC_system_setting_info->ScalingDown_Setting_INFO.SD_H_Coeff_Sel[0]), &(SD_H_Coeff_Sel[0]), sizeof(char) * VIP_ScalingDown_FIR_Level_Max);
#endif

	if (index >= SDFIR64_MAXNUM) {
		VIPprintf("SDFIR index error,_hcoef_table\n");
		return;
	}

	if (g_ucIsHScalerDown == 0 || g_ucIsH444To422 == 1) {		/*channel 1*/
		VIPprintf("g_ucIsHScalerDown == 0, g_ucIsH444To422 == 1, return");
		return;
	}

	coef_table = &(ScaleDown_COEF_TAB->FIR_Coef_Table[index][0]);
	drvif_color_scaler_setscaledown_hcoef(display, coef_table);
}

void fwif_color_scaler_setscaledown_vcoef_table(unsigned char display, unsigned char *index_table, DRV_ScalingDown_COEF_TAB *ScaleDown_COEF_TAB, _RPC_system_setting_info *RPC_system_setting_info)
{
	signed short *coef_table;
	unsigned char index = index_table[g_ucSDFVSel];
	memcpy(SD_V_Coeff_Sel, index_table, sizeof(SD_V_Coeff_Sel));

	RPC_system_setting_info->ScalingDown_Setting_INFO.SDFVSel = g_ucSDFVSel;
	RPC_system_setting_info->ScalingDown_Setting_INFO.IsVScalerDown = g_ucIsVScalerDown;
#ifdef CONFIG_ARM64
	memcpy_toio(&(RPC_system_setting_info->ScalingDown_Setting_INFO.SD_V_Coeff_Sel[0]), &(SD_V_Coeff_Sel[0]), sizeof(char) * VIP_ScalingDown_FIR_Level_Max);
#else
	memcpy(&(RPC_system_setting_info->ScalingDown_Setting_INFO.SD_V_Coeff_Sel[0]), &(SD_V_Coeff_Sel[0]), sizeof(char) * VIP_ScalingDown_FIR_Level_Max);
#endif

	if (index >= SDFIR64_MAXNUM) {
		VIPprintf("SDFIR index error,_vcoef_table\n");
		return;
	}

	if (g_ucIsVScalerDown == 0) {		/*channel 1*/
		VIPprintf("g_ucIsVScalerDown == 0, return");
		return;
	}

	coef_table = &(ScaleDown_COEF_TAB->FIR_Coef_Table[index][0]);
	drvif_color_scaler_setscaledown_vcoef(display, coef_table);
}

/*Elsie 20131223*/
void drvif_set_uzu_coeff(int h_factor_offset, int v_factor_offset, unsigned char h_initial, unsigned char v_initial)
{
	VIPprintf("[drvif_set_uzd_coeff]h_initial =%d, h_factor_offset =%d\n", h_initial, h_factor_offset);
	uzu_coeff.h_factor_offset = h_factor_offset;
	uzu_coeff.v_factor_offset = v_factor_offset;
	uzu_coeff.h_initial = h_initial;
	uzu_coeff.v_initial = v_initial;
	uzu_coeff.user_defined = 1;
}

void drvif_disable_user_uzu_coeff(void)
{
	uzu_coeff.user_defined = 0;
}


unsigned char drvif_color_get_scaleup_cuthor4line(void)
{
	/*UZU overscan bypass for 3D mode (3D overscan also in UZU)*/
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE() && (drvif_color_ultrazoom_check_3D_overscan_enable() == TRUE))
		return 0;

	if (Scaler_InputSrcGetMainChType() != _SRC_TV && Scaler_InputSrcGetMainChType() != _SRC_CVBS &&
		Scaler_InputSrcGetMainChType() != _SRC_YPBPR && Scaler_InputSrcGetMainChType() != _SRC_HDMI) {
		return 0;
	} else if ((Scaler_PipGetInfo(SLR_PIP_ENABLE)) || (isCutHor4Line == FALSE)) {
		return 0;
	} else {
		return SCALEUP_CUT_HOR_4LINE;
		/*return Scaler_GetAutoMA6Flag();*/
	}
}
unsigned char drvif_color_get_scaleup_cutver2line(void)
{

	/*UZU overscan bypass for 3D mode (3D overscan also in UZU)*/
	if (Get_PANEL_3D_DISPLAY_SUPPORT_ENABLE() && (drvif_color_ultrazoom_check_3D_overscan_enable() == TRUE))
		return 0;

	if (Scaler_InputSrcGetMainChType() != _SRC_TV && Scaler_InputSrcGetMainChType() != _SRC_CVBS &&
		Scaler_InputSrcGetMainChType() != _SRC_YPBPR && Scaler_InputSrcGetMainChType() != _SRC_HDMI) {
		return 0;
	} else if ((Scaler_PipGetInfo(SLR_PIP_ENABLE)) || (isCutVer2Line == FALSE)) {
		return 0;
	} else {
		return SCALEUP_CUT_VER_2LINE;
		/*return Scaler_GetAutoMA6Flag();*/
	}
}

void drvif_color_enable_scaleup_cuthor4line(unsigned char isEnabled)
{
	isCutHor4Line = isEnabled;
}
void drvif_color_enable_scaleup_cutver2line(unsigned char isEnabled)
{
	isCutVer2Line = isEnabled;
}
void drvif_color_enable_scaleup_hor_start_drop(unsigned char isEnabled)
{
	isHorStartDrop = isEnabled;
}

/*========================End of File=======================================*/
/**
*
* @}
*/
void drvif_color_Set_sr_mdom_sub_en(unsigned char Enable)
{
	two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_two_step_uzu_dm_two_step_sr_ctrl_reg;
	ppoverlay_double_buffer_ctrl2_RBUS reg_ppoverlay_double_buffer_ctrl2_reg;

	reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue = IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
	reg_two_step_uzu_dm_two_step_sr_ctrl_reg.sr_mdom_sub_en =Enable;
	IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg, reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue);

	reg_ppoverlay_double_buffer_ctrl2_reg.regValue = IoReg_Read32(PPOVERLAY_Double_Buffer_CTRL2_reg);
	reg_ppoverlay_double_buffer_ctrl2_reg.uzudtgreg_dbuf_set = 1;
	IoReg_Write32(PPOVERLAY_Double_Buffer_CTRL2_reg, reg_ppoverlay_double_buffer_ctrl2_reg.regValue);
}

void drvif_color_Set_Two_Step_UZU_Mode(VIP_Two_Step_UZU_MODE Mode)
{
	Two_Step_UZU_Mode = Mode;
}

unsigned char drvif_color_Get_Two_Step_UZU_Mode(void)
{
	return (unsigned char)Two_Step_UZU_Mode;
}

char drvif_color_Access_UZU_Bypass_No_PwrSave(unsigned char En_Flag, unsigned char isSet_Flag)
{
	scaleup_d_uzu_globle_ctrl_RBUS d_uzu_Globle_Ctrl_reg;
	d_uzu_Globle_Ctrl_reg.regValue = IoReg_Read32(SCALEUP_D_UZU_Globle_Ctrl_reg);

	if (isSet_Flag == 1) {
		d_uzu_Globle_Ctrl_reg.uzu_bypass_no_pwrsave = En_Flag;
		IoReg_Write32(SCALEUP_D_UZU_Globle_Ctrl_reg, d_uzu_Globle_Ctrl_reg.regValue);
	}

	return d_uzu_Globle_Ctrl_reg.uzu_bypass_no_pwrsave;
}

void drvif_color_scaler_setscaleup_directionalscaler_weight(unsigned char weight)
{
	scaleup_dm_dir_uzu_conf_RBUS dm_dir_uzu_conf_Reg;

        dm_dir_uzu_conf_Reg.regValue = IoReg_Read32(SCALEUP_DM_DIR_UZU_Conf_reg);
        dm_dir_uzu_conf_Reg.conf_offset = weight;

        IoReg_Write32(SCALEUP_DM_DIR_UZU_Conf_reg, dm_dir_uzu_conf_Reg.regValue);
}
void drvif_color_scaler_setscaleup120Hz_factor_H(int x)
{
	two_step_uzu_dm_two_step_sr_scale_hor_factor_RBUS reg_two_step_uzu_dm_two_step_sr_scale_hor_factor_reg;
	reg_two_step_uzu_dm_two_step_sr_scale_hor_factor_reg.regValue = rtd_inl(TWO_STEP_UZU_DM_TWO_STEP_SR_Scale_Hor_Factor_reg);
	reg_two_step_uzu_dm_two_step_sr_scale_hor_factor_reg.hor_factor = x;
	rtd_outl(TWO_STEP_UZU_DM_TWO_STEP_SR_Scale_Hor_Factor_reg, reg_two_step_uzu_dm_two_step_sr_scale_hor_factor_reg.regValue);
}
void drvif_color_scaler_setscaleup120Hz_factor_V(int x)
{
	two_step_uzu_dm_two_step_sr_scale_ver_factor_RBUS reg_two_step_uzu_dm_two_step_sr_scale_ver_factor_reg;
	reg_two_step_uzu_dm_two_step_sr_scale_ver_factor_reg.regValue = rtd_inl(TWO_STEP_UZU_DM_TWO_STEP_SR_Scale_Ver_Factor_reg);
	reg_two_step_uzu_dm_two_step_sr_scale_ver_factor_reg.ver_factor = x;
	rtd_outl(TWO_STEP_UZU_DM_TWO_STEP_SR_Scale_Ver_Factor_reg, reg_two_step_uzu_dm_two_step_sr_scale_ver_factor_reg.regValue);
}

void drvif_color_scaler_setscaleup120Hz_factor_bysize(int in_hsize,int in_vsize)
{
        two_step_uzu_dm_two_step_sr_input_size_RBUS reg_two_step_uzu_dm_two_step_sr_input_size_reg;

	reg_two_step_uzu_dm_two_step_sr_input_size_reg.regValue = rtd_inl(TWO_STEP_UZU_DM_TWO_STEP_SR_Input_Size_reg);
	reg_two_step_uzu_dm_two_step_sr_input_size_reg.hor_input_size = in_hsize;
	reg_two_step_uzu_dm_two_step_sr_input_size_reg.ver_input_size = in_vsize;


	rtd_outl(TWO_STEP_UZU_DM_TWO_STEP_SR_Input_Size_reg, reg_two_step_uzu_dm_two_step_sr_input_size_reg.regValue);
}
void drvif_color_scaler_setscaleup120Hz_drop_H(int drop_front, int drop_back)
{
	two_step_uzu_dm_two_step_srmain_h_partial_drop_RBUS two_step_uzu_dm_two_step_srmain_h_partial_drop_reg;
	two_step_uzu_dm_two_step_srmain_h_partial_drop_reg.regValue = rtd_inl(TWO_STEP_UZU_DM_TWO_STEP_SRMAIN_H_PARTIAL_DROP_reg);
	two_step_uzu_dm_two_step_srmain_h_partial_drop_reg.hor_m_front_drop = drop_front;
	two_step_uzu_dm_two_step_srmain_h_partial_drop_reg.hor_m_back_drop = drop_back;
	rtd_outl(TWO_STEP_UZU_DM_TWO_STEP_SRMAIN_H_PARTIAL_DROP_reg,two_step_uzu_dm_two_step_srmain_h_partial_drop_reg.regValue);
}

void drvif_color_scaler_setscaleup120Hz_drop_V(int drop_front, int drop_back)
{
	two_step_uzu_dm_two_step_srmain_v_partial_drop_RBUS two_step_uzu_dm_two_step_srmain_v_partial_drop_reg;
	two_step_uzu_dm_two_step_srmain_v_partial_drop_reg.regValue = rtd_inl(TWO_STEP_UZU_DM_TWO_STEP_SRMAIN_V_PARTIAL_DROP_reg);
	two_step_uzu_dm_two_step_srmain_v_partial_drop_reg.ver_m_front_drop = drop_front;
	two_step_uzu_dm_two_step_srmain_v_partial_drop_reg.ver_m_back_drop = drop_back;
	rtd_outl(TWO_STEP_UZU_DM_TWO_STEP_SRMAIN_V_PARTIAL_DROP_reg,two_step_uzu_dm_two_step_srmain_v_partial_drop_reg.regValue);
}

void drvif_color_scaler_setscaleup120Hz_two_step_uzu_v_blur(void)
{
#ifndef UT_flag
#ifdef CONFIG_DYNAMIC_PANEL_SELECT
	two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_two_step_uzu_dm_two_step_sr_ctrl_reg;
	reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue=IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
#ifndef BUILD_QUICK_SHOW
	if(PANEL_DLG_4k1k120 == panel_dlg_get_cur_dlg_mode())
	{
		reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_y_consttab_sel=2; //use blur const filter
		reg_two_step_uzu_dm_two_step_sr_ctrl_reg.v_c_consttab_sel=2;
		IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg, reg_two_step_uzu_dm_two_step_sr_ctrl_reg.regValue);
	}
#endif
#endif
#endif
}

void drvif_color_ultrazoom_scalerup_setorbit(
	int x_in_width,// width before scale up
	int x_in_height,// height before scale up
	int x_out_width,// width after scale up
	int x_out_height,// height after scale up
	int x_out_left,// cropped width after scale up
	int x_out_up,// cropped height after scale up
	int display_width,//real display width
	int display_height,//real display height
	int mode// 0:normal 1:8q+r
)
{
	int z1=0;
	int z2=0;
    int v_back =0;//to set uzu back drop line
    //int z_orbit8q_i=0;
    int z_orbit8q_j=0;//cal the line crop by vo
	unsigned long long tmpLength = 0;
	unsigned int nFactor = 0;
    int input_size =0;//calculate the size put into uzu SRAM
	scaleup_dm_uzu_scale_hor_factor_RBUS hor_factor_reg;
	scaleup_dm_uzu_scale_ver_factor_RBUS ver_factor_reg;
	scaleup_dm_uzu_initial_value_RBUS dm_uzu_Initial_Value_REG;
	scaleup_dm_uzumain_h_partial_drop_RBUS h_partial_drop_reg;
	scaleup_dm_uzumain_v_partial_drop_RBUS v_partial_drop_reg;
	scaleup_dm_uzu_input_size_RBUS input_size_reg;
	ppoverlay_uzudtg_control1_RBUS ppoverlay_uzudtg_control1_reg;

	hor_factor_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg);
	ver_factor_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg);
	dm_uzu_Initial_Value_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Initial_Value_reg);
	h_partial_drop_reg.regValue = IoReg_Read32(SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_reg);
	v_partial_drop_reg.regValue = IoReg_Read32(SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_reg);
	input_size_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Input_Size_reg);
	ppoverlay_uzudtg_control1_reg.regValue = IoReg_Read32(PPOVERLAY_uzudtg_control1_reg);

	tmpLength = ((unsigned long long)x_in_width<<21);
    if(0==x_out_width)
    {
        x_out_width = 3840;
    }
        do_div(tmpLength, x_out_width);
        nFactor = tmpLength;

	if(ppoverlay_uzudtg_control1_reg.two_step_uzu_en==0)
	{
		hor_factor_reg.hor_factor=(nFactor+1)>>1;
	}
	else
	{
		hor_factor_reg.hor_factor=nFactor;
	}

	tmpLength = ((unsigned long long)x_in_height<<21);
    if(0==x_out_height)
    {
        x_out_height = 2160;
    }

    	do_div(tmpLength, x_out_height);
    	nFactor = tmpLength;

	if(ppoverlay_uzudtg_control1_reg.two_step_uzu_en==0)
	{
		ver_factor_reg.ver_factor=(nFactor+1)>>1;
	}
	else
	{
		ver_factor_reg.ver_factor=nFactor;
	}

    //to calculate the size put into UZU SRAM
    //ie.,for input 3840*2160, scale up to 3880*2180
    //input_size = (display_width/x_in_width) * x_in_width / (x_out_width/x_in_width)
    //after simplifying, input_size = display_width * x_in_width/x_out_width
    input_size = display_width*x_in_width/x_out_width;
	z1=x_out_left*x_in_width/x_out_width;
	z2=x_out_left*x_in_width-z1*x_out_width;
	z2=z2<<8;
	z2=z2/x_out_width;
	if(z2<0){z2=0;}
	if(z2>255){z2=255;}
	if(mode&2){
		//z_orbit8q_i=z1&-8;
        z1 = z1&7;
	}
    //hor_back_drop needs to calculate by x_in_width, front_drop and input_size,
    h_partial_drop_reg.hor_m_back_drop = x_in_width - input_size - z1;
    input_size_reg.hor_input_size= input_size;
    dm_uzu_Initial_Value_REG.hor_ini = z2;
	h_partial_drop_reg.hor_m_front_drop = z1;

	z1=x_out_up*x_in_height/x_out_height;
	z2=x_out_up*x_in_height-z1*x_out_height;
	z2=z2<<8;
	z2=z2/x_out_height;
	if(z2<0){z2=0;}
	if(z2>255){z2=255;}
	if(mode&1){
		z_orbit8q_j=z1&-8;
        z1 = z1&7;
	}

    input_size = display_height*x_in_height/x_out_height;
    //ver_back need to consider the line crop by vo
    v_back = x_in_height - input_size - z_orbit8q_j - z1;
    if(mode&1)
        v_back = v_back&7;//since vo will crop some back line
    v_partial_drop_reg.ver_m_back_drop = v_back;
    input_size_reg.ver_input_size= input_size;
	v_partial_drop_reg.ver_m_front_drop = z1;
	dm_uzu_Initial_Value_REG.ver_ini = z2;

    VIPprintf("[%s] v_input_size = %d ,v_front = %d, v_back =%d \n",__FUNCTION__, input_size,z1,v_back);

    ///need to check side effect
    if(x_in_width == x_out_width )//for no signal
    {
		hor_factor_reg.hor_factor=0xfffff;
        dm_uzu_Initial_Value_REG.hor_ini = 0xff;
    }

    if(x_in_height == x_out_height )//&&Scaler_DispGetInputInfo(SLR_INPUT_FRAMESYNC) != 1)
    {
		ver_factor_reg.ver_factor=0xfffff;
        dm_uzu_Initial_Value_REG.ver_ini = 0xff;
    }

	IoReg_Write32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg, hor_factor_reg.regValue);
	IoReg_Write32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg, ver_factor_reg.regValue);
	IoReg_Write32(SCALEUP_DM_UZU_Initial_Value_reg, dm_uzu_Initial_Value_REG.regValue);
	IoReg_Write32(SCALEUP_DM_UZUMAIN_H_PARTIAL_DROP_reg, h_partial_drop_reg.regValue);
	IoReg_Write32(SCALEUP_DM_UZUMAIN_V_PARTIAL_DROP_reg, v_partial_drop_reg.regValue);
	IoReg_Write32(SCALEUP_DM_UZU_Input_Size_reg, input_size_reg.regValue);

	rtd_setbits(SCALEUP_DM_UZU_DB_CTRL_reg, SCALEUP_DM_UZU_DB_CTRL_db_apply_mask|SCALEUP_DM_UZU_DB_CTRL_db_en_mask);// DB_APPLY

	VIPprintf("drvif_color_ultrazoom_scalerup_setorbit(%d.%d.%d.%d.%d.%d.%d.%d.%d.%d %d.%d.%d.%d)\n", x_in_width, x_in_height,
		x_out_width, x_out_height, x_out_left, x_out_up,display_width,display_height, hor_factor_reg.hor_factor, ver_factor_reg.ver_factor,
		h_partial_drop_reg.hor_m_front_drop,dm_uzu_Initial_Value_REG.hor_ini,v_partial_drop_reg.ver_m_front_drop,dm_uzu_Initial_Value_REG.ver_ini);
}

DRV_FIR_Coef SUFIR4t256p_const_tab2[1] =
{
	{
		{
	18,18,18,18,18,18,18,18,20,20,20,20,20,20,20,20,23,23,23,23,23,23,23,23,26,26,26,26,26,26,26,26,29,29,29,29,29,29,29,29,31,31,31,31,31,31,31,31,37,37,37,37,37,37,37,37,41,41,41,41,41,41,41,41,
	45,45,45,45,45,45,45,45,50,50,50,50,50,50,50,50,55,55,55,55,55,55,55,55,62,62,62,62,62,62,62,62,68,68,68,68,68,68,68,68,74,74,74,74,74,74,74,74,81,81,81,81,81,81,81,81,88,88,88,88,88,88,88,88,
	97,97,97,97,97,97,97,97,105,105,105,105,105,105,105,105,113,113,113,113,113,113,113,113,121,121,121,121,121,121,121,121,130,130,130,130,130,130,130,130,141,141,141,141,141,141,141,141,150,150,150,150,150,150,150,150,161,161,161,161,161,161,161,161,
	170,170,170,170,170,170,170,170,179,179,179,179,179,179,179,179,191,191,191,191,191,191,191,191,202,202,202,202,202,202,202,202,213,213,213,213,213,213,213,213,225,225,225,225,225,225,225,225,237,237,237,237,237,237,237,237,248,248,248,248,248,248,248,248,
	259,259,259,259,259,259,259,259,269,269,269,269,269,269,269,269,281,281,281,281,281,281,281,281,292,292,292,292,292,292,292,292,303,303,303,303,303,303,303,303,314,314,314,314,314,314,314,314,325,325,325,325,325,325,325,325,335,335,335,335,335,335,335,335,
	346,346,346,346,346,346,346,346,357,357,357,357,357,357,357,357,366,366,366,366,366,366,366,366,377,377,377,377,377,377,377,377,387,387,387,387,387,387,387,387,397,397,397,397,397,397,397,397,406,406,406,406,406,406,406,406,415,415,415,415,415,415,415,415,
	424,424,424,424,424,424,424,424,432,432,432,432,432,432,432,432,440,440,440,440,440,440,440,440,448,448,448,448,448,448,448,448,455,455,455,455,455,455,455,455,462,462,462,462,462,462,462,462,467,467,467,467,467,467,467,467,472,472,472,472,472,472,472,472,
	478,478,478,478,478,478,478,478,483,483,483,483,483,483,483,483,488,488,488,488,488,488,488,488,490,490,490,490,490,490,490,490,493,493,493,493,493,493,493,493,495,495,495,495,495,495,495,495,498,498,498,498,498,498,498,498,499,499,499,499,499,499,499,499,
		},
	},
};

DRV_FIR_Coef SUFIR4t256pgauss_Fc57_A2o4_smth[1] =
{
	{
		{
	 -1,   -1,	 -1,   -2,	 -2,   -2,	 -2,   -2,	 -1,   -1,	 -1,   -3,	 -2,   -2,	 -2,   -1,	 -2,   -1,	 -1,   -1,	 -2,   -2,	 -1,   -1,	 -1,   -1,	 -1,   -1,	  0,   -1,	 -1,   -1,	  0,   -1,	  0,	0,	 -1,	0,	  0,	0,	  0,	0,	  0,	0,	  0,	1,	  2,	1,	  1,	1,	  1,	2,	  2,	2,	  1,	3,	  2,	2,	  2,	3,	  3,	3,	  3,	4,
	  4,	4,	  4,	4,	  4,	5,	  5,	6,	  5,	6,	  6,	7,	  6,	6,	  7,	7,	  8,	7,	  8,	8,	  8,	9,	  9,   10,	 10,   11,	 11,   10,	 11,   11,	 12,   12,	 13,   13,	 12,   13,	 13,   14,	 14,   15,	 15,   16,	 15,   16,	 17,   17,	 17,   18,	 19,   18,	 19,   20,	 20,   20,	 22,   21,	 22,   22,	 23,   24,	 24,   24,	 25,   26,
	 25,   26,	 26,   27,	 27,   28,	 29,   29,	 30,   30,	 31,   32,	 32,   33,	 34,   34,	 35,   36,	 36,   37,	 38,   39,	 39,   40,	 41,   42,	 42,   43,	 44,   45,	 45,   46,	 47,   48,	 49,   50,	 51,   51,	 52,   53,	 54,   55,	 56,   57,	 58,   59,	 60,   61,	 62,   63,	 64,   65,	 66,   67,	 68,   69,	 70,   71,	 73,   74,	 75,   76,	 77,   78,
	 79,   81,	 82,   83,	 84,   86,	 87,   88,	 89,   91,	 92,   93,	 95,   96,	 97,   99,	100,  101,	103,  104,	106,  107,	109,  110,	111,  113,	114,  116,	117,  119,	121,  122,	124,  125,	127,  128,	130,  132,	133,  135,	137,  138,	140,  142,	143,  145,	147,  149,	150,  152,	154,  156,	158,  159,	161,  163,	165,  167,	169,  171,	173,  174,	176,  178,
	180,  182,	184,  186,	188,  190,	192,  194,	196,  198,	200,  203,	205,  207,	209,  211,	213,  215,	217,  219,	222,  224,	226,  228,	230,  233,	235,  237,	239,  242,	244,  246,	248,  251,	253,  255,	258,  260,	262,  265,	267,  269,	272,  274,	277,  279,	281,  284,	286,  289,	291,  293,	296,  298,	301,  303,	306,  308,	311,  313,	316,  318,	321,  323,
	326,  328,	331,  333,	336,  338,	341,  343,	346,  348,	351,  353,	356,  359,	361,  364,	366,  369,	371,  374,	377,  379,	382,  384,	387,  389,	392,  395,	397,  400,	402,  405,	407,  410,	413,  415,	418,  420,	423,  425,	428,  430,	433,  436,	438,  441,	443,  446,	448,  451,	453,  456,	458,  461,	463,  466,	468,  471,	473,  476,	478,  481,	483,  485,
	488,  490,	493,  495,	497,  500,	502,  505,	507,  509,	512,  514,	516,  519,	521,  523,	525,  528,	530,  532,	534,  537,	539,  541,	543,  545,	548,  550,	552,  554,	556,  558,	560,  562,	564,  566,	568,  570,	572,  574,	576,  578,	580,  582,	584,  586,	588,  589,	591,  593,	595,  597,	598,  600,	602,  604,	605,  607,	608,  610,	612,  613,	615,  616,
	618,  619,	621,  622,	624,  625,	627,  628,	629,  631,	632,  633,	634,  636,	637,  638,	639,  640,	641,  643,	644,  645,	646,  647,	648,  649,	650,  651,	652,  652,	653,  654,	655,  656,	656,  657,	658,  658,	659,  660,	660,  661,	662,  662,	663,  663,	663,  664,	664,  665,	665,  665,	666,  666,	666,  666,	667,  667,	667,  667,	667,  667,	667,  667,
		},
	},
};

DRV_FIR_Coef SUFIR4t256pgauss_Fc98_A2o4_smth[1] =
{
	{
		{
	 -5,   -5,	 -5,   -6,	 -7,   -6,	 -6,   -6,	 -6,   -6,	 -7,   -6,	 -6,   -6,	 -6,   -6,	 -7,   -6,	 -6,   -7,	 -6,   -6,	 -7,   -9,	 -9,   -7,	 -7,  -10,	-10,  -10,	 -9,  -10,	 -9,  -10,	-10,  -10,	-10,   -9,	-10,   -9,	-10,  -11,	-10,  -11,	-11,  -13,	-11,  -14,	-14,  -14,	-14,  -13,	-14,  -14,	-15,  -14,	-15,  -15,	-14,  -14,	-16,  -15,	-15,  -16,
	-16,  -16,	-15,  -16,	-16,  -17,	-16,  -17,	-18,  -16,	-17,  -17,	-20,  -18,	-20,  -20,	-21,  -22,	-22,  -22,	-22,  -22,	-22,  -22,	-22,  -23,	-24,  -24,	-24,  -24,	-25,  -26,	-25,  -26,	-26,  -26,	-27,  -27,	-28,  -28,	-31,  -31,	-29,  -32,	-32,  -33,	-33,  -33,	-32,  -34,	-35,  -35,	-35,  -34,	-36,  -35,	-37,  -37,	-39,  -38,	-39,  -40,	-39,  -40,
	-41,  -42,	-42,  -42,	-43,  -43,	-44,  -44,	-45,  -45,	-46,  -46,	-46,  -46,	-47,  -48,	-48,  -48,	-48,  -49,	-49,  -50,	-50,  -50,	-51,  -51,	-52,  -52,	-52,  -53,	-53,  -53,	-53,  -54,	-54,  -54,	-54,  -54,	-55,  -55,	-55,  -55,	-55,  -55,	-55,  -55,	-55,  -56,	-56,  -56,	-57,  -56,	-57,  -57,	-57,  -56,	-56,  -56,	-56,  -56,	-56,  -56,	-56,  -55,
	-55,  -55,	-55,  -54,	-54,  -54,	-53,  -53,	-53,  -52,	-52,  -51,	-51,  -51,	-50,  -49,	-49,  -49,	-48,  -48,	-47,  -47,	-46,  -45,	-45,  -44,	-43,  -42,	-41,  -40,	-39,  -39,	-38,  -37,	-35,  -34,	-33,  -33,	-32,  -30,	-29,  -28,	-27,  -26,	-24,  -23,	-22,  -20,	-19,  -17,	-16,  -14,	-13,  -11,	 -9,   -8,	 -6,   -4,	 -2,	0,	  1,	3,	  5,	7,
	  9,   11,	 13,   16,	 18,   20,	 22,   24,	 27,   29,	 32,   34,	 36,   39,	 41,   44,	 47,   49,	 52,   55,	 57,   60,	 63,   67,	 70,   72,	 75,   79,	 82,   85,	 88,   92,	 95,   98,	101,  105,	108,  111,	115,  118,	122,  126,	129,  133,	137,  141,	144,  149,	153,  157,	161,  164,	168,  172,	177,  181,	185,  189,	193,  197,	202,  206,	210,  215,
	219,  224,	228,  233,	237,  242,	246,  251,	256,  260,	265,  270,	276,  280,	285,  290,	295,  300,	305,  310,	315,  320,	325,  330,	335,  341,	346,  351,	356,  361,	367,  372,	377,  383,	388,  393,	399,  404,	410,  415,	421,  427,	431,  438,	443,  449,	454,  460,	465,  471,	477,  482,	488,  493,	499,  504,	510,  516,	522,  527,	533,  539,	544,  550,
	555,  561,	567,  572,	578,  584,	589,  595,	600,  606,	611,  617,	623,  628,	634,  639,	645,  651,	656,  662,	667,  672,	678,  684,	688,  693,	699,  704,	709,  715,	720,  725,	731,  736,	741,  746,	751,  756,	761,  766,	771,  776,	781,  786,	791,  796,	801,  806,	810,  815,	819,  824,	828,  833,	837,  842,	846,  850,	855,  859,	863,  867,	872,  876,
	880,  884,	888,  892,	895,  899,	903,  907,	910,  914,	918,  921,	924,  928,	931,  934,	938,  940,	944,  946,	949,  952,	955,  957,	960,  963,	965,  968,	970,  973,	975,  977,	980,  982,	984,  986,	988,  989,	991,  993,	995,  996,	997,  999, 1000, 1001, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1010, 1011, 1012, 1012, 1012, 1013, 1013, 1013, 1013, 1013,
		},
	},
};

DRV_FIR_Coef SUFIR4t256pgauss_Fc100_A2o4_smth[1] =
{
	{
		{
   -4,   -6,   -6,   -6,   -4,   -7,   -7,   -6,   -7,   -7,   -6,   -7,   -7,   -7,   -7,   -7,   -6,   -7,   -7,   -6,   -7,   -6,   -7,   -7,   -9,   -9,   -9,   -7,   -9,   -9,  -10,  -10,  -10,  -10,  -11,  -10,  -10,  -10,  -10,  -10,   -9,  -11,  -11,  -12,  -10,  -13,  -11,  -11,  -14,  -13,  -13,  -14,  -14,  -15,  -15,  -14,  -14,  -14,  -14,  -14,  -14,  -15,  -15,  -16,
  -15,  -15,  -15,  -15,  -16,  -16,  -16,  -16,  -17,  -16,  -19,  -17,  -17,  -20,  -20,  -21,  -21,  -21,  -21,  -21,  -22,  -22,  -22,  -22,  -23,  -23,  -23,  -24,  -24,  -26,  -25,  -27,  -25,  -28,  -26,  -28,  -27,  -30,  -29,  -28,  -30,  -31,  -32,  -31,  -32,  -33,  -34,  -33,  -33,  -34,  -35,  -36,  -35,  -36,  -36,  -38,  -38,  -38,  -38,  -38,  -39,  -39,  -40,  -41,
  -43,  -43,  -44,  -44,  -45,  -45,  -46,  -46,  -46,  -47,  -47,  -48,  -48,  -49,  -49,  -50,  -50,  -50,  -51,  -51,  -52,  -52,  -52,  -53,  -54,  -54,  -54,  -55,  -55,  -56,  -55,  -57,  -56,  -57,  -57,  -58,  -58,  -58,  -59,  -59,  -59,  -59,  -60,  -60,  -60,  -60,  -60,  -60,  -60,  -61,  -61,  -62,  -62,  -61,  -62,  -62,  -62,  -62,  -62,  -62,  -62,  -62,  -62,  -62,
  -61,  -61,  -61,  -61,  -61,  -61,  -60,  -60,  -60,  -59,  -59,  -59,  -58,  -58,  -58,  -57,  -58,  -57,  -56,  -56,  -55,  -55,  -54,  -54,  -53,  -52,  -52,  -51,  -50,  -49,  -48,  -48,  -47,  -46,  -45,  -44,  -44,  -42,  -41,  -40,  -39,  -38,  -37,  -36,  -35,  -33,  -32,  -31,  -29,  -28,  -26,  -25,  -23,  -22,  -20,  -18,  -17,  -15,  -13,  -12,  -10,   -8,   -6,   -5,
   -3,    0,    2,    4,    5,    9,   11,   13,   15,   18,   20,   22,   25,   27,   30,   32,   35,   38,   40,   43,   46,   48,   51,   54,   58,   61,   64,   66,   70,   73,   77,   80,   83,   86,   90,   93,   96,  100,  103,  107,  110,  114,  118,  122,  125,  130,  133,  137,  142,  145,  149,  153,  158,  162,  166,  170,  174,  178,  183,  187,  191,  196,  200,  205,
  209,  214,  218,  223,  228,  232,  237,  242,  247,  251,  257,  261,  266,  272,  277,  282,  287,  292,  297,  302,  308,  313,  318,  323,  329,  334,  339,  345,  350,  356,  361,  367,  372,  378,  383,  389,  394,  401,  406,  411,  417,  423,  429,  434,  440,  446,  452,  457,  463,  469,  475,  481,  486,  492,  498,  504,  510,  516,  521,  527,  533,  539,  545,  551,
  557,  562,  568,  574,  580,  586,  592,  598,  604,  609,  615,  621,  627,  633,  638,  644,  650,  656,  662,  667,  673,  679,  684,  690,  695,  701,  707,  712,  718,  723,  729,  734,  740,  745,  751,  756,  761,  766,  772,  777,  782,  787,  793,  798,  803,  808,  813,  818,  823,  828,  833,  837,  842,  847,  851,  856,  860,  865,  870,  874,  878,  883,  887,  892,
  896,  900,  904,  908,  912,  916,  920,  924,  928,  932,  936,  939,  943,  946,  950,  953,  956,  959,  963,  965,  969,  972,  975,  977,  980,  983,  986,  989,  991,  994,  996,  999, 1001, 1003, 1005, 1007, 1009, 1011, 1013, 1015, 1016, 1018, 1019, 1021, 1022, 1024, 1025, 1026, 1028, 1029, 1030, 1031, 1032, 1032, 1033, 1034, 1034, 1035, 1035, 1035, 1036, 1036, 1036, 1036,
		},
	},
};

DRV_FIR_Coef SUFIR4t256p_repeat[1] =
{
	{
		{
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024,
1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024,
1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024,
1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024, 1024,
		},
	},
};

DRV_FIR_Coef SUFIR4tbicubic[1] =
{
	{
		{
0,	0,	0,	0,	0,	0,	0,	-1,	0,	-1,	-1,	-1,	-1,	-1,	-1,	-2,
-2,	-3,	-2,	-3,	-2,	-4,	-4,	-4,	-4,	-5,	-4,	-5,	-5,	-6,	-6,	-7,
-7,	-8,	-7,	-8,	-8,	-9,	-9,	-10,	-11,	-11,	-11,	-13,	-13,	-13,	-14,	-15,
-15,	-15,	-16,	-16,	-18,	-17,	-18,	-19,	-19,	-20,	-21,	-21,	-21,	-23,	-24,	-24,
-24,	-24,	-25,	-26,	-27,	-27,	-28,	-29,	-29,	-29,	-31,	-32,	-32,	-33,	-34,	-34,
-35,	-35,	-36,	-37,	-37,	-38,	-39,	-39,	-40,	-41,	-41,	-41,	-43,	-43,	-44,	-44,
-46,	-46,	-47,	-47,	-48,	-48,	-49,	-50,	-51,	-51,	-52,	-52,	-53,	-53,	-55,	-55,
-55,	-57,	-56,	-57,	-58,	-58,	-59,	-59,	-60,	-61,	-61,	-62,	-62,	-63,	-63,	-64,
-64,	-65,	-65,	-66,	-66,	-67,	-67,	-68,	-68,	-68,	-69,	-69,	-70,	-70,	-70,	-71,
-71,	-71,	-72,	-72,	-72,	-73,	-73,	-73,	-73,	-74,	-74,	-74,	-74,	-75,	-75,	-75,
-75,	-75,	-75,	-75,	-76,	-76,	-76,	-76,	-76,	-76,	-76,	-76,	-76,	-76,	-76,	-76,
-76,	-75,	-75,	-75,	-75,	-75,	-75,	-75,	-74,	-74,	-74,	-73,	-73,	-73,	-73,	-72,
-72,	-71,	-71,	-71,	-70,	-70,	-69,	-69,	-68,	-68,	-67,	-66,	-66,	-65,	-64,	-64,
-63,	-62,	-62,	-61,	-60,	-59,	-58,	-57,	-57,	-56,	-55,	-54,	-53,	-52,	-51,	-50,
-48,	-47,	-46,	-45,	-44,	-43,	-41,	-40,	-39,	-37,	-36,	-35,	-33,	-32,	-30,	-29,
-27,	-26,	-24,	-23,	-21,	-19,	-18,	-16,	-14,	-12,	-11,	-9,	-7,	-5,	-3,	-1,
1,	3,	5,	7,	10,	12,	14,	17,	19,	22,	24,	27,	30,	32,	35,	38,
41,	44,	47,	50,	53,	57,	60,	63,	66,	70,	73,	77,	80,	84,	87,	91,
95,	99,	102,	106,	110,	114,	118,	122,	126,	130,	134,	139,	143,	147,	151,	156,
160,	164,	169,	173,	178,	182,	187,	192,	196,	201,	206,	210,	215,	220,	225,	230,
234,	239,	244,	249,	254,	259,	264,	269,	274,	279,	285,	290,	295,	300,	305,	311,
316,	321,	326,	332,	337,	342,	348,	353,	358,	364,	369,	374,	380,	385,	391,	396,
402,	407,	413,	418,	424,	429,	435,	440,	446,	451,	457,	462,	468,	473,	479,	485,
490,	496,	501,	507,	512,	518,	523,	529,	535,	540,	546,	551,	557,	562,	568,	573,
579,	584,	590,	595,	601,	606,	612,	617,	622,	628,	633,	639,	644,	649,	655,	660,
665,	671,	676,	681,	686,	692,	697,	702,	707,	712,	717,	722,	727,	733,	738,	743,
747,	752,	757,	762,	767,	772,	777,	782,	786,	791,	796,	800,	805,	810,	814,	819,
823,	828,	832,	836,	841,	845,	849,	854,	858,	862,	866,	870,	874,	878,	882,	886,
890,	894,	898,	901,	905,	909,	912,	916,	919,	923,	926,	930,	933,	936,	939,	943,
946,	949,	952,	955,	958,	960,	963,	966,	969,	971,	974,	976,	979,	981,	984,	986,
988,	990,	992,	994,	996,	998,	1000,	1002,	1004,	1005,	1007,	1008,	1010,	1011,	1013,	1014,
1015,	1016,	1017,	1018,	1019,	1020,	1021,	1021,	1022,	1022,	1023,	1023,	1024,	1024,	1024,	1024
		},
	},
};

static signed short SUFIR8t256p_temp[1024];

static signed short SUFIR8t256pgauss_Fc100_A2o4_smth[] =
{
   -3,   -3,   -3,   -3,   -3,   -4,   -3,   -4,   -2,   -2,   -3,   -3,   -2,   -2,   -4,   -3,   -3,   -3,   -4,   -4,   -3,   -3,   -2,   -3,   -3,   -3,   -4,   -3,   -3,   -3,   -4,   -4,   -3,   -3,   -3,   -4,   -3,   -3,   -5,   -3,   -3,   -4,   -4,   -4,   -4,   -5,   -4,   -3,   -4,   -4,   -5,   -4,   -6,   -5,   -5,   -5,   -4,   -6,   -5,   -4,   -5,   -4,   -5,   -6,
   -6,   -6,   -6,   -6,   -5,   -4,   -6,   -5,   -5,   -6,   -6,   -6,   -6,   -6,   -7,   -5,   -6,   -7,   -7,   -7,   -6,   -7,   -6,   -7,   -6,   -8,   -7,   -8,   -8,   -8,   -7,   -9,   -8,   -8,   -9,   -9,   -8,   -9,   -8,   -7,   -7,   -7,   -7,   -8,   -7,   -7,   -7,   -8,   -7,   -8,   -8,   -9,   -9,  -10,  -10,  -10,   -8,  -11,  -10,   -9,   -9,   -9,  -11,   -9,
  -11,  -11,  -11,  -11,  -11,  -11,  -11,  -11,  -11,  -11,  -11,  -11,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -12,  -11,  -11,  -11,  -11,  -11,
  -11,  -11,  -11,  -11,  -11,  -11,  -11,  -11,  -10,  -10,  -10,  -10,  -10,  -10,  -10,  -10,  -10,  -10,   -9,   -9,   -9,   -9,   -9,   -9,   -9,   -8,   -8,   -8,   -8,   -8,   -8,   -8,   -7,   -7,   -7,   -7,   -7,   -6,   -6,   -6,   -6,   -6,   -6,   -5,   -5,   -5,   -5,   -4,   -4,   -4,   -4,   -4,   -3,   -3,   -3,   -3,   -2,   -2,   -2,   -2,   -1,   -1,   -1,   -1,
    0,    0,    0,    0,    1,    1,    1,    2,    2,    2,    2,    3,    3,    3,    4,    4,    4,    5,    5,    5,    5,    6,    6,    6,    7,    7,    7,    8,    8,    8,    9,    9,    9,   10,   10,   11,   11,   11,   12,   12,   12,   13,   13,   13,   14,   14,   15,   15,   15,   16,   16,   16,   17,   17,   17,   18,   18,   19,   19,   19,   20,   20,   21,   21,
   21,   22,   22,   22,   23,   23,   24,   24,   24,   25,   25,   25,   26,   26,   27,   27,   27,   28,   28,   28,   29,   29,   29,   30,   30,   31,   31,   31,   32,   32,   32,   33,   33,   33,   34,   34,   34,   35,   35,   35,   36,   36,   36,   37,   37,   37,   37,   38,   38,   38,   39,   39,   39,   39,   40,   40,   40,   41,   41,   41,   41,   41,   42,   42,
   42,   42,   43,   43,   43,   43,   43,   43,   44,   44,   44,   44,   44,   44,   45,   45,   45,   45,   45,   45,   45,   45,   45,   45,   45,   46,   46,   46,   46,   46,   46,   46,   46,   46,   46,   46,   46,   46,   45,   45,   45,   45,   45,   45,   45,   45,   45,   45,   44,   44,   44,   44,   44,   44,   43,   43,   43,   43,   42,   42,   42,   42,   41,   41,
   41,   40,   40,   40,   39,   39,   39,   38,   38,   38,   37,   37,   36,   36,   35,   35,   34,   34,   33,   33,   32,   32,   31,   31,   30,   30,   29,   28,   28,   27,   27,   26,   25,   25,   24,   23,   23,   22,   21,   20,   20,   19,   18,   17,   17,   16,   15,   14,   13,   13,   12,   11,   10,    9,    8,    7,    7,    6,    5,    4,    3,    2,    1,    0,
   -1,   -2,   -3,   -4,   -5,   -6,   -7,   -8,   -9,  -10,  -11,  -12,  -13,  -15,  -16,  -17,  -18,  -19,  -20,  -21,  -22,  -24,  -25,  -26,  -27,  -28,  -29,  -31,  -32,  -33,  -34,  -35,  -37,  -38,  -39,  -40,  -42,  -43,  -44,  -45,  -47,  -48,  -49,  -50,  -52,  -53,  -54,  -56,  -57,  -58,  -59,  -61,  -62,  -63,  -65,  -66,  -67,  -68,  -70,  -71,  -72,  -74,  -75,  -76,
  -77,  -79,  -80,  -81,  -83,  -84,  -85,  -87,  -88,  -89,  -90,  -92,  -93,  -94,  -95,  -97,  -98,  -99, -100, -102, -103, -104, -105, -106, -108, -109, -110, -111, -112, -114, -115, -116, -117, -118, -119, -120, -121, -122, -124, -125, -126, -127, -128, -129, -130, -131, -132, -133, -134, -135, -135, -136, -137, -138, -139, -140, -141, -141, -142, -143, -144, -145, -145, -146,
 -147, -147, -148, -149, -149, -150, -150, -151, -151, -152, -152, -153, -153, -154, -154, -155, -155, -155, -156, -156, -156, -156, -157, -157, -157, -157, -157, -157, -157, -157, -157, -157, -157, -157, -157, -157, -157, -157, -156, -156, -156, -156, -155, -155, -154, -154, -154, -153, -153, -152, -151, -151, -150, -150, -149, -148, -147, -147, -146, -145, -144, -143, -142, -141,
 -140, -139, -138, -137, -136, -134, -133, -132, -131, -129, -128, -126, -125, -123, -122, -120, -119, -117, -115, -114, -112, -110, -108, -107, -105, -103, -101,  -99,  -97,  -95,  -93,  -90,  -88,  -86,  -84,  -81,  -79,  -77,  -74,  -72,  -69,  -67,  -64,  -62,  -59,  -56,  -54,  -51,  -48,  -45,  -43,  -40,  -37,  -34,  -31,  -28,  -25,  -22,  -18,  -15,  -12,   -9,   -6,   -2,
    1,    5,    8,   11,   15,   19,   22,   26,   29,   33,   37,   40,   44,   48,   52,   56,   60,   64,   68,   72,   76,   80,   84,   88,   92,   96,  101,  105,  109,  114,  118,  122,  127,  131,  136,  140,  145,  149,  154,  158,  163,  168,  172,  177,  182,  187,  191,  196,  201,  206,  211,  216,  221,  226,  231,  236,  241,  246,  251,  256,  261,  266,  271,  276,
  282,  287,  292,  297,  302,  308,  313,  318,  324,  329,  334,  340,  345,  350,  356,  361,  366,  372,  377,  383,  388,  394,  399,  405,  410,  416,  421,  427,  432,  438,  443,  449,  454,  460,  465,  471,  476,  482,  487,  493,  498,  504,  509,  515,  520,  526,  531,  537,  542,  548,  553,  559,  564,  570,  575,  581,  586,  592,  597,  602,  608,  613,  619,  624,
  629,  635,  640,  645,  650,  656,  661,  666,  671,  677,  682,  687,  692,  697,  702,  707,  712,  717,  722,  727,  732,  737,  742,  747,  752,  757,  761,  766,  771,  776,  780,  785,  790,  794,  799,  803,  808,  812,  817,  821,  825,  830,  834,  838,  843,  847,  851,  855,  859,  863,  867,  871,  875,  879,  883,  886,  890,  894,  897,  901,  905,  908,  912,  915,
  919,  922,  925,  928,  932,  935,  938,  941,  944,  947,  950,  953,  956,  958,  961,  964,  967,  969,  972,  974,  977,  979,  981,  984,  986,  988,  990,  992,  994,  996,  998, 1000, 1002, 1003, 1005, 1007, 1008, 1010, 1011, 1013, 1014, 1015, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1025, 1026, 1027, 1027, 1028, 1028, 1029, 1029, 1029, 1030, 1030, 1030, 1030,
};
DRV_SU_table_V8tap_t SrnnU_table_v8tap[2] =
{
	{2, SUFIR8t256pgauss_Fc100_A2o4_smth, 8},
	{2, SUFIR8t256p_temp, 8},
};

static signed short SUFIR12t256p_temp[1536];

static signed short SUFIR12t256pgauss_Fc100_A2o4_smth []=
{
   -4,   -1,    0,   -2,   -2,   -2,   -1,   -2,   -2,   -2,   -3,   -1,   -2,   -2,   -2,   -1,   -2,   -4,   -1,   -3,   -3,   -2,   -1,   -3,   -2,   -2,   -3,   -4,   -3,   -2,   -2,   -2,   -4,   -3,   -2,   -3,   -3,   -3,   -2,   -3,   -2,   -3,   -3,   -3,   -3,   -3,   -3,   -5,   -4,   -3,   -3,   -3,   -2,   -1,   -3,   -3,   -2,   -4,   -3,   -1,   -3,   -3,   -1,   -3,
   -4,   -4,   -3,   -3,   -3,   -4,   -4,   -4,   -3,   -4,   -3,   -4,   -2,   -3,   -3,   -4,   -3,   -4,   -2,   -4,   -2,   -3,   -4,   -4,   -3,   -3,   -3,   -5,   -3,   -4,   -5,   -4,   -4,   -6,   -4,   -4,   -2,   -4,   -5,   -5,   -3,   -4,   -3,   -4,   -4,   -5,   -5,   -5,   -5,   -4,   -4,   -3,   -4,   -4,   -3,   -5,   -6,   -4,   -4,   -4,   -4,   -5,   -4,   -4,
   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -6,   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -5,
   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -5,   -4,   -4,   -4,   -4,   -4,   -4,   -4,   -4,   -4,   -4,   -4,   -4,   -4,   -4,   -4,   -3,   -3,   -3,   -3,   -3,   -3,   -3,   -3,   -3,   -3,   -3,   -3,   -2,   -2,   -2,   -2,   -2,   -2,   -2,   -2,   -2,   -2,   -2,   -1,   -1,   -1,   -1,   -1,   -1,   -1,   -1,   -1,   -1,    0,
    0,    0,    0,    0,    0,    0,    0,    0,    1,    1,    1,    1,    1,    1,    1,    1,    2,    2,    2,    2,    2,    2,    2,    2,    3,    3,    3,    3,    3,    3,    3,    3,    4,    4,    4,    4,    4,    4,    4,    4,    5,    5,    5,    5,    5,    5,    5,    6,    6,    6,    6,    6,    6,    6,    6,    7,    7,    7,    7,    7,    7,    7,    7,    8,
    8,    8,    8,    8,    8,    8,    9,    9,    9,    9,    9,    9,    9,    9,    9,   10,   10,   10,   10,   10,   10,   10,   10,   11,   11,   11,   11,   11,   11,   11,   11,   11,   12,   12,   12,   12,   12,   12,   12,   12,   12,   12,   12,   13,   13,   13,   13,   13,   13,   13,   13,   13,   13,   13,   13,   14,   14,   14,   14,   14,   14,   14,   14,   14,
   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   15,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   14,   13,   13,   13,   13,   13,   13,   13,   13,   13,   13,
   12,   12,   12,   12,   12,   12,   12,   12,   11,   11,   11,   11,   11,   11,   11,   10,   10,   10,   10,   10,   10,    9,    9,    9,    9,    9,    9,    8,    8,    8,    8,    8,    7,    7,    7,    7,    7,    6,    6,    6,    6,    5,    5,    5,    5,    4,    4,    4,    4,    3,    3,    3,    3,    2,    2,    2,    2,    1,    1,    1,    1,    0,    0,    0,
    0,   -1,   -1,   -1,   -2,   -2,   -2,   -2,   -3,   -3,   -3,   -4,   -4,   -4,   -5,   -5,   -5,   -5,   -6,   -6,   -6,   -7,   -7,   -7,   -8,   -8,   -8,   -9,   -9,   -9,  -10,  -10,  -10,  -11,  -11,  -11,  -12,  -12,  -12,  -13,  -13,  -13,  -13,  -14,  -14,  -14,  -15,  -15,  -15,  -16,  -16,  -16,  -17,  -17,  -17,  -18,  -18,  -18,  -19,  -19,  -19,  -20,  -20,  -20,
  -21,  -21,  -21,  -21,  -22,  -22,  -22,  -23,  -23,  -23,  -24,  -24,  -24,  -25,  -25,  -25,  -25,  -26,  -26,  -26,  -27,  -27,  -27,  -27,  -28,  -28,  -28,  -28,  -29,  -29,  -29,  -29,  -30,  -30,  -30,  -30,  -31,  -31,  -31,  -31,  -31,  -32,  -32,  -32,  -32,  -33,  -33,  -33,  -33,  -33,  -33,  -34,  -34,  -34,  -34,  -34,  -34,  -35,  -35,  -35,  -35,  -35,  -35,  -35,
  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -37,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -36,  -35,  -35,  -35,  -35,  -35,  -35,  -35,  -34,  -34,  -34,  -34,  -34,  -33,  -33,  -33,  -33,  -33,  -32,  -32,  -32,  -32,  -31,  -31,
  -31,  -31,  -30,  -30,  -30,  -29,  -29,  -29,  -28,  -28,  -28,  -27,  -27,  -27,  -26,  -26,  -25,  -25,  -25,  -24,  -24,  -23,  -23,  -23,  -22,  -22,  -21,  -21,  -20,  -20,  -19,  -19,  -18,  -18,  -17,  -17,  -16,  -16,  -15,  -15,  -14,  -14,  -13,  -13,  -12,  -12,  -11,  -10,  -10,   -9,   -9,   -8,   -8,   -7,   -6,   -6,   -5,   -4,   -4,   -3,   -3,   -2,   -1,   -1,
    0,    1,    1,    2,    3,    3,    4,    5,    5,    6,    7,    7,    8,    9,   10,   10,   11,   12,   12,   13,   14,   14,   15,   16,   17,   17,   18,   19,   20,   20,   21,   22,   23,   23,   24,   25,   26,   26,   27,   28,   28,   29,   30,   31,   31,   32,   33,   34,   34,   35,   36,   37,   37,   38,   39,   40,   40,   41,   42,   42,   43,   44,   45,   45,
   46,   47,   47,   48,   49,   50,   50,   51,   52,   52,   53,   54,   54,   55,   56,   56,   57,   58,   58,   59,   59,   60,   61,   61,   62,   62,   63,   64,   64,   65,   65,   66,   66,   67,   67,   68,   68,   69,   70,   70,   70,   71,   71,   72,   72,   73,   73,   74,   74,   74,   75,   75,   76,   76,   76,   77,   77,   77,   78,   78,   78,   79,   79,   79,
   79,   80,   80,   80,   80,   80,   81,   81,   81,   81,   81,   81,   81,   81,   82,   82,   82,   82,   82,   82,   82,   82,   82,   82,   82,   82,   82,   81,   81,   81,   81,   81,   81,   81,   80,   80,   80,   80,   80,   79,   79,   79,   78,   78,   78,   77,   77,   77,   76,   76,   75,   75,   75,   74,   74,   73,   73,   72,   72,   71,   70,   70,   69,   69,
   68,   67,   67,   66,   65,   65,   64,   63,   62,   62,   61,   60,   59,   59,   58,   57,   56,   55,   54,   53,   52,   51,   51,   50,   49,   48,   47,   46,   45,   43,   42,   41,   40,   39,   38,   37,   36,   35,   33,   32,   31,   30,   29,   27,   26,   25,   24,   22,   21,   20,   18,   17,   16,   14,   13,   12,   10,    9,    8,    6,    5,    3,    2,    0,
   -1,   -3,   -4,   -6,   -7,   -9,  -10,  -12,  -13,  -15,  -16,  -18,  -19,  -21,  -22,  -24,  -26,  -27,  -29,  -30,  -32,  -34,  -35,  -37,  -38,  -40,  -42,  -43,  -45,  -47,  -48,  -50,  -52,  -53,  -55,  -57,  -58,  -60,  -62,  -63,  -65,  -67,  -68,  -70,  -72,  -73,  -75,  -77,  -78,  -80,  -82,  -83,  -85,  -87,  -88,  -90,  -92,  -93,  -95,  -97,  -98, -100, -102, -103,
 -105, -106, -108, -110, -111, -113, -114, -116, -118, -119, -121, -122, -124, -125, -127, -128, -130, -131, -133, -134, -136, -137, -138, -140, -141, -143, -144, -145, -147, -148, -149, -151, -152, -153, -154, -156, -157, -158, -159, -160, -162, -163, -164, -165, -166, -167, -168, -169, -170, -171, -172, -173, -174, -175, -176, -177, -177, -178, -179, -180, -180, -181, -182, -183,
 -183, -184, -184, -185, -186, -186, -187, -187, -187, -188, -188, -189, -189, -189, -190, -190, -190, -190, -190, -191, -191, -191, -191, -191, -191, -191, -191, -191, -190, -190, -190, -190, -190, -189, -189, -189, -188, -188, -187, -187, -186, -186, -185, -184, -184, -183, -182, -182, -181, -180, -179, -178, -177, -176, -175, -174, -173, -172, -171, -170, -169, -167, -166, -165,
 -163, -162, -160, -159, -157, -156, -154, -153, -151, -149, -148, -146, -144, -142, -140, -138, -136, -134, -132, -130, -128, -126, -124, -122, -119, -117, -115, -112, -110, -107, -105, -102, -100,  -97,  -95,  -92,  -89,  -86,  -84,  -81,  -78,  -75,  -72,  -69,  -66,  -63,  -60,  -57,  -54,  -51,  -47,  -44,  -41,  -37,  -34,  -31,  -27,  -24,  -20,  -17,  -13,  -10,   -6,   -2,
    2,    5,    9,   13,   17,   21,   24,   28,   32,   36,   40,   45,   49,   53,   57,   61,   65,   70,   74,   78,   83,   87,   91,   96,  100,  105,  109,  114,  118,  123,  128,  132,  137,  142,  146,  151,  156,  161,  165,  170,  175,  180,  185,  190,  195,  200,  205,  210,  215,  220,  225,  230,  235,  240,  245,  251,  256,  261,  266,  271,  277,  282,  287,  292,
  298,  303,  308,  314,  319,  324,  330,  335,  341,  346,  351,  357,  362,  368,  373,  379,  384,  390,  395,  401,  406,  412,  417,  423,  428,  434,  439,  445,  450,  456,  461,  467,  472,  478,  483,  489,  494,  500,  505,  511,  516,  522,  527,  532,  538,  543,  549,  554,  560,  565,  570,  576,  581,  587,  592,  597,  603,  608,  613,  619,  624,  629,  634,  640,
  645,  650,  655,  660,  666,  671,  676,  681,  686,  691,  696,  701,  706,  711,  716,  721,  726,  731,  736,  740,  745,  750,  755,  759,  764,  769,  773,  778,  782,  787,  792,  796,  800,  805,  809,  814,  818,  822,  826,  831,  835,  839,  843,  847,  851,  855,  859,  863,  867,  871,  875,  878,  882,  886,  890,  893,  897,  900,  904,  907,  911,  914,  917,  921,
  924,  927,  930,  933,  936,  939,  942,  945,  948,  951,  954,  957,  959,  962,  964,  967,  970,  972,  974,  977,  979,  981,  984,  986,  988,  990,  992,  994,  996,  998,  999, 1001, 1003, 1004, 1006, 1008, 1009, 1011, 1012, 1013, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1025, 1026, 1027, 1027, 1028, 1028, 1028, 1029, 1029, 1029, 1029, 1029, 1030,
};
DRV_SU_table_H12tap_t SrnnU_table_h12tap[2] =
{
	{2, SUFIR12t256pgauss_Fc100_A2o4_smth , 12},
	{2, SUFIR12t256p_temp , 12},
};

void drvif_color_ultrazoom_nnsr(SIZE *ptInSize, SIZE *ptOutSize,unsigned char nnsr_mode, unsigned char su_mode)
{
	two_step_uzu_sr_db_ctrl_RBUS reg;
	extern DRV_Dirsu_Table gVipDirsu_Table[MAX_DIRECTIONAL_WEIGHTING_LEVEL];
	int nnsr_scale = su_mode;
	//rtd_pr_vpq_info("\n  NNSR *******Debug  Start ******** \n" );

	reg.regValue = IoReg_Read32(TWO_STEP_UZU_SR_DB_CTRL_reg);
	reg.db_en = 1;
	IoReg_Write32(TWO_STEP_UZU_SR_DB_CTRL_reg,reg.regValue);

	rtd_pr_vpq_info("NNSR nnsr_mode : %d \n",nnsr_mode );

	if (gSrnnTopInfo.Hx2En){	// 2k 120: when hx2 enable , main uzu do vx2
		// set main uzu setting here
		scaleup_dm_uzu_input_size_RBUS input_size_reg;
		scaleup_dm_uzu_scale_hor_factor_RBUS hor_factor_reg;
		scaleup_dm_uzu_scale_ver_factor_RBUS ver_factor_reg;
		scaleup_dm_uzu_initial_value_RBUS dm_uzu_Initial_Value_REG;
		
		ppoverlay_uzudtg_control1_RBUS reg_PPOVERLAY_uzudtg_control1_reg;
		two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg;
		
		/* u1 setting */
		// u1 insize
		input_size_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Input_Size_reg);
		input_size_reg.hor_input_size=ptInSize->nWidth;
		input_size_reg.ver_input_size=ptInSize->nLength;
		IoReg_Write32(SCALEUP_DM_UZU_Input_Size_reg, input_size_reg.regValue);
		rtd_pr_vpq_emerg("NNSR uzu 1st width=%d,length=%d \n",ptInSize->nWidth,ptInSize->nLength  );
		
		// u1 factor
		hor_factor_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg);
		ver_factor_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg);
		if( nnsr_scale == SRNN_SCALE_MODE_4x )
		{
			hor_factor_reg.hor_factor=0x80000;
			ver_factor_reg.ver_factor=0x40000;
		}
		else if( nnsr_scale == SRNN_SCALE_MODE_3x )
		{
			hor_factor_reg.hor_factor=0xaaaaa;
			ver_factor_reg.ver_factor=0x55555;
		}
		else if( nnsr_scale == SRNN_SCALE_MODE_2x )
		{
			hor_factor_reg.hor_factor=0xfffff;
			ver_factor_reg.ver_factor=0x80000;
		}
		else{
			hor_factor_reg.hor_factor=0xfffff;
			ver_factor_reg.ver_factor=0xfffff;
			rtd_pr_vpq_emerg("NNSR 120Hz main uzu scaling incorrect. \n");
		}

		IoReg_Write32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg, hor_factor_reg.regValue);
		IoReg_Write32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg, ver_factor_reg.regValue);
		rtd_pr_vpq_emerg("NNSR uzu 1st hor_factor =%d,ver_facotr=%d \n",hor_factor_reg.hor_factor,ver_factor_reg.ver_factor  );
		
		// u1 phase
		dm_uzu_Initial_Value_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Initial_Value_reg);
		if( nnsr_scale == SRNN_SCALE_MODE_4x )
		{
			dm_uzu_Initial_Value_REG.hor_ini = 0xc0;
			dm_uzu_Initial_Value_REG.ver_ini = 0xa0;
		}
		else	if( nnsr_scale == SRNN_SCALE_MODE_3x )
		{
			dm_uzu_Initial_Value_REG.hor_ini = 172;
			dm_uzu_Initial_Value_REG.ver_ini = 172;
		}
		else	if( nnsr_scale == SRNN_SCALE_MODE_2x )
		{
			dm_uzu_Initial_Value_REG.hor_ini = 0xff;
			dm_uzu_Initial_Value_REG.ver_ini = 0xc0;
		}
		else
		{
			// x1
			dm_uzu_Initial_Value_REG.hor_ini = 0xff;
			dm_uzu_Initial_Value_REG.ver_ini = 0xff;
			rtd_pr_vpq_emerg("NNSR 120Hz main uzu scaling incorrect. \n");
		}

		IoReg_Write32(SCALEUP_DM_UZU_Initial_Value_reg, dm_uzu_Initial_Value_REG.regValue);
		rtd_pr_vpq_emerg("NNSR uzu 1st hor_phase =%d,ver_phase=%d \n",dm_uzu_Initial_Value_REG.hor_ini,dm_uzu_Initial_Value_REG.ver_ini  );
		/* u1 setting end*/

		// u2 size
		drvif_color_scaler_setscaleup120Hz_factor_bysize(gSrnnTopInfo.SrnnOut_Width,gSrnnTopInfo.SrnnOut_Height);
		rtd_pr_vpq_emerg("NNSR uzu 2nd h_Factor size =%d, v_Factor size=%d \n",gSrnnTopInfo.SrnnOut_Width,gSrnnTopInfo.SrnnOut_Height);

		// u2 factor
		drvif_color_scaler_setscaleup120Hz_factor_H(drvif_color_uzu__get_h_factor(gSrnnTopInfo.SrnnOut_Width,ptOutSize->nWidth));
		drvif_color_scaler_setscaleup120Hz_factor_V(drvif_color_uzu__get_v_factor(gSrnnTopInfo.SrnnOut_Height,ptOutSize->nLength));
		rtd_pr_vpq_emerg("NNSR uzu 2nd h_Factor =%d, v_Factor =%d \n"
			,drvif_color_uzu__get_h_factor(gSrnnTopInfo.SrnnOut_Width,ptOutSize->nWidth)
			,drvif_color_uzu__get_v_factor(gSrnnTopInfo.SrnnOut_Height,ptOutSize->nLength)
		);

		// u2 phase
		drvif_color_ultrazoom_scalerup_4K120_setiniphase(255,255,3);
		rtd_pr_vpq_emerg("NNSR uzu 2nd sr_hor_ini =%d, sr_ver_ini =%d , x_nnsr_x=%d\n",0,0,nnsr_scale);

		// u2 coeff
		memset( SUFIR8t256p_temp , 0 , sizeof(SUFIR8t256p_temp) );
		memcpy( SUFIR8t256p_temp+512 , SUFIR4t256pgauss_Fc100_A2o4_smth[0].FIR_Coef , sizeof(signed short)*512 );
		memset( SUFIR12t256p_temp , 0 , sizeof(SUFIR12t256p_temp) );
		memcpy( SUFIR12t256p_temp+1024 , SUFIR4t256pgauss_Fc100_A2o4_smth[0].FIR_Coef , sizeof(signed short)*512 );

		
		if( nnsr_scale == SRNN_SCALE_MODE_4x)
		{
			memcpy( SUFIR8t256p_temp+512 , SUFIR4t256pgauss_Fc98_A2o4_smth[0].FIR_Coef , sizeof(signed short)*512 );
			drvif_color_twostep_scaleup_vcoef_8tap4x(&(SrnnU_table_v8tap[1]));
			drvif_color_twostep_scaleup_hcoef_12tap4x(&(SrnnU_table_h12tap[1]));
			drvif_color_twostep_scaleup_coef_4taq(
				&(SUFIR4t256pgauss_Fc100_A2o4_smth[0]),
				&(SUFIR4t256pgauss_Fc98_A2o4_smth[0]),
				&(SUFIR4t256p_const_tab2[0]),
				&(SUFIR4t256p_const_tab2[0]),
			2);
		}
		else
		if( nnsr_scale == SRNN_SCALE_MODE_3x)
		{
			drvif_color_twostep_scaleup_vcoef_8tap3x(&(SrnnU_table_v8tap[1]));
			drvif_color_twostep_scaleup_hcoef_12tap3x(&(SrnnU_table_h12tap[1]));
			drvif_color_twostep_scaleup_coef_4taq(
				&(SUFIR4t256pgauss_Fc100_A2o4_smth[0]),
				&(SUFIR4t256pgauss_Fc100_A2o4_smth[0]),
				&(SUFIR4t256p_const_tab2[0]),
				&(SUFIR4t256p_const_tab2[0]),
			1);
		}
		else
		if( nnsr_scale == SRNN_SCALE_MODE_2x)
		{
			drvif_color_twostep_scaleup_vcoef_8tap(&(SrnnU_table_v8tap[1]));
			memcpy( SUFIR12t256p_temp+1024 , SUFIR4t256p_repeat[0].FIR_Coef , sizeof(signed short)*512 );
			drvif_color_twostep_scaleup_hcoef_12tap(&(SrnnU_table_h12tap[1]));
			drvif_color_twostep_scaleup_coef_4taq(
				&(SUFIR4t256p_repeat[0]),
				&(SUFIR4t256pgauss_Fc100_A2o4_smth[0]),
				&(SUFIR4t256p_repeat[0]),
				&(SUFIR4t256p_const_tab2[0]),
			0);
	
		}
		else{
			// x1
			memcpy( SUFIR8t256p_temp+512 , SUFIR4t256p_repeat[0].FIR_Coef , sizeof(signed short)*512 );
			memcpy( SUFIR12t256p_temp+1024 , SUFIR4t256p_repeat[0].FIR_Coef , sizeof(signed short)*512 );
			drvif_color_twostep_scaleup_vcoef_8tap4x(&(SrnnU_table_v8tap[1]));
			drvif_color_twostep_scaleup_hcoef_12tap4x(&(SrnnU_table_h12tap[1]));
			drvif_color_twostep_scaleup_coef_4taq(
				&(SUFIR4t256p_repeat[0]),
				&(SUFIR4t256p_repeat[0]),
				&(SUFIR4t256p_repeat[0]),
				&(SUFIR4t256p_repeat[0]),
			2);
			rtd_pr_vpq_emerg("NNSR 120Hz main uzu scaling incorrect. \n");
		}
		

		drvif_color_scaler_set_scaleup_coef(0, &(SUFIR4t256pgauss_Fc100_A2o4_smth[0]), 9, 9);
		drvif_color_scaler_set_scaleup_coef(0, &(SUFIR4t256pgauss_Fc100_A2o4_smth[0]), 10, 10);
		drvif_color_scaler_set_scaleup_coef(0, (DRV_FIR_Coef*)0, 8, 0);
		drvif_color_scaler_set_scaleup_coef(0, (DRV_FIR_Coef*)0, 9, 0);
		drvif_color_scaler_set_scaleup_coef(0, (DRV_FIR_Coef*)0, 10, 0);
		drvif_color_scaler_set_scaleup_coef(0, (DRV_FIR_Coef*)0, 11, 0);
		drvif_color_scaler_setscaleup_hcoef_12tap(0,&(SrnnU_table_h12tap[0]));
		drvif_color_scaler_setscaleup_directionalscaler(&gVipDirsu_Table[0]);
		drvif_color_twostep_scaleup_mflti422(1);


		reg_PPOVERLAY_uzudtg_control1_reg.regValue=IoReg_Read32(PPOVERLAY_uzudtg_control1_reg);
		reg_PPOVERLAY_uzudtg_control1_reg.two_step_uzu_en=0;	//use ai_sr_mode to enable 2-step uzu insead of two_step_uzu_en
		IoReg_Write32(PPOVERLAY_uzudtg_control1_reg,reg_PPOVERLAY_uzudtg_control1_reg.regValue);


		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.regValue=IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.sr_mdom_sub_en=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.wd_main_buf_udf_en=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.irq_main_buf_udf_en=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_y_consttab_sel=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_c_consttab_sel=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_y_consttab_sel=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_c_consttab_sel=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.hor12_table_sel=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_y_table_sel=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_y_table_sel=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_c_table_sel=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_c_table_sel=0;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_zoom_en=1;
		reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_zoom_en=1;
		IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg,reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.regValue);
	}
	else{

	       if(nnsr_scale >= SRNN_SCALE_MODE_1x && nnsr_scale <  SRNN_SCALE_MODE_MAX && nnsr_mode >= 2 && nnsr_mode <= 5)
	        {
	        	// u1 hunsize
	        	{
	        		scaleup_dm_uzu_input_size_RBUS input_size_reg;
	                	input_size_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Input_Size_reg);
	                        input_size_reg.hor_input_size=ptInSize->nWidth;
	                        input_size_reg.ver_input_size=ptInSize->nLength;
	        		IoReg_Write32(SCALEUP_DM_UZU_Input_Size_reg, input_size_reg.regValue);
	                        rtd_pr_vpq_info("NNSR uzu 1st width=%d,length=%d \n",ptInSize->nWidth,ptInSize->nLength  );
	        	}
	        	// u1 factor 0x80000
	        	{
	        		scaleup_dm_uzu_scale_hor_factor_RBUS hor_factor_reg;
	        		scaleup_dm_uzu_scale_ver_factor_RBUS ver_factor_reg;
				hor_factor_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg);
				ver_factor_reg.regValue = IoReg_Read32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg);
				if( nnsr_scale == SRNN_SCALE_MODE_4x )
				{
					hor_factor_reg.hor_factor=0x40000;
					ver_factor_reg.ver_factor=0x40000;
				}
				else if( nnsr_scale == SRNN_SCALE_MODE_3x )
				{
					hor_factor_reg.hor_factor=0x55555;
					ver_factor_reg.ver_factor=0x55555;
				}
				else if( nnsr_scale == SRNN_SCALE_MODE_2x )
				{
					hor_factor_reg.hor_factor=0x80000;
					ver_factor_reg.ver_factor=0x80000;
				}
				else if( nnsr_scale == SRNN_SCALE_MODE_4_3x )
				{
					hor_factor_reg.hor_factor=0xc0000;
					ver_factor_reg.ver_factor=0xc0000;
				}
				else if( nnsr_scale == SRNN_SCALE_MODE_3_2x )
				{
					hor_factor_reg.hor_factor=0xaaaaa;
					ver_factor_reg.ver_factor=0xaaaaa;
				}
				else{
					// x1
					hor_factor_reg.hor_factor=0xfffff;
					ver_factor_reg.ver_factor=0xfffff;
				}
	        		IoReg_Write32(SCALEUP_DM_UZU_Scale_Hor_Factor_reg, hor_factor_reg.regValue);
	        		IoReg_Write32(SCALEUP_DM_UZU_Scale_Ver_Factor_reg, ver_factor_reg.regValue);
	                        rtd_pr_vpq_info("NNSR uzu 1st hor_factor =%d,ver_facotr=%d \n",hor_factor_reg.hor_factor,ver_factor_reg.ver_factor  );
	        	}
	        	// u1 phase 0xc0
	        	{
	        		scaleup_dm_uzu_initial_value_RBUS dm_uzu_Initial_Value_REG;
				dm_uzu_Initial_Value_REG.regValue = IoReg_Read32(SCALEUP_DM_UZU_Initial_Value_reg);
				if( nnsr_scale == SRNN_SCALE_MODE_4x )
				{
					dm_uzu_Initial_Value_REG.hor_ini = 0xa0;
					dm_uzu_Initial_Value_REG.ver_ini = 0xa0;
				}
				else	if( nnsr_scale == SRNN_SCALE_MODE_3x )
				{
					dm_uzu_Initial_Value_REG.hor_ini = 172;
					dm_uzu_Initial_Value_REG.ver_ini = 172;
				}
				else	if( nnsr_scale == SRNN_SCALE_MODE_2x )
				{
					dm_uzu_Initial_Value_REG.hor_ini = 0xc0;
					dm_uzu_Initial_Value_REG.ver_ini = 0xc0;
				}
				else	if( nnsr_scale == SRNN_SCALE_MODE_4_3x )
				{
					dm_uzu_Initial_Value_REG.hor_ini = 0xe0;
					dm_uzu_Initial_Value_REG.ver_ini = 0xe0;
				}
				else	if( nnsr_scale == SRNN_SCALE_MODE_3_2x )
				{
					dm_uzu_Initial_Value_REG.hor_ini = 0xd5;
					dm_uzu_Initial_Value_REG.ver_ini = 0xd5;
				}
				else
				{
					// x1
					dm_uzu_Initial_Value_REG.hor_ini = 0xff;
					dm_uzu_Initial_Value_REG.ver_ini = 0xff;
				}
	        		IoReg_Write32(SCALEUP_DM_UZU_Initial_Value_reg, dm_uzu_Initial_Value_REG.regValue);
	                        rtd_pr_vpq_info("NNSR uzu 1st hor_phase =%d,ver_phase=%d \n",dm_uzu_Initial_Value_REG.hor_ini,dm_uzu_Initial_Value_REG.ver_ini  );

	        	}


	        	// u2 factor
	        	drvif_color_scaler_setscaleup120Hz_factor_H(drvif_color_uzu__get_h_factor(gSrnnTopInfo.SrnnOut_Width,ptOutSize->nWidth));
	        	drvif_color_scaler_setscaleup120Hz_factor_V(drvif_color_uzu__get_v_factor(gSrnnTopInfo.SrnnOut_Height,ptOutSize->nLength));
	            	rtd_pr_vpq_info("NNSR uzu 2nd h_Factor =%d, v_Factor =%d \n"
					,drvif_color_uzu__get_h_factor(gSrnnTopInfo.SrnnOut_Width,ptOutSize->nWidth)
					,drvif_color_uzu__get_v_factor(gSrnnTopInfo.SrnnOut_Height,ptOutSize->nLength)
				);

			// u2 size
			drvif_color_scaler_setscaleup120Hz_factor_bysize(gSrnnTopInfo.SrnnOut_Width,gSrnnTopInfo.SrnnOut_Height);
			rtd_pr_vpq_info("NNSR uzu 2nd h_Factor size =%d, v_Factor size=%d \n",gSrnnTopInfo.SrnnOut_Width,gSrnnTopInfo.SrnnOut_Height);

			// u2 phase
	        	drvif_color_ultrazoom_scalerup_4K120_setiniphase(255,255,3);
	                rtd_pr_vpq_info("NNSR uzu 2nd sr_hor_ini =%d, sr_ver_ini =%d , x_nnsr_x=%d\n",0,0,nnsr_scale);

	        	// coeff
			memset( SUFIR8t256p_temp , 0 , sizeof(SUFIR8t256p_temp) );
			memcpy( SUFIR8t256p_temp+512 , SUFIR4t256pgauss_Fc100_A2o4_smth[0].FIR_Coef , sizeof(signed short)*512 );
			memset( SUFIR12t256p_temp , 0 , sizeof(SUFIR12t256p_temp) );
			memcpy( SUFIR12t256p_temp+1024 , SUFIR4t256pgauss_Fc100_A2o4_smth[0].FIR_Coef , sizeof(signed short)*512 );

			if( nnsr_scale == SRNN_SCALE_MODE_4x || nnsr_scale == SRNN_SCALE_MODE_4_3x )
			{
				memcpy( SUFIR8t256p_temp+512 , SUFIR4t256pgauss_Fc98_A2o4_smth[0].FIR_Coef , sizeof(signed short)*512 );
				memcpy( SUFIR12t256p_temp+1024 , SUFIR4t256pgauss_Fc98_A2o4_smth[0].FIR_Coef , sizeof(signed short)*512 );
				drvif_color_twostep_scaleup_vcoef_8tap4x(&(SrnnU_table_v8tap[1]));
				drvif_color_twostep_scaleup_hcoef_12tap4x(&(SrnnU_table_h12tap[1]));
				drvif_color_twostep_scaleup_coef_4taq(
					&(SUFIR4t256pgauss_Fc98_A2o4_smth[0]),
					&(SUFIR4t256pgauss_Fc98_A2o4_smth[0]),
					&(SUFIR4t256p_const_tab2[0]),
					&(SUFIR4t256p_const_tab2[0]),
				2);
			}
			else
			if( nnsr_scale == SRNN_SCALE_MODE_3x || nnsr_scale == SRNN_SCALE_MODE_3_2x)
			{
				drvif_color_twostep_scaleup_vcoef_8tap3x(&(SrnnU_table_v8tap[1]));
				drvif_color_twostep_scaleup_hcoef_12tap3x(&(SrnnU_table_h12tap[1]));
				drvif_color_twostep_scaleup_coef_4taq(
					&(SUFIR4t256pgauss_Fc100_A2o4_smth[0]),
					&(SUFIR4t256pgauss_Fc100_A2o4_smth[0]),
					&(SUFIR4t256p_const_tab2[0]),
					&(SUFIR4t256p_const_tab2[0]),
				1);
			}
			else
			if( nnsr_scale == SRNN_SCALE_MODE_2x)
			{
				drvif_color_twostep_scaleup_vcoef_8tap(&(SrnnU_table_v8tap[1]));
				drvif_color_twostep_scaleup_hcoef_12tap(&(SrnnU_table_h12tap[1]));
				drvif_color_twostep_scaleup_coef_4taq(
					&(SUFIR4t256pgauss_Fc100_A2o4_smth[0]),
					&(SUFIR4t256pgauss_Fc100_A2o4_smth[0]),
					&(SUFIR4t256p_const_tab2[0]),
					&(SUFIR4t256p_const_tab2[0]),
				0);
			}
			else{
				// x1
				memcpy( SUFIR8t256p_temp+512 , SUFIR4t256p_repeat[0].FIR_Coef , sizeof(signed short)*512 );
				memcpy( SUFIR12t256p_temp+1024 , SUFIR4t256p_repeat[0].FIR_Coef , sizeof(signed short)*512 );
				drvif_color_twostep_scaleup_vcoef_8tap4x(&(SrnnU_table_v8tap[1]));
				drvif_color_twostep_scaleup_hcoef_12tap4x(&(SrnnU_table_h12tap[1]));
				drvif_color_twostep_scaleup_coef_4taq(
					&(SUFIR4t256p_repeat[0]),
					&(SUFIR4t256p_repeat[0]),
					&(SUFIR4t256p_repeat[0]),
					&(SUFIR4t256p_repeat[0]),
				2);
			}
	        	drvif_color_scaler_set_scaleup_coef(0, &(SUFIR4t256pgauss_Fc100_A2o4_smth[0]), 9, 9);
	        	drvif_color_scaler_set_scaleup_coef(0, &(SUFIR4t256pgauss_Fc100_A2o4_smth[0]), 10, 10);
	        	drvif_color_scaler_set_scaleup_coef(0, (DRV_FIR_Coef*)0, 8, 0);
	        	drvif_color_scaler_set_scaleup_coef(0, (DRV_FIR_Coef*)0, 9, 0);
	        	drvif_color_scaler_set_scaleup_coef(0, (DRV_FIR_Coef*)0, 10, 0);
	        	drvif_color_scaler_set_scaleup_coef(0, (DRV_FIR_Coef*)0, 11, 0);
	        	drvif_color_scaler_setscaleup_hcoef_12tap(0,&(SrnnU_table_h12tap[0]));
			drvif_color_scaler_setscaleup_directionalscaler(&gVipDirsu_Table[0]);
			drvif_color_twostep_scaleup_mflti422(1);
	                // load ai script
	        	// srnn clkenable
	        	// rtd_outl(0xb8000130,0x03800003); // [23]:clken_srnn
	        	{
	                        // IoReg_Write32(0xb8000130,0x03800003); //driver need to modify
	                        // rtd_printk(KERN_EMERG, TAG_NAME,"NNSR clken_srnn =%x, \n",0xb8000130);
	        	}
	        	// two_step_uzu_enable
	        	// rtd_outl(0xb802850c,0x80860097); // [31]:two_step_uzu enable, [28:16]dtgm2uzuvs_line,delay should = b8028644[28:16] line delay
	        	{
	                        ppoverlay_uzudtg_control1_RBUS reg_PPOVERLAY_uzudtg_control1_reg;
	                        reg_PPOVERLAY_uzudtg_control1_reg.regValue=IoReg_Read32(PPOVERLAY_uzudtg_control1_reg);
	                        reg_PPOVERLAY_uzudtg_control1_reg.two_step_uzu_en=0;	//use ai_sr_mode to enable 2-step uzu insead of two_step_uzu_en
	                        IoReg_Write32(PPOVERLAY_uzudtg_control1_reg,reg_PPOVERLAY_uzudtg_control1_reg.regValue);
	                }
	        	// two_step_uzu overscan
	        	// rtd_outl(0xb8029b20,0x802a8003);
	        	{
	        	        two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.regValue=IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.sr_mdom_sub_en=1;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.wd_main_buf_udf_en=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.irq_main_buf_udf_en=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.sr_mdom_sub_en=1;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_y_consttab_sel=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_c_consttab_sel=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_y_consttab_sel=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_c_consttab_sel=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.hor12_table_sel=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_y_table_sel=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_c_table_sel=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_y_table_sel=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_c_table_sel=0;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_zoom_en=1;
	                        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_zoom_en=1;
	                        IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg,reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.regValue);
	        	}
	        	// uzu setting
	        	// rtd_outl(0xb8029004,0x802a8003);
	        	{
	        	        // IoReg_Write32(SCALEUP_DM_UZU_Ctrl_reg,0x802a8003);
	        	}
	        	// ver_mode_sel
	        	// rtd_outl(0xb80290e0,0x00000001);
	        	{
	        	        // IoReg_Write32(SCALEUP_DM_UZU_V8CTRL_reg,0x00000001);
	        	}
	        	// directional b8029130
	        	// srnn func_en & bbbsr_en

	        	// rtd_outl(0xb81aa000,0x1fc03200);

	        	{
				drvif_srnn_pq_enable_set(1);
	        	}
	                   //                          drvif_color_ultrazoom_uzu_4k_120_mode(1);


	                //  RBus_UInt32  sr_linebuf_pixel_delay:13; to do

	                drvif_color_sr_db_apply();
	        }
	        else if( nnsr_mode == 1)
	        {
	              //  drvif_color_twostep_scaleup_set( /*display*/0, ptInSize, ptOutSize);
	        	{
				drvif_srnn_pq_enable_set(0);
	        	}

			drvif_color_twostep_scaleup_mflti422(1);
	        }
	        else
	        {
			ppoverlay_uzudtg_control1_RBUS reg_PPOVERLAY_uzudtg_control1_reg;
			//srnn_srnn_ctrl_RBUS reg_SRNN_SRNN_CTRL_reg;

			drvif_srnn_mode_change(nnsr_mode, su_mode);/*change ai_sr_mode to mode 0*/
			rtd_pr_vpq_info("Set NNSR mode as 0" );

			/*two_step_uzu*/
			reg_PPOVERLAY_uzudtg_control1_reg.regValue=IoReg_Read32(PPOVERLAY_uzudtg_control1_reg);
			reg_PPOVERLAY_uzudtg_control1_reg.two_step_uzu_en=0;
			IoReg_Write32(PPOVERLAY_uzudtg_control1_reg,reg_PPOVERLAY_uzudtg_control1_reg.regValue);

	        	{
	        	        two_step_uzu_dm_two_step_sr_ctrl_RBUS reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg;
			        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.regValue=IoReg_Read32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg);
			        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.v_zoom_en=0;
			        reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.h_zoom_en=0;
			        IoReg_Write32(TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg,reg_TWO_STEP_UZU_DM_TWO_STEP_SR_Ctrl_reg.regValue);
	        	}

			/*bbbsr_en*/
			drvif_srnn_pq_enable_set(0);
			drvif_color_twostep_scaleup_mflti422(0);
	        }
	}


	reg.regValue = IoReg_Read32(TWO_STEP_UZU_SR_DB_CTRL_reg);
	reg.db_apply = 1;
	IoReg_Write32(TWO_STEP_UZU_SR_DB_CTRL_reg,reg.regValue);

	// k24 remove
	// rtd_printk(KERN_EMERG, TAG_NAME,"NNSR ,bbbsr_en =%d \n",drvif_srnn_bbbsr_enable_get());


        //rtd_pr_vpq_info("\n  NNSR *******Debug  End ******** \n" );

};

/**
 * @brief
 * define aisrmode and scale up ratio at 0~60Hz
 */
static void NNSR_mode_sel_60hz(SIZE *ptInSize, SIZE *ptOutSize, int scalef){
	if(scalef >= 6 && scalef < 8){
		//x1, uzu only for bring up
		if (gSrnnTopInfo.HSRType != VIP_SRNN_HSR_OFF){		// x1 for  4k1k hsr
			gSrnnTopInfo.ModeAISR = 5;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_1x;
			gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_1X;
		}
		else{
			gSrnnTopInfo.ModeAISR = 0;
			gSrnnTopInfo.ModeScale = 255;
		}
	}else if(scalef >= 8 && scalef < 9){
		//x1.33x
		// default off, will reopen if needed
		gSrnnTopInfo.ModeAISR = 0;
		gSrnnTopInfo.ModeScale = 255;
		/*
		gSrnnTopInfo.ModeAISR = 4;
		gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_4_3x;		// x1.33x

		if (gSrnnTopInfo.HSRType != VIP_SRNN_HSR_OFF){
			gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_1_33X;
		}
		else{
			gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_1_33X;
		}
		*/
	}else if(scalef >= 9 && scalef < 12){
		//x1.5x
		gSrnnTopInfo.ModeAISR = 4;
		gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_3_2x;		// x1.5x
		
		if (gSrnnTopInfo.HSRType != VIP_SRNN_HSR_OFF){
			if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
				gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_1_5X_576;
			}
			else{
				gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_1_5X_720;
			}
		}
		else{
			if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
				gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_1_5X_576;
			}
			else{
				gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_1_5X_720;
			}
		}
	}else if(scalef >= 12 && scalef < 18){
		//x2
		if((ptInSize->nWidth>1920)||(ptInSize->nLength >1080)){
			//uzu only
			gSrnnTopInfo.ModeAISR = 0;
			gSrnnTopInfo.ModeScale = 255;
		}else{
			gSrnnTopInfo.ModeAISR = 4;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_2x;		// x2
			
			if (gSrnnTopInfo.SubPathEn == 0){		// normal NNSRx2
				if (gSrnnTopInfo.HSRType != VIP_SRNN_HSR_OFF){
					// HSR
					if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
						gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_2X_576;
					}
					else{
						gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_2X_720;
					}
				}
				else{
					if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
						gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_2X_576;
					}
					else{
						gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_2X_720;
					}
				}
			}
			else{							// 4k pre-down NNSRx2
				if (gSrnnTopInfo.HSRType != VIP_SRNN_HSR_OFF){
					// HSR
					gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_2X_PREDOWN;
				}
				else{
					gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_2X_PREDOWN;
				}
			}
		}
	}else if(scalef >= 18 && scalef < 24){
		//x3
		if((ptInSize->nWidth>1280)||(ptInSize->nLength >720)){
			gSrnnTopInfo.ModeAISR = 4;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_2x;		// x2

			if (gSrnnTopInfo.HSRType != VIP_SRNN_HSR_OFF){
				if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
					gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_2X_576;
				}
				else{
					gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_2X_720;
				}
			}
			else{
				if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
					gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_2X_576;
				}
				else{
					gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_2X_720;
				}
			}
			
		}else{
			gSrnnTopInfo.ModeAISR = 3;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_3x;		// x3

			if (gSrnnTopInfo.HSRType != VIP_SRNN_HSR_OFF){
				if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
					gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_3X_576;
				}
				else{
					gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_3X_720;
				}
			}
			else{
				if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
					gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_3X_576;
				}
				else{
					gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_3X_720;
				}
			}
		}
	}else if(scalef >= 24){
		//x4
		if((ptInSize->nWidth>960)||(ptInSize->nLength >540)){
			gSrnnTopInfo.ModeAISR = 3;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_3x;		// x3

			if (gSrnnTopInfo.HSRType != VIP_SRNN_HSR_OFF){
				if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
					gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_3X_576;
				}
				else{
					gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_3X_720;
				}
			}
			else{
				if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
					gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_3X_576;
				}
				else{
					gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_3X_720;
				}
			}

		}else{
			gSrnnTopInfo.ModeAISR = 2;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_4x;		// x4

			if (gSrnnTopInfo.HSRType != VIP_SRNN_HSR_OFF){
				gSrnnTableInfo.TimingIdx = VIP_SRNN_HSR_4X;
			}
			else{
				gSrnnTableInfo.TimingIdx = VIP_SRNN_60HZ_4X;
			}
		}

	}else{
		//uzu only
		gSrnnTopInfo.ModeAISR = 0;
		gSrnnTopInfo.ModeScale = 255;
	}
#if 0
	if (gSrnnTopInfo.ModeAISR < 2){
		gSrnnTableInfo.TableSrc = SRNN_TBL_SRC_DEFAULT;	// uzu only , use pq_misc tbl instead
	}
	else{
		gSrnnTableInfo.TableSrc = SRNN_TBL_SRC_VIPSRNN;	// use vip srnn tbl flow
	}
#endif
	//gSrnnTableInfo.TableSrc = SRNN_TBL_SRC_DEFAULT;
}


/**
 * @brief
 * define aisrmode and scale up ratio at 61~120Hz
 */
static void NNSR_mode_sel_120hz(SIZE *ptInSize, SIZE *ptOutSize, int scalef){
	if(scalef >= 6 && scalef < 8){
		//x1, uzu only
		gSrnnTopInfo.ModeAISR = 0;
		gSrnnTopInfo.ModeScale = 255;
	}else if(scalef >= 8 && scalef < 9){
		//x1.33x, uzu only
		gSrnnTopInfo.ModeAISR = 0;
		gSrnnTopInfo.ModeScale = 255;
	}else if(scalef >= 9 && scalef < 12){
		//x1.5x, uzu only
		gSrnnTopInfo.ModeAISR = 0;
		gSrnnTopInfo.ModeScale = 255;
	}else if(scalef >= 12 && scalef < 18){
		//x2
		if((ptInSize->nWidth>1920)||(ptInSize->nLength >1080)){
			//uzu only
			gSrnnTopInfo.ModeAISR = 0;
			gSrnnTopInfo.ModeScale = 255;
		}else{
			gSrnnTopInfo.ModeAISR = 5;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_2x;		// x2
			
			if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
				gSrnnTableInfo.TimingIdx = VIP_SRNN_120HZ_2X_576;
			}
			else{
				gSrnnTableInfo.TimingIdx = VIP_SRNN_120HZ_2X_720;
			}
		}
	}else if(scalef >= 18 && scalef < 24){
		//x3
		if((ptInSize->nWidth>1280)||(ptInSize->nLength >720)){
			gSrnnTopInfo.ModeAISR = 5;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_2x;		// x2

			if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
				gSrnnTableInfo.TimingIdx = VIP_SRNN_120HZ_2X_576;
			}
			else{
				gSrnnTableInfo.TimingIdx = VIP_SRNN_120HZ_2X_720;
			}
		}else{
			gSrnnTopInfo.ModeAISR = 4;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_3x;		// x3

			if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
				gSrnnTableInfo.TimingIdx = VIP_SRNN_120HZ_3X_576;
			}
			else{
				gSrnnTableInfo.TimingIdx = VIP_SRNN_120HZ_3X_720;
			}
		}
	}else if(scalef >= 24){
		//x4
		if((ptInSize->nWidth>960)||(ptInSize->nLength >540)){
			gSrnnTopInfo.ModeAISR = 4;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_3x;		// x3

			if (ptInSize->nLength > 480 && ptInSize->nLength <=576){
				gSrnnTableInfo.TimingIdx = VIP_SRNN_120HZ_3X_576;
			}
			else{
				gSrnnTableInfo.TimingIdx = VIP_SRNN_120HZ_3X_720;
			}
		}else{
			gSrnnTopInfo.ModeAISR = 3;
			gSrnnTopInfo.ModeScale = SRNN_SCALE_MODE_4x;		// x4

			gSrnnTableInfo.TimingIdx = VIP_SRNN_120HZ_4X;
		}

	}else{
		//uzu only
		gSrnnTopInfo.ModeAISR = 0;
		gSrnnTopInfo.ModeScale = 255;
	}

#if 0
	if (gSrnnTopInfo.ModeAISR < 2){
		gSrnnTableInfo.TableSrc = SRNN_TBL_SRC_DEFAULT;	// uzu only , use pq_misc tbl instead
	}
	else{
		gSrnnTableInfo.TableSrc = SRNN_TBL_SRC_VIPSRNN;	// use vip srnn tbl flow
	}
#endif
	//gSrnnTableInfo.TableSrc = SRNN_TBL_SRC_DEFAULT;
}

/**
 * @brief
 * update srnn info according to in/out size
 */
extern unsigned char get_vo_camera_flow_flag(unsigned char ch);
void drvif_color_ultrazoom_sel_nnsr_mode(SIZE *ptInSize, SIZE *ptOutSize, unsigned int iFrameRate, unsigned char En)
{
	/*
		k24 add 1.33x and 1.5x
		scale = Out_size * 6 / In_size
		Mapping list:
		scale == 6, 1x
		scale == 8, 1.33x
		scale == 9, 1.5x
		scale == 12, 2x
		scale == 18, 3x
		scale == 24, 4x
	*/
	unsigned int v_scalerf = ptOutSize->nLength*6 / ptInSize->nLength ;
	unsigned int h_scalerf = ptOutSize->nWidth*6 /ptInSize->nWidth;
	int scalef = h_scalerf<v_scalerf?h_scalerf:v_scalerf;

	gSrnnTopInfo.SrnnIn_Width = ptInSize->nWidth;
	gSrnnTopInfo.SrnnIn_Height = ptInSize->nLength;
	gSrnnTopInfo.HSRType = is_need_HSR_nnsr();

	if (En == 0){	// Srnn disable, bypass
		gSrnnTopInfo.Hx2En = 0;
		gSrnnTopInfo.SubPathEn = 0;
		gSrnnTopInfo.FrameRate = iFrameRate;

		gSrnnTopInfo.ModeAISR = 0;
		gSrnnTopInfo.ModeScale = 255;

		gSrnnTopInfo.SrnnOut_Width = gSrnnTopInfo.SrnnIn_Width;
		gSrnnTopInfo.SrnnOut_Height = gSrnnTopInfo.SrnnIn_Height;
	}else{
		//gSrnnTopInfo.SubPathEn = 0;		// TODO: sync with scaler
		//gSrnnTopInfo.FrameRate = V_FREQ_60000; //bring up
		gSrnnTopInfo.FrameRate = iFrameRate;	// 60 Hz => 60000

		if (gSrnnTopInfo.FrameRate <= 61000){
			gSrnnTopInfo.Hx2En = 0;
			NNSR_mode_sel_60hz(ptInSize, ptOutSize, scalef);
		}
		else if ( gSrnnTopInfo.FrameRate <= 121000){
			gSrnnTopInfo.Hx2En = 1;
			NNSR_mode_sel_120hz(ptInSize, ptOutSize, scalef);
		}
		else{
			gSrnnTopInfo.Hx2En = 0;
			gSrnnTopInfo.SubPathEn = 0;
			gSrnnTopInfo.FrameRate = iFrameRate;

			gSrnnTopInfo.ModeAISR = 0;
			gSrnnTopInfo.ModeScale = 255;
		}

		if (gSrnnTopInfo.ModeScale <= SRNN_SCALE_MODE_4x){	// x1~x4
			gSrnnTopInfo.SrnnOut_Width = gSrnnTopInfo.SrnnIn_Width * (gSrnnTopInfo.ModeScale + 1);
			gSrnnTopInfo.SrnnOut_Height = gSrnnTopInfo.SrnnIn_Height * (gSrnnTopInfo.ModeScale + 1);
		}
		else if (gSrnnTopInfo.ModeScale == SRNN_SCALE_MODE_4_3x){		// x1.33
			gSrnnTopInfo.SrnnOut_Width = (gSrnnTopInfo.SrnnIn_Width * 4) / 3;
			gSrnnTopInfo.SrnnOut_Height = (gSrnnTopInfo.SrnnIn_Height * 4) / 3;
		}
		else if (gSrnnTopInfo.ModeScale == SRNN_SCALE_MODE_3_2x){		// x1.5
			gSrnnTopInfo.SrnnOut_Width = (gSrnnTopInfo.SrnnIn_Width * 3) >> 1;
			gSrnnTopInfo.SrnnOut_Height = (gSrnnTopInfo.SrnnIn_Height * 3) >> 1;
		}
		else{
			gSrnnTopInfo.SrnnOut_Width = gSrnnTopInfo.SrnnIn_Width;
			gSrnnTopInfo.SrnnOut_Height = gSrnnTopInfo.SrnnIn_Height;
		}
	}

	rtd_pr_vpq_info("\n  gSrnnTopInfo.ModeAISR:%d\n", gSrnnTopInfo.ModeAISR);
	rtd_pr_vpq_info("\n  gSrnnTopInfo.ModeScale:%d\n", gSrnnTopInfo.ModeScale);
	rtd_pr_vpq_info("\n  gSrnnTopInfo.SrnnIn_Width:%d\n", gSrnnTopInfo.SrnnIn_Width);
	rtd_pr_vpq_info("\n  gSrnnTopInfo.SrnnIn_Height:%d\n", gSrnnTopInfo.SrnnIn_Height);
	rtd_pr_vpq_info("\n  gSrnnTopInfo.Hx2En:%d\n", gSrnnTopInfo.Hx2En);
	rtd_pr_vpq_info("\n  gSrnnTopInfo.SubPathEn:%d\n", gSrnnTopInfo.SubPathEn);
	rtd_pr_vpq_info("\n  gSrnnTopInfo.FrameRate:%d\n", gSrnnTopInfo.FrameRate);
	rtd_pr_vpq_info("\n  gSrnnTopInfo.SrnnOut_Width:%d\n", gSrnnTopInfo.SrnnOut_Width);
	rtd_pr_vpq_info("\n  gSrnnTopInfo.SrnnOut_Height:%d\n", gSrnnTopInfo.SrnnOut_Height);
	rtd_pr_vpq_info("\n  gSrnnTopInfo.HSRType:%d\n", gSrnnTopInfo.HSRType);
	

}

void drvif_srnn_mode_change(unsigned char nnsr_mode, unsigned char su_mode)
{
	unsigned char cur_nnsr_mode;
	unsigned char cur_su_mode = 0;
	unsigned int timeout=10;

	ppoverlay_double_buffer_ctrl2_RBUS ppoverlay_double_buffer_ctrl2_reg;

	/* UZU-dtg db on */
	ppoverlay_double_buffer_ctrl2_reg.regValue= IoReg_Read32(PPOVERLAY_Double_Buffer_CTRL2_reg);
	ppoverlay_double_buffer_ctrl2_reg.uzudtgreg_dbuf_en = 1;
	IoReg_Write32(PPOVERLAY_Double_Buffer_CTRL2_reg, ppoverlay_double_buffer_ctrl2_reg.regValue);

	cur_nnsr_mode = drvif_get_ai_sr_mode();
	drvif_set_ai_sr_mode(nnsr_mode);

	if (gSrnnTopInfo.ClkEn == 1){
		cur_su_mode = drvif_get_ai_sr_su_mode();
		if (su_mode >=SRNN_SCALE_MODE_1x && su_mode<=SRNN_SCALE_MODE_MAX){
			drvif_set_ai_sr_su_mode(su_mode);
		}
		else{
			drvif_set_ai_sr_su_mode(0);
		}
	}

	rtd_pr_vpq_info("NNSR Change nnsr mode from %d to %d \n",cur_nnsr_mode, nnsr_mode);
	rtd_pr_vpq_info("NNSR Change nnsr su mode from %d to %d \n",cur_su_mode, su_mode);

	if( nnsr_mode>=2 )	// Apply 4-tap uzu when nnsr is on
	{
		scaleup_dm_uzu_ctrl_RBUS dm_uzu_Ctrl;
		scaleup_dm_uzu_v8ctrl_RBUS dm_uzu_V8CTRL_reg;

		dm_uzu_Ctrl.regValue = rtd_inl(SCALEUP_DM_UZU_Ctrl_reg);
		dm_uzu_V8CTRL_reg.regValue = rtd_inl(SCALEUP_DM_UZU_V8CTRL_reg);

		if( dm_uzu_Ctrl.hor_mode_sel>1 )
		{
			dm_uzu_Ctrl.hor_mode_sel = 1;// srnn tune
			rtd_outl(SCALEUP_DM_UZU_Ctrl_reg, dm_uzu_Ctrl.regValue);
		}
		if( dm_uzu_V8CTRL_reg.ver_mode_sel>1 )
		{
			dm_uzu_V8CTRL_reg.ver_mode_sel = 1;// srnn tune
			rtd_outl(SCALEUP_DM_UZU_V8CTRL_reg, dm_uzu_V8CTRL_reg.regValue);
		}

	}

	//wait NNSR setting apply to avoid race condition
	timeout = 10;
	while((--timeout)  &&
	(ppoverlay_double_buffer_ctrl2_reg.uzudtgreg_dbuf_set == 1)){
		msleep(0);
		ppoverlay_double_buffer_ctrl2_reg.regValue = IoReg_Read32(PPOVERLAY_Double_Buffer_CTRL2_reg);
	}

}

void drvif_sub_uzd_for_srnn(unsigned char enable)
{
  if(get_mach_type()==MACH_ARCH_RTK2885P){
	// ml8 IC , run ml8 flow
    SIZE Main_iSize = {0};
    SIZE Main_oSize = {0};
    SIZE Sub_iSize = {0};
    SIZE Sub_oSize = {0};
    unsigned int iFrameRate = 0;
    scaledown_ich2_uzd_ctrl0_RBUS scaledown_ich2_uzd_ctrl0_reg;
    scaledown_ich1_uzd_ctrl0_RBUS scaledown_ich1_uzd_ctrl0_reg;
    scaledown_ich2_ibuff_ctrli_buff_ctrl_RBUS ich2_ibuff_ctrl_BUFF_CTRL;
    sub_vgip_vgip_chn2_double_buffer_ctrl_RBUS sub_vgip_vgip_chn2_double_buffer_ctrl_reg;
    vgip_data_path_select_RBUS vgip_data_path_select_reg;

    Main_iSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_MEM_ACT_LEN);
    Main_iSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_MEM_ACT_WID);

    Main_oSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_DISP_LEN);
    Main_oSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_DISP_WID);

    Sub_iSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRH_ACT_WID);;
    Sub_iSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRV_ACT_LEN);

    iFrameRate = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000);

    rtd_pr_vpq_info("[%s %d]Main_iSize(%d, %d), Main_oSize(%d, %d), Sub_iSize(%d, %d), iFrameRate:%d(0.001Hz), enable:%d\n", __FUNCTION__, __LINE__, Main_iSize.nWidth, Main_iSize.nLength, Main_oSize.nWidth, Main_oSize.nLength, Sub_iSize.nWidth, Sub_iSize.nLength, iFrameRate, enable);

    Sub_oSize = Scaler_Decide_NNSR_scaling_up(SLR_MAIN_DISPLAY, &Main_iSize, &Main_oSize, &Sub_iSize, iFrameRate, enable, 0);
    //Sub_oSize.nLength = 1080;
    //Sub_oSize.nWidth = 1920;
    if((Sub_oSize.nLength != 0) && (Sub_oSize.nWidth != 0))
    {
        //sub srnn data path
        set_scaler_run_sub_nnsr_two_path(1);

        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_CAP_WID, Sub_oSize.nWidth);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_CAP_LEN, Sub_oSize.nLength);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_WID, Sub_oSize.nWidth);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_LEN, Sub_oSize.nLength);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_HSTA, 0);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_VSTA, 0);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_SUB_SNRR_ENABLE, 1);
        Scaler_DispSetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_V_DOWN, (Sub_iSize.nLength > Sub_oSize.nLength ? 1 : 0));
        Scaler_DispSetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_H_DOWN, (Sub_iSize.nWidth > Sub_oSize.nWidth ? 1 : 0));

        set_sub_vgip_for_srnn();

        sub_vgip_vgip_chn2_double_buffer_ctrl_reg.regValue = IoReg_Read32(SUB_VGIP_VGIP_CHN2_DOUBLE_BUFFER_CTRL_reg);
        sub_vgip_vgip_chn2_double_buffer_ctrl_reg.ch2_db_en = 0;
        IoReg_Write32(SUB_VGIP_VGIP_CHN2_DOUBLE_BUFFER_CTRL_reg, sub_vgip_vgip_chn2_double_buffer_ctrl_reg.regValue);

        vgip_data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
        if(Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY,SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR))        
            vgip_data_path_select_reg.uzd2_in_sel = 1;//input from DI
        else
            vgip_data_path_select_reg.uzd2_in_sel = 3;//input from VGIP
		if(get_mach_type() == MACH_ARCH_RTK2885P)
			vgip_data_path_select_reg.s2_clk_en = 1;
		else
		{
			M8P_vgip_data_path_select_sub_RBUS vgip_data_path_select_sub_reg;
			vgip_data_path_select_sub_reg.regValue = IoReg_Read32(M8P_VGIP_Data_Path_Select_sub_reg);
			vgip_data_path_select_sub_reg.s2_clk_en_new = 1;
			IoReg_Write32(M8P_VGIP_Data_Path_Select_sub_reg, vgip_data_path_select_sub_reg.regValue);
		}
		scaler_set_vgip_datapath_uzd2_inl_sel(vgip_data_path_select_reg.uzd2_in_sel);
        vgip_data_path_select_reg.s2_clk_en = 1;
        IoReg_Write32(VGIP_Data_Path_Select_reg, vgip_data_path_select_reg.regValue);

        scaledown_ich1_uzd_ctrl0_reg.regValue = IoReg_Read32(SCALEDOWN_ICH1_UZD_Ctrl0_reg);
        scaledown_ich2_uzd_ctrl0_reg.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_Ctrl0_reg);
        scaledown_ich2_uzd_ctrl0_reg.v_zoom_en = (Scaler_DispGetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_V_DOWN) != 0);
        scaledown_ich2_uzd_ctrl0_reg.buffer_mode = 2;
        scaledown_ich2_uzd_ctrl0_reg.h_zoom_en = (Scaler_DispGetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_H_DOWN) != 0);
        scaledown_ich2_uzd_ctrl0_reg.output_fmt = scaledown_ich1_uzd_ctrl0_reg.sort_fmt;
        scaledown_ich2_uzd_ctrl0_reg.video_comp_en = scaledown_ich1_uzd_ctrl0_reg.video_comp_en;
        IoReg_Write32(SCALEDOWN_ICH2_UZD_Ctrl0_reg, scaledown_ich2_uzd_ctrl0_reg.regValue);

        ich2_ibuff_ctrl_BUFF_CTRL.regValue = IoReg_Read32(SCALEDOWN_ICH2_IBUFF_CTRLI_BUFF_CTRL_reg);
        ich2_ibuff_ctrl_BUFF_CTRL.ibuf_h_size = Sub_oSize.nWidth;
        ich2_ibuff_ctrl_BUFF_CTRL.ibuf_v_size = Sub_iSize.nLength;
        IoReg_Write32(SCALEDOWN_ICH2_IBUFF_CTRLI_BUFF_CTRL_reg, ich2_ibuff_ctrl_BUFF_CTRL.regValue);
#ifndef UT_flag 
        //drvif_color_ultrazoom_config_scaling_down(Scaler_DispCheckRatio(SLR_RATIO_PANORAMA));
        drvif_color_ultrazoom_set_scale_down(SLR_SUB_DISPLAY, &Sub_iSize, &Sub_oSize, Scaler_DispCheckRatio(SLR_RATIO_PANORAMA));
        drvif_color_ultrazoom_scale_down_444_to_422(SLR_SUB_DISPLAY, &Sub_iSize, &Sub_oSize);
#endif
        scaledown_ich2_uzd_ctrl0_reg.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_Ctrl0_reg);
        scaledown_ich2_uzd_ctrl0_reg.srnn_sub_cap_src_sel = 1;
        IoReg_Write32(SCALEDOWN_ICH2_UZD_Ctrl0_reg, scaledown_ich2_uzd_ctrl0_reg.regValue);

        rtd_pr_vpq_info("[%s %d]sub uzd for srnn enable:%d %d %d\n", __FUNCTION__, __LINE__, enable, Sub_oSize.nLength, Sub_oSize.nWidth);
    }
    else
    {
        Scaler_NNSR_Set_SubPathEn(0);

        rtd_pr_vpq_info("[%s %d]sub uzd for srnn disable\n", __FUNCTION__, __LINE__);

        scaledown_ich2_uzd_ctrl0_reg.regValue = IoReg_Read32(SCALEDOWN_ICH2_UZD_Ctrl0_reg);
        scaledown_ich2_uzd_ctrl0_reg.srnn_sub_cap_src_sel = 0;
        IoReg_Write32(SCALEDOWN_ICH2_UZD_Ctrl0_reg, scaledown_ich2_uzd_ctrl0_reg.regValue);

        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_SUB_SNRR_ENABLE, 0);
    }
  }else if(get_mach_type()==MACH_ARCH_RTK2885P2){
	// ml8p IC, run ml8 flow
    SIZE Main_iSize = {0};
    SIZE Main_oSize = {0};
    SIZE Sub_iSize = {0};
    SIZE Sub_oSize = {0};
    unsigned int iFrameRate = 0;
    M8P_scaledown_isub_uzd_ctrl0_RBUS scaledown_ich2_uzd_ctrl0_reg;
    M8P_scaledown_imain_uzd_ctrl0_RBUS scaledown_ich1_uzd_ctrl0_reg;
    M8P_scaledown_isub_uzd_ibuff_ctrl_RBUS ich2_ibuff_ctrl_BUFF_CTRL;
    sub_vgip_vgip_chn2_double_buffer_ctrl_RBUS sub_vgip_vgip_chn2_double_buffer_ctrl_reg;
    vgip_data_path_select_RBUS vgip_data_path_select_reg;

    Main_iSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_MEM_ACT_LEN);
    Main_iSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_MEM_ACT_WID);

    Main_oSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_DISP_LEN);
    Main_oSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_DISP_WID);

    Sub_iSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRH_ACT_WID);;
    Sub_iSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRV_ACT_LEN);

    iFrameRate = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000);

    rtd_pr_vpq_info("[%s %d]Main_iSize(%d, %d), Main_oSize(%d, %d), Sub_iSize(%d, %d), iFrameRate:%d(0.001Hz), enable:%d\n", __FUNCTION__, __LINE__, Main_iSize.nWidth, Main_iSize.nLength, Main_oSize.nWidth, Main_oSize.nLength, Sub_iSize.nWidth, Sub_iSize.nLength, iFrameRate, enable);

    Sub_oSize = Scaler_Decide_NNSR_scaling_up(SLR_MAIN_DISPLAY, &Main_iSize, &Main_oSize, &Sub_iSize, iFrameRate, enable, 0);
    //Sub_oSize.nLength = 1080;
    //Sub_oSize.nWidth = 1920;
    if((Sub_oSize.nLength != 0) && (Sub_oSize.nWidth != 0))
    {
        //sub srnn data path
        set_scaler_run_sub_nnsr_two_path(1);

        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_CAP_WID, Sub_oSize.nWidth);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_CAP_LEN, Sub_oSize.nLength);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_WID, Sub_oSize.nWidth);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_LEN, Sub_oSize.nLength);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_HSTA, 0);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_VSTA, 0);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_SUB_SNRR_ENABLE, 1);
        Scaler_DispSetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_V_DOWN, (Sub_iSize.nLength > Sub_oSize.nLength ? 1 : 0));
        Scaler_DispSetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_H_DOWN, (Sub_iSize.nWidth > Sub_oSize.nWidth ? 1 : 0));

        set_sub_vgip_for_srnn();

        sub_vgip_vgip_chn2_double_buffer_ctrl_reg.regValue = IoReg_Read32(SUB_VGIP_VGIP_CHN2_DOUBLE_BUFFER_CTRL_reg);
        sub_vgip_vgip_chn2_double_buffer_ctrl_reg.ch2_db_en = 0;
        IoReg_Write32(SUB_VGIP_VGIP_CHN2_DOUBLE_BUFFER_CTRL_reg, sub_vgip_vgip_chn2_double_buffer_ctrl_reg.regValue);

        vgip_data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
        if(Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY,SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR))        
            vgip_data_path_select_reg.uzd2_in_sel = 1;//input from DI
        else
            vgip_data_path_select_reg.uzd2_in_sel = 3;//input from VGIP
        vgip_data_path_select_reg.s2_clk_en = 1;
        IoReg_Write32(VGIP_Data_Path_Select_reg, vgip_data_path_select_reg.regValue);

        scaledown_ich1_uzd_ctrl0_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
        scaledown_ich2_uzd_ctrl0_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
        scaledown_ich2_uzd_ctrl0_reg.v_zoom_en = (Scaler_DispGetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_V_DOWN) != 0);
        // no show scaledown_ich2_uzd_ctrl0_reg.buffer_mode = 2;
        scaledown_ich2_uzd_ctrl0_reg.h_zoom_en = (Scaler_DispGetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_H_DOWN) != 0);
        // no show scaledown_ich2_uzd_ctrl0_reg.output_fmt = scaledown_ich1_uzd_ctrl0_reg.sort_fmt;
        scaledown_ich2_uzd_ctrl0_reg.video_comp_en = scaledown_ich1_uzd_ctrl0_reg.video_comp_en;
        IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, scaledown_ich2_uzd_ctrl0_reg.regValue);

        ich2_ibuff_ctrl_BUFF_CTRL.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_IBUFF_CTRL_reg);
        ich2_ibuff_ctrl_BUFF_CTRL.ibuf_h_size = Sub_oSize.nWidth;
        ich2_ibuff_ctrl_BUFF_CTRL.ibuf_v_size = Sub_iSize.nLength;
        IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_IBUFF_CTRL_reg, ich2_ibuff_ctrl_BUFF_CTRL.regValue);
#ifndef UT_flag 
        //drvif_color_ultrazoom_config_scaling_down(Scaler_DispCheckRatio(SLR_RATIO_PANORAMA));
        drvif_color_ultrazoom_set_scale_down(SLR_SUB_DISPLAY, &Sub_iSize, &Sub_oSize, Scaler_DispCheckRatio(SLR_RATIO_PANORAMA));
        drvif_color_ultrazoom_scale_down_444_to_422(SLR_SUB_DISPLAY, &Sub_iSize, &Sub_oSize);
#endif
        // no show scaledown_ich2_uzd_ctrl0_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
        // no show scaledown_ich2_uzd_ctrl0_reg.srnn_sub_cap_src_sel = 1;
        // no show IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, scaledown_ich2_uzd_ctrl0_reg.regValue);

        rtd_pr_vpq_info("[%s %d]sub uzd for srnn enable:%d %d %d\n", __FUNCTION__, __LINE__, enable, Sub_oSize.nLength, Sub_oSize.nWidth);
    }
    else
    {
        Scaler_NNSR_Set_SubPathEn(0);

        rtd_pr_vpq_info("[%s %d]sub uzd for srnn disable\n", __FUNCTION__, __LINE__);

        // no show scaledown_ich2_uzd_ctrl0_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
        // no show scaledown_ich2_uzd_ctrl0_reg.srnn_sub_cap_src_sel = 0;
        // no show IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, scaledown_ich2_uzd_ctrl0_reg.regValue);

        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_SUB_SNRR_ENABLE, 0);
    }
  }else if(get_mach_type()==MACH_ARCH_RTK2885PP){
	// ml8p IC , run ml8p flow
    SIZE Main_iSize = {0};
    SIZE Main_oSize = {0};
    SIZE Sub_iSize = {0};
    SIZE Sub_oSize = {0};
    unsigned int iFrameRate = 0;
    M8P_scaledown_isub_uzd_ctrl0_RBUS scaledown_ich2_uzd_ctrl0_reg;
    M8P_scaledown_imain_uzd_ctrl0_RBUS scaledown_ich1_uzd_ctrl0_reg;
    M8P_scaledown_isub_uzd_ibuff_ctrl_RBUS ich2_ibuff_ctrl_BUFF_CTRL;
    sub_vgip_vgip_chn2_double_buffer_ctrl_RBUS sub_vgip_vgip_chn2_double_buffer_ctrl_reg;
    vgip_data_path_select_RBUS vgip_data_path_select_reg;

    Main_iSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_MEM_ACT_LEN);
    Main_iSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_MEM_ACT_WID);

    Main_oSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_DISP_LEN);
    Main_oSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_DISP_WID);

    Sub_iSize.nWidth = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRH_ACT_WID);;
    Sub_iSize.nLength = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_SDNRV_ACT_LEN);

    iFrameRate = Scaler_DispGetInputInfoByDisp(SLR_MAIN_DISPLAY, SLR_INPUT_V_FREQ_1000);

    rtd_pr_vpq_info("[%s %d]Main_iSize(%d, %d), Main_oSize(%d, %d), Sub_iSize(%d, %d), iFrameRate:%d(0.001Hz), enable:%d\n", __FUNCTION__, __LINE__, Main_iSize.nWidth, Main_iSize.nLength, Main_oSize.nWidth, Main_oSize.nLength, Sub_iSize.nWidth, Sub_iSize.nLength, iFrameRate, enable);

    Sub_oSize = Scaler_Decide_NNSR_scaling_up(SLR_MAIN_DISPLAY, &Main_iSize, &Main_oSize, &Sub_iSize, iFrameRate, enable, 0);
    //Sub_oSize.nLength = 1080;
    //Sub_oSize.nWidth = 1920;
    if((Sub_oSize.nLength != 0) && (Sub_oSize.nWidth != 0))
    {
        //sub srnn data path
        set_scaler_run_sub_nnsr_two_path(1);

        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_CAP_WID, Sub_oSize.nWidth);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_CAP_LEN, Sub_oSize.nLength);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_WID, Sub_oSize.nWidth);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_LEN, Sub_oSize.nLength);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_HSTA, 0);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_MEM_ACT_VSTA, 0);
        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_SUB_SNRR_ENABLE, 1);
        Scaler_DispSetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_V_DOWN, (Sub_iSize.nLength > Sub_oSize.nLength ? 1 : 0));
        Scaler_DispSetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_H_DOWN, (Sub_iSize.nWidth > Sub_oSize.nWidth ? 1 : 0));

        set_sub_vgip_for_srnn();

        sub_vgip_vgip_chn2_double_buffer_ctrl_reg.regValue = IoReg_Read32(SUB_VGIP_VGIP_CHN2_DOUBLE_BUFFER_CTRL_reg);
        sub_vgip_vgip_chn2_double_buffer_ctrl_reg.ch2_db_en = 0;
        IoReg_Write32(SUB_VGIP_VGIP_CHN2_DOUBLE_BUFFER_CTRL_reg, sub_vgip_vgip_chn2_double_buffer_ctrl_reg.regValue);

        vgip_data_path_select_reg.regValue = IoReg_Read32(VGIP_Data_Path_Select_reg);
        if(Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY,SLR_DISP_THRIP) || Scaler_DispGetStatus((SCALER_DISP_CHANNEL)SLR_MAIN_DISPLAY, SLR_DISP_RTNR))        
            vgip_data_path_select_reg.uzd2_in_sel = 1;//input from DI
        else
            vgip_data_path_select_reg.uzd2_in_sel = 3;//input from VGIP
        vgip_data_path_select_reg.s2_clk_en = 1;
        IoReg_Write32(VGIP_Data_Path_Select_reg, vgip_data_path_select_reg.regValue);

        scaledown_ich1_uzd_ctrl0_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_IMAIN_UZD_CTRL0_reg);
        scaledown_ich2_uzd_ctrl0_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
        scaledown_ich2_uzd_ctrl0_reg.v_zoom_en = (Scaler_DispGetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_V_DOWN) != 0);
        // no show scaledown_ich2_uzd_ctrl0_reg.buffer_mode = 2;
        scaledown_ich2_uzd_ctrl0_reg.h_zoom_en = (Scaler_DispGetScaleStatus(SLR_SUB_DISPLAY, SLR_SCALE_H_DOWN) != 0);
        // no show scaledown_ich2_uzd_ctrl0_reg.output_fmt = scaledown_ich1_uzd_ctrl0_reg.sort_fmt;
        scaledown_ich2_uzd_ctrl0_reg.video_comp_en = scaledown_ich1_uzd_ctrl0_reg.video_comp_en;
        IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, scaledown_ich2_uzd_ctrl0_reg.regValue);

        ich2_ibuff_ctrl_BUFF_CTRL.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_IBUFF_CTRL_reg);
        ich2_ibuff_ctrl_BUFF_CTRL.ibuf_h_size = Sub_oSize.nWidth;
        ich2_ibuff_ctrl_BUFF_CTRL.ibuf_v_size = Sub_iSize.nLength;
        IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_IBUFF_CTRL_reg, ich2_ibuff_ctrl_BUFF_CTRL.regValue);
#ifndef UT_flag 
        //drvif_color_ultrazoom_config_scaling_down(Scaler_DispCheckRatio(SLR_RATIO_PANORAMA));
        drvif_color_ultrazoom_set_scale_down(SLR_SUB_DISPLAY, &Sub_iSize, &Sub_oSize, Scaler_DispCheckRatio(SLR_RATIO_PANORAMA));
        drvif_color_ultrazoom_scale_down_444_to_422(SLR_SUB_DISPLAY, &Sub_iSize, &Sub_oSize);
#endif
        // no show scaledown_ich2_uzd_ctrl0_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
        // no show scaledown_ich2_uzd_ctrl0_reg.srnn_sub_cap_src_sel = 1;
        // no show IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, scaledown_ich2_uzd_ctrl0_reg.regValue);

        rtd_pr_vpq_info("[%s %d]sub uzd for srnn enable:%d %d %d\n", __FUNCTION__, __LINE__, enable, Sub_oSize.nLength, Sub_oSize.nWidth);
    }
    else
    {
        Scaler_NNSR_Set_SubPathEn(0);

        rtd_pr_vpq_info("[%s %d]sub uzd for srnn disable\n", __FUNCTION__, __LINE__);

        // no show scaledown_ich2_uzd_ctrl0_reg.regValue = IoReg_Read32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg);
        // no show scaledown_ich2_uzd_ctrl0_reg.srnn_sub_cap_src_sel = 0;
        // no show IoReg_Write32(M8P_SCALEDOWN_ISUB_UZD_CTRL0_reg, scaledown_ich2_uzd_ctrl0_reg.regValue);

        Scaler_DispSetInputInfoByDisp(SLR_SUB_DISPLAY, SLR_INPUT_SUB_SNRR_ENABLE, 0);
    }
  }
}


