#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2497160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24972f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x24a4950 .functor NOT 1, L_0x24d0900, C4<0>, C4<0>, C4<0>;
L_0x24d0660 .functor XOR 1, L_0x24d0500, L_0x24d05c0, C4<0>, C4<0>;
L_0x24d07f0 .functor XOR 1, L_0x24d0660, L_0x24d0720, C4<0>, C4<0>;
v0x24cbb80_0 .net *"_ivl_10", 0 0, L_0x24d0720;  1 drivers
v0x24cbc80_0 .net *"_ivl_12", 0 0, L_0x24d07f0;  1 drivers
v0x24cbd60_0 .net *"_ivl_2", 0 0, L_0x24cdb30;  1 drivers
v0x24cbe20_0 .net *"_ivl_4", 0 0, L_0x24d0500;  1 drivers
v0x24cbf00_0 .net *"_ivl_6", 0 0, L_0x24d05c0;  1 drivers
v0x24cc030_0 .net *"_ivl_8", 0 0, L_0x24d0660;  1 drivers
v0x24cc110_0 .net "a", 0 0, v0x24c8260_0;  1 drivers
v0x24cc1b0_0 .net "b", 0 0, v0x24c8300_0;  1 drivers
v0x24cc250_0 .net "c", 0 0, v0x24c83a0_0;  1 drivers
v0x24cc2f0_0 .var "clk", 0 0;
v0x24cc390_0 .net "d", 0 0, v0x24c84e0_0;  1 drivers
v0x24cc430_0 .net "q_dut", 0 0, L_0x24d0220;  1 drivers
v0x24cc4d0_0 .net "q_ref", 0 0, L_0x24ccb70;  1 drivers
v0x24cc570_0 .var/2u "stats1", 159 0;
v0x24cc610_0 .var/2u "strobe", 0 0;
v0x24cc6b0_0 .net "tb_match", 0 0, L_0x24d0900;  1 drivers
v0x24cc770_0 .net "tb_mismatch", 0 0, L_0x24a4950;  1 drivers
v0x24cc830_0 .net "wavedrom_enable", 0 0, v0x24c85d0_0;  1 drivers
v0x24cc8d0_0 .net "wavedrom_title", 511 0, v0x24c8670_0;  1 drivers
L_0x24cdb30 .concat [ 1 0 0 0], L_0x24ccb70;
L_0x24d0500 .concat [ 1 0 0 0], L_0x24ccb70;
L_0x24d05c0 .concat [ 1 0 0 0], L_0x24d0220;
L_0x24d0720 .concat [ 1 0 0 0], L_0x24ccb70;
L_0x24d0900 .cmp/eeq 1, L_0x24cdb30, L_0x24d07f0;
S_0x2497480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x24972f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2482ea0 .functor NOT 1, v0x24c8260_0, C4<0>, C4<0>, C4<0>;
L_0x2497be0 .functor XOR 1, L_0x2482ea0, v0x24c8300_0, C4<0>, C4<0>;
L_0x24a49c0 .functor XOR 1, L_0x2497be0, v0x24c83a0_0, C4<0>, C4<0>;
L_0x24ccb70 .functor XOR 1, L_0x24a49c0, v0x24c84e0_0, C4<0>, C4<0>;
v0x24a4bc0_0 .net *"_ivl_0", 0 0, L_0x2482ea0;  1 drivers
v0x24a4c60_0 .net *"_ivl_2", 0 0, L_0x2497be0;  1 drivers
v0x2482ff0_0 .net *"_ivl_4", 0 0, L_0x24a49c0;  1 drivers
v0x2483090_0 .net "a", 0 0, v0x24c8260_0;  alias, 1 drivers
v0x24c7620_0 .net "b", 0 0, v0x24c8300_0;  alias, 1 drivers
v0x24c7730_0 .net "c", 0 0, v0x24c83a0_0;  alias, 1 drivers
v0x24c77f0_0 .net "d", 0 0, v0x24c84e0_0;  alias, 1 drivers
v0x24c78b0_0 .net "q", 0 0, L_0x24ccb70;  alias, 1 drivers
S_0x24c7a10 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x24972f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x24c8260_0 .var "a", 0 0;
v0x24c8300_0 .var "b", 0 0;
v0x24c83a0_0 .var "c", 0 0;
v0x24c8440_0 .net "clk", 0 0, v0x24cc2f0_0;  1 drivers
v0x24c84e0_0 .var "d", 0 0;
v0x24c85d0_0 .var "wavedrom_enable", 0 0;
v0x24c8670_0 .var "wavedrom_title", 511 0;
E_0x24920c0/0 .event negedge, v0x24c8440_0;
E_0x24920c0/1 .event posedge, v0x24c8440_0;
E_0x24920c0 .event/or E_0x24920c0/0, E_0x24920c0/1;
E_0x2492310 .event posedge, v0x24c8440_0;
E_0x247b9f0 .event negedge, v0x24c8440_0;
S_0x24c7d60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24c7a10;
 .timescale -12 -12;
v0x24c7f60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24c8060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24c7a10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24c87d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x24972f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x24ccca0 .functor NOT 1, v0x24c8260_0, C4<0>, C4<0>, C4<0>;
L_0x24ccd10 .functor NOT 1, v0x24c8300_0, C4<0>, C4<0>, C4<0>;
L_0x24ccda0 .functor AND 1, L_0x24ccca0, L_0x24ccd10, C4<1>, C4<1>;
L_0x24cce60 .functor NOT 1, v0x24c83a0_0, C4<0>, C4<0>, C4<0>;
L_0x24ccf00 .functor AND 1, L_0x24ccda0, L_0x24cce60, C4<1>, C4<1>;
L_0x24cd010 .functor NOT 1, v0x24c84e0_0, C4<0>, C4<0>, C4<0>;
L_0x24cd0c0 .functor AND 1, L_0x24ccf00, L_0x24cd010, C4<1>, C4<1>;
L_0x24cd1d0 .functor NOT 1, v0x24c8260_0, C4<0>, C4<0>, C4<0>;
L_0x24cd290 .functor NOT 1, v0x24c8300_0, C4<0>, C4<0>, C4<0>;
L_0x24cd300 .functor AND 1, L_0x24cd1d0, L_0x24cd290, C4<1>, C4<1>;
L_0x24cd470 .functor AND 1, L_0x24cd300, v0x24c83a0_0, C4<1>, C4<1>;
L_0x24cd4e0 .functor AND 1, L_0x24cd470, v0x24c84e0_0, C4<1>, C4<1>;
L_0x24cd610 .functor OR 1, L_0x24cd0c0, L_0x24cd4e0, C4<0>, C4<0>;
L_0x24cd720 .functor NOT 1, v0x24c8260_0, C4<0>, C4<0>, C4<0>;
L_0x24cd5a0 .functor AND 1, L_0x24cd720, v0x24c8300_0, C4<1>, C4<1>;
L_0x24cd860 .functor NOT 1, v0x24c83a0_0, C4<0>, C4<0>, C4<0>;
L_0x24cd960 .functor AND 1, L_0x24cd5a0, L_0x24cd860, C4<1>, C4<1>;
L_0x24cda70 .functor AND 1, L_0x24cd960, v0x24c84e0_0, C4<1>, C4<1>;
L_0x24cdbd0 .functor OR 1, L_0x24cd610, L_0x24cda70, C4<0>, C4<0>;
L_0x24cdce0 .functor NOT 1, v0x24c8260_0, C4<0>, C4<0>, C4<0>;
L_0x24cdf10 .functor AND 1, L_0x24cdce0, v0x24c8300_0, C4<1>, C4<1>;
L_0x24ce0e0 .functor AND 1, L_0x24cdf10, v0x24c83a0_0, C4<1>, C4<1>;
L_0x24ce370 .functor NOT 1, v0x24c84e0_0, C4<0>, C4<0>, C4<0>;
L_0x24ce4f0 .functor AND 1, L_0x24ce0e0, L_0x24ce370, C4<1>, C4<1>;
L_0x24ce6d0 .functor OR 1, L_0x24cdbd0, L_0x24ce4f0, C4<0>, C4<0>;
L_0x24ce7e0 .functor NOT 1, v0x24c8300_0, C4<0>, C4<0>, C4<0>;
L_0x24ce930 .functor AND 1, v0x24c8260_0, L_0x24ce7e0, C4<1>, C4<1>;
L_0x24ce9f0 .functor AND 1, L_0x24ce930, v0x24c83a0_0, C4<1>, C4<1>;
L_0x24ceba0 .functor AND 1, L_0x24ce9f0, v0x24c84e0_0, C4<1>, C4<1>;
L_0x24cec60 .functor OR 1, L_0x24ce6d0, L_0x24ceba0, C4<0>, C4<0>;
L_0x24cee70 .functor NOT 1, v0x24c8300_0, C4<0>, C4<0>, C4<0>;
L_0x24ceee0 .functor AND 1, v0x24c8260_0, L_0x24cee70, C4<1>, C4<1>;
L_0x24cf0b0 .functor NOT 1, v0x24c83a0_0, C4<0>, C4<0>, C4<0>;
L_0x24cf120 .functor AND 1, L_0x24ceee0, L_0x24cf0b0, C4<1>, C4<1>;
L_0x24cf350 .functor AND 1, L_0x24cf120, v0x24c84e0_0, C4<1>, C4<1>;
L_0x24cf410 .functor OR 1, L_0x24cec60, L_0x24cf350, C4<0>, C4<0>;
L_0x24cf650 .functor AND 1, v0x24c8260_0, v0x24c8300_0, C4<1>, C4<1>;
L_0x24cf6c0 .functor NOT 1, v0x24c83a0_0, C4<0>, C4<0>, C4<0>;
L_0x24cf870 .functor AND 1, L_0x24cf650, L_0x24cf6c0, C4<1>, C4<1>;
L_0x24cf980 .functor NOT 1, v0x24c84e0_0, C4<0>, C4<0>, C4<0>;
L_0x24cfb40 .functor AND 1, L_0x24cf870, L_0x24cf980, C4<1>, C4<1>;
L_0x24cfc50 .functor OR 1, L_0x24cf410, L_0x24cfb40, C4<0>, C4<0>;
L_0x24cfec0 .functor AND 1, v0x24c8260_0, v0x24c8300_0, C4<1>, C4<1>;
L_0x24cff30 .functor AND 1, L_0x24cfec0, v0x24c83a0_0, C4<1>, C4<1>;
L_0x24d0160 .functor AND 1, L_0x24cff30, v0x24c84e0_0, C4<1>, C4<1>;
L_0x24d0220 .functor OR 1, L_0x24cfc50, L_0x24d0160, C4<0>, C4<0>;
v0x24c8ac0_0 .net *"_ivl_0", 0 0, L_0x24ccca0;  1 drivers
v0x24c8ba0_0 .net *"_ivl_10", 0 0, L_0x24cd010;  1 drivers
v0x24c8c80_0 .net *"_ivl_12", 0 0, L_0x24cd0c0;  1 drivers
v0x24c8d70_0 .net *"_ivl_14", 0 0, L_0x24cd1d0;  1 drivers
v0x24c8e50_0 .net *"_ivl_16", 0 0, L_0x24cd290;  1 drivers
v0x24c8f80_0 .net *"_ivl_18", 0 0, L_0x24cd300;  1 drivers
v0x24c9060_0 .net *"_ivl_2", 0 0, L_0x24ccd10;  1 drivers
v0x24c9140_0 .net *"_ivl_20", 0 0, L_0x24cd470;  1 drivers
v0x24c9220_0 .net *"_ivl_22", 0 0, L_0x24cd4e0;  1 drivers
v0x24c9300_0 .net *"_ivl_24", 0 0, L_0x24cd610;  1 drivers
v0x24c93e0_0 .net *"_ivl_26", 0 0, L_0x24cd720;  1 drivers
v0x24c94c0_0 .net *"_ivl_28", 0 0, L_0x24cd5a0;  1 drivers
v0x24c95a0_0 .net *"_ivl_30", 0 0, L_0x24cd860;  1 drivers
v0x24c9680_0 .net *"_ivl_32", 0 0, L_0x24cd960;  1 drivers
v0x24c9760_0 .net *"_ivl_34", 0 0, L_0x24cda70;  1 drivers
v0x24c9840_0 .net *"_ivl_36", 0 0, L_0x24cdbd0;  1 drivers
v0x24c9920_0 .net *"_ivl_38", 0 0, L_0x24cdce0;  1 drivers
v0x24c9a00_0 .net *"_ivl_4", 0 0, L_0x24ccda0;  1 drivers
v0x24c9ae0_0 .net *"_ivl_40", 0 0, L_0x24cdf10;  1 drivers
v0x24c9bc0_0 .net *"_ivl_42", 0 0, L_0x24ce0e0;  1 drivers
v0x24c9ca0_0 .net *"_ivl_44", 0 0, L_0x24ce370;  1 drivers
v0x24c9d80_0 .net *"_ivl_46", 0 0, L_0x24ce4f0;  1 drivers
v0x24c9e60_0 .net *"_ivl_48", 0 0, L_0x24ce6d0;  1 drivers
v0x24c9f40_0 .net *"_ivl_50", 0 0, L_0x24ce7e0;  1 drivers
v0x24ca020_0 .net *"_ivl_52", 0 0, L_0x24ce930;  1 drivers
v0x24ca100_0 .net *"_ivl_54", 0 0, L_0x24ce9f0;  1 drivers
v0x24ca1e0_0 .net *"_ivl_56", 0 0, L_0x24ceba0;  1 drivers
v0x24ca2c0_0 .net *"_ivl_58", 0 0, L_0x24cec60;  1 drivers
v0x24ca3a0_0 .net *"_ivl_6", 0 0, L_0x24cce60;  1 drivers
v0x24ca480_0 .net *"_ivl_60", 0 0, L_0x24cee70;  1 drivers
v0x24ca560_0 .net *"_ivl_62", 0 0, L_0x24ceee0;  1 drivers
v0x24ca640_0 .net *"_ivl_64", 0 0, L_0x24cf0b0;  1 drivers
v0x24ca720_0 .net *"_ivl_66", 0 0, L_0x24cf120;  1 drivers
v0x24caa10_0 .net *"_ivl_68", 0 0, L_0x24cf350;  1 drivers
v0x24caaf0_0 .net *"_ivl_70", 0 0, L_0x24cf410;  1 drivers
v0x24cabd0_0 .net *"_ivl_72", 0 0, L_0x24cf650;  1 drivers
v0x24cacb0_0 .net *"_ivl_74", 0 0, L_0x24cf6c0;  1 drivers
v0x24cad90_0 .net *"_ivl_76", 0 0, L_0x24cf870;  1 drivers
v0x24cae70_0 .net *"_ivl_78", 0 0, L_0x24cf980;  1 drivers
v0x24caf50_0 .net *"_ivl_8", 0 0, L_0x24ccf00;  1 drivers
v0x24cb030_0 .net *"_ivl_80", 0 0, L_0x24cfb40;  1 drivers
v0x24cb110_0 .net *"_ivl_82", 0 0, L_0x24cfc50;  1 drivers
v0x24cb1f0_0 .net *"_ivl_84", 0 0, L_0x24cfec0;  1 drivers
v0x24cb2d0_0 .net *"_ivl_86", 0 0, L_0x24cff30;  1 drivers
v0x24cb3b0_0 .net *"_ivl_88", 0 0, L_0x24d0160;  1 drivers
v0x24cb490_0 .net "a", 0 0, v0x24c8260_0;  alias, 1 drivers
v0x24cb530_0 .net "b", 0 0, v0x24c8300_0;  alias, 1 drivers
v0x24cb620_0 .net "c", 0 0, v0x24c83a0_0;  alias, 1 drivers
v0x24cb710_0 .net "d", 0 0, v0x24c84e0_0;  alias, 1 drivers
v0x24cb800_0 .net "q", 0 0, L_0x24d0220;  alias, 1 drivers
S_0x24cb960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x24972f0;
 .timescale -12 -12;
E_0x2491e60 .event anyedge, v0x24cc610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24cc610_0;
    %nor/r;
    %assign/vec4 v0x24cc610_0, 0;
    %wait E_0x2491e60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24c7a10;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24c84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24c83a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24c8300_0, 0;
    %assign/vec4 v0x24c8260_0, 0;
    %wait E_0x247b9f0;
    %wait E_0x2492310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24c84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24c83a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24c8300_0, 0;
    %assign/vec4 v0x24c8260_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24920c0;
    %load/vec4 v0x24c8260_0;
    %load/vec4 v0x24c8300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24c83a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24c84e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24c84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24c83a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24c8300_0, 0;
    %assign/vec4 v0x24c8260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24c8060;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24920c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x24c84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24c83a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24c8300_0, 0;
    %assign/vec4 v0x24c8260_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x24972f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24cc2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24cc610_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x24972f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24cc2f0_0;
    %inv;
    %store/vec4 v0x24cc2f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x24972f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24c8440_0, v0x24cc770_0, v0x24cc110_0, v0x24cc1b0_0, v0x24cc250_0, v0x24cc390_0, v0x24cc4d0_0, v0x24cc430_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24972f0;
T_7 ;
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x24972f0;
T_8 ;
    %wait E_0x24920c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24cc570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24cc570_0, 4, 32;
    %load/vec4 v0x24cc6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24cc570_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24cc570_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24cc570_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24cc4d0_0;
    %load/vec4 v0x24cc4d0_0;
    %load/vec4 v0x24cc430_0;
    %xor;
    %load/vec4 v0x24cc4d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24cc570_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24cc570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24cc570_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter2/response2/top_module.sv";
