#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Mon Mar 17 14:58:00 2025
# Process ID         : 6008
# Current directory  : C:/FPGA/logtel/lab20/blk_mem_gen_0_ex
# Command line       : vivado.exe -notrace -source c:/FPGA/logtel/lab20/lab20.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl
# Log file           : C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/vivado.log
# Journal file       : C:/FPGA/logtel/lab20/blk_mem_gen_0_ex\vivado.jou
# Running On         : dvirhersh_comp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28668 MB
# Available Virtual  : 12994 MB
#-----------------------------------------------------------
start_gui
source c:/FPGA/logtel/lab20/lab20.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl -notrace
update_compile_order -fileset sources_1
launch_simulation
source blk_mem_gen_0_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/CLK_IN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RESET_IN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/STATUS}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/CLKA}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RSTA}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_ACLK}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_ARESETN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWADDR}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWLEN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWSIZE}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWBURST}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WDATA}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WSTRB}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WLAST}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_BID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_BRESP}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_BVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_BREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARLEN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARSIZE}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARBURST}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RLAST}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARADDR}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RDATA}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RRESP}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/CHECKER_EN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/CHECKER_EN_R}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/STIMULUS_FLOW}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/clk_in_i}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RESET_SYNC_R1}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RESET_SYNC_R2}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RESET_SYNC_R3}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ITER_R0}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ITER_R1}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ITER_R2}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ISSUE_FLAG}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ISSUE_FLAG_STATUS}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/STIM_CNT}} 
restart
run 1 ms
save_wave_config {C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg
set_property xsim.view C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg [get_filesets sim_1]
